<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: spi1.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7dbb3f8d9b3c7f1bbfe241818c433d10.html">utils</a></li><li class="navelem"><a class="el" href="dir_903ea45345aa10adf0347c1f0518c9d5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ce31852ed2135ff3a989ef6e2cbff7f5.html">same70</a></li><li class="navelem"><a class="el" href="dir_aa47084d0f13b69a05b7aeca4035fbf6.html">include</a></li><li class="navelem"><a class="el" href="dir_911de5c7f45415a4c7c31e5b481e7fa8.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">spi1.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2015-2018 Microchip Technology Inc.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="spi1_8h__dep__incl.gif" border="0" usemap="#aspi1_8hdep" alt=""/></div>
</div>
</div>
<p><a href="spi1_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6439c8de62b5bd4ecb4ddf526fdc4cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.html#a6439c8de62b5bd4ecb4ddf526fdc4cd1">REG_SPI1_CR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40058000U)</td></tr>
<tr class="memdesc:a6439c8de62b5bd4ecb4ddf526fdc4cd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Control Register  <br /></td></tr>
<tr class="separator:a6439c8de62b5bd4ecb4ddf526fdc4cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addebe0b1e0e3d0b2288f31876165c8f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.html#addebe0b1e0e3d0b2288f31876165c8f6">REG_SPI1_CSR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40058030U)</td></tr>
<tr class="memdesc:addebe0b1e0e3d0b2288f31876165c8f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Chip Select Register (CS_number = 0)  <br /></td></tr>
<tr class="separator:addebe0b1e0e3d0b2288f31876165c8f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17f5efb712d7b32aa53a89a0ac725fac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.html#a17f5efb712d7b32aa53a89a0ac725fac">REG_SPI1_IDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40058018U)</td></tr>
<tr class="memdesc:a17f5efb712d7b32aa53a89a0ac725fac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a17f5efb712d7b32aa53a89a0ac725fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0225a0343eb6ab94fcaa19751bd15a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.html#a0225a0343eb6ab94fcaa19751bd15a86">REG_SPI1_IER</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40058014U)</td></tr>
<tr class="memdesc:a0225a0343eb6ab94fcaa19751bd15a86"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a0225a0343eb6ab94fcaa19751bd15a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0681541d80924bb278847e20c7e9173e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.html#a0681541d80924bb278847e20c7e9173e">REG_SPI1_IMR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4005801CU)</td></tr>
<tr class="memdesc:a0681541d80924bb278847e20c7e9173e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Interrupt Mask Register  <br /></td></tr>
<tr class="separator:a0681541d80924bb278847e20c7e9173e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bb60625c5d59cc5c887b0a41e202091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.html#a1bb60625c5d59cc5c887b0a41e202091">REG_SPI1_MR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40058004U)</td></tr>
<tr class="memdesc:a1bb60625c5d59cc5c887b0a41e202091"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Mode Register  <br /></td></tr>
<tr class="separator:a1bb60625c5d59cc5c887b0a41e202091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af686748b4a06fc57d4ae22c4313937bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.html#af686748b4a06fc57d4ae22c4313937bc">REG_SPI1_RDR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x40058008U)</td></tr>
<tr class="memdesc:af686748b4a06fc57d4ae22c4313937bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Receive Data Register  <br /></td></tr>
<tr class="separator:af686748b4a06fc57d4ae22c4313937bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5a12dfc8186c12991c654ae11e2f492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.html#ab5a12dfc8186c12991c654ae11e2f492">REG_SPI1_SR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x40058010U)</td></tr>
<tr class="memdesc:ab5a12dfc8186c12991c654ae11e2f492"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Status Register  <br /></td></tr>
<tr class="separator:ab5a12dfc8186c12991c654ae11e2f492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43d3e3c1d9486cfd8c8d5969e2a9cb15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.html#a43d3e3c1d9486cfd8c8d5969e2a9cb15">REG_SPI1_TDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4005800CU)</td></tr>
<tr class="memdesc:a43d3e3c1d9486cfd8c8d5969e2a9cb15"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Transmit Data Register  <br /></td></tr>
<tr class="separator:a43d3e3c1d9486cfd8c8d5969e2a9cb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa71d2a5d033869ffd830f0f83da31075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.html#aa71d2a5d033869ffd830f0f83da31075">REG_SPI1_VERSION</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400580FCU)</td></tr>
<tr class="memdesc:aa71d2a5d033869ffd830f0f83da31075"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Version Register  <br /></td></tr>
<tr class="separator:aa71d2a5d033869ffd830f0f83da31075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aaa9427693d8b47b885f276f1b6f51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.html#a1aaa9427693d8b47b885f276f1b6f51b">REG_SPI1_WPMR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x400580E4U)</td></tr>
<tr class="memdesc:a1aaa9427693d8b47b885f276f1b6f51b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Write Protection Mode Register  <br /></td></tr>
<tr class="separator:a1aaa9427693d8b47b885f276f1b6f51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4bcbf9234846090093b920cb6b90364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi1_8h.html#ac4bcbf9234846090093b920cb6b90364">REG_SPI1_WPSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400580E8U)</td></tr>
<tr class="memdesc:ac4bcbf9234846090093b920cb6b90364"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI1) Write Protection Status Register  <br /></td></tr>
<tr class="separator:ac4bcbf9234846090093b920cb6b90364"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2015-2018 Microchip Technology Inc. </p>
<p>and its subsidiaries. </p>

<p class="definition">Definition in file <a class="el" href="spi1_8h_source.html">spi1.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a6439c8de62b5bd4ecb4ddf526fdc4cd1" name="a6439c8de62b5bd4ecb4ddf526fdc4cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6439c8de62b5bd4ecb4ddf526fdc4cd1">&#9670;&#160;</a></span>REG_SPI1_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_CR&#160;&#160;&#160;(*(__O  uint32_t*)0x40058000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Control Register </p>

<p class="definition">Definition at line <a class="el" href="spi1_8h_source.html#l00053">53</a> of file <a class="el" href="spi1_8h_source.html">spi1.h</a>.</p>

</div>
</div>
<a id="addebe0b1e0e3d0b2288f31876165c8f6" name="addebe0b1e0e3d0b2288f31876165c8f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addebe0b1e0e3d0b2288f31876165c8f6">&#9670;&#160;</a></span>REG_SPI1_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_CSR&#160;&#160;&#160;(*(__IO uint32_t*)0x40058030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Chip Select Register (CS_number = 0) </p>

<p class="definition">Definition at line <a class="el" href="spi1_8h_source.html#l00061">61</a> of file <a class="el" href="spi1_8h_source.html">spi1.h</a>.</p>

</div>
</div>
<a id="a17f5efb712d7b32aa53a89a0ac725fac" name="a17f5efb712d7b32aa53a89a0ac725fac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17f5efb712d7b32aa53a89a0ac725fac">&#9670;&#160;</a></span>REG_SPI1_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_IDR&#160;&#160;&#160;(*(__O  uint32_t*)0x40058018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="spi1_8h_source.html#l00059">59</a> of file <a class="el" href="spi1_8h_source.html">spi1.h</a>.</p>

</div>
</div>
<a id="a0225a0343eb6ab94fcaa19751bd15a86" name="a0225a0343eb6ab94fcaa19751bd15a86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0225a0343eb6ab94fcaa19751bd15a86">&#9670;&#160;</a></span>REG_SPI1_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_IER&#160;&#160;&#160;(*(__O  uint32_t*)0x40058014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="spi1_8h_source.html#l00058">58</a> of file <a class="el" href="spi1_8h_source.html">spi1.h</a>.</p>

</div>
</div>
<a id="a0681541d80924bb278847e20c7e9173e" name="a0681541d80924bb278847e20c7e9173e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0681541d80924bb278847e20c7e9173e">&#9670;&#160;</a></span>REG_SPI1_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_IMR&#160;&#160;&#160;(*(__I  uint32_t*)0x4005801CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="spi1_8h_source.html#l00060">60</a> of file <a class="el" href="spi1_8h_source.html">spi1.h</a>.</p>

</div>
</div>
<a id="a1bb60625c5d59cc5c887b0a41e202091" name="a1bb60625c5d59cc5c887b0a41e202091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bb60625c5d59cc5c887b0a41e202091">&#9670;&#160;</a></span>REG_SPI1_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_MR&#160;&#160;&#160;(*(__IO uint32_t*)0x40058004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="spi1_8h_source.html#l00054">54</a> of file <a class="el" href="spi1_8h_source.html">spi1.h</a>.</p>

</div>
</div>
<a id="af686748b4a06fc57d4ae22c4313937bc" name="af686748b4a06fc57d4ae22c4313937bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af686748b4a06fc57d4ae22c4313937bc">&#9670;&#160;</a></span>REG_SPI1_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_RDR&#160;&#160;&#160;(*(__I  uint32_t*)0x40058008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Receive Data Register </p>

<p class="definition">Definition at line <a class="el" href="spi1_8h_source.html#l00055">55</a> of file <a class="el" href="spi1_8h_source.html">spi1.h</a>.</p>

</div>
</div>
<a id="ab5a12dfc8186c12991c654ae11e2f492" name="ab5a12dfc8186c12991c654ae11e2f492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5a12dfc8186c12991c654ae11e2f492">&#9670;&#160;</a></span>REG_SPI1_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_SR&#160;&#160;&#160;(*(__I  uint32_t*)0x40058010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Status Register </p>

<p class="definition">Definition at line <a class="el" href="spi1_8h_source.html#l00057">57</a> of file <a class="el" href="spi1_8h_source.html">spi1.h</a>.</p>

</div>
</div>
<a id="a43d3e3c1d9486cfd8c8d5969e2a9cb15" name="a43d3e3c1d9486cfd8c8d5969e2a9cb15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43d3e3c1d9486cfd8c8d5969e2a9cb15">&#9670;&#160;</a></span>REG_SPI1_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_TDR&#160;&#160;&#160;(*(__O  uint32_t*)0x4005800CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Transmit Data Register </p>

<p class="definition">Definition at line <a class="el" href="spi1_8h_source.html#l00056">56</a> of file <a class="el" href="spi1_8h_source.html">spi1.h</a>.</p>

</div>
</div>
<a id="aa71d2a5d033869ffd830f0f83da31075" name="aa71d2a5d033869ffd830f0f83da31075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa71d2a5d033869ffd830f0f83da31075">&#9670;&#160;</a></span>REG_SPI1_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_VERSION&#160;&#160;&#160;(*(__I  uint32_t*)0x400580FCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Version Register </p>

<p class="definition">Definition at line <a class="el" href="spi1_8h_source.html#l00064">64</a> of file <a class="el" href="spi1_8h_source.html">spi1.h</a>.</p>

</div>
</div>
<a id="a1aaa9427693d8b47b885f276f1b6f51b" name="a1aaa9427693d8b47b885f276f1b6f51b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aaa9427693d8b47b885f276f1b6f51b">&#9670;&#160;</a></span>REG_SPI1_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_WPMR&#160;&#160;&#160;(*(__IO uint32_t*)0x400580E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Write Protection Mode Register </p>

<p class="definition">Definition at line <a class="el" href="spi1_8h_source.html#l00062">62</a> of file <a class="el" href="spi1_8h_source.html">spi1.h</a>.</p>

</div>
</div>
<a id="ac4bcbf9234846090093b920cb6b90364" name="ac4bcbf9234846090093b920cb6b90364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4bcbf9234846090093b920cb6b90364">&#9670;&#160;</a></span>REG_SPI1_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI1_WPSR&#160;&#160;&#160;(*(__I  uint32_t*)0x400580E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI1) Write Protection Status Register </p>

<p class="definition">Definition at line <a class="el" href="spi1_8h_source.html#l00063">63</a> of file <a class="el" href="spi1_8h_source.html">spi1.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:37 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
