

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size ae8d703a85f9fa0db0d8de5d389d72ba  /home/wmhu/share/cutlass-gpgpu-sim/test_ant/3136_512_64/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/3136_512_64/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/3136_512_64/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/3136_512_64/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_ant/3136_512_64/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/3136_512_64/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x55c7ead6049e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/3136_512_64/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/3136_512_64/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ead68270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ead68500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ead68790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ead68a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ead68cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ead68f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ead691d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ead69460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ead696e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ead69960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ead69be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ead69e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ead6a0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ead6a360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ead6a5e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ead6a860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ead6aa80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ead6aca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ead6aec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ead6b0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ead6b300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ead6b520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ead6b740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ead6b960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ead6bb80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ead6bda0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ead6bfc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ead6c1e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ead6c400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ead6c620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ead6c840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ead6ca60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c7eb004100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c7eb004140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c7eb004180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c7eb0041c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c7eb003380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c7eb0040e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c7ead6f900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c7ead6f920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c7eb0040e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c7ead6f904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c7eb0040f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffd7408ba60..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c7ead6049e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (25,4,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 27570
gpu_sim_insn = 22505984
gpu_ipc =     816.3215
gpu_tot_sim_cycle = 27570
gpu_tot_sim_insn = 22505984
gpu_tot_ipc =     816.3215
gpu_tot_issued_cta = 100
gpu_occupancy = 12.3417% 
gpu_tot_occupancy = 12.3417% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      10.9197
partiton_level_parallism_total  =      10.9197
partiton_level_parallism_util =      21.0044
partiton_level_parallism_util_total  =      21.0044
L2_BW  =     395.5550 GB/Sec
L2_BW_total  =     395.5550 GB/Sec
gpu_total_sim_rate=227333

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 618
	L1D_cache_core[1]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 184
	L1D_cache_core[2]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 670
	L1D_cache_core[3]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[4]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 595
	L1D_cache_core[5]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 519
	L1D_cache_core[6]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 733
	L1D_cache_core[7]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 673
	L1D_cache_core[8]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1120
	L1D_cache_core[9]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 898
	L1D_cache_core[10]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[11]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_cache_core[12]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 260
	L1D_cache_core[13]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 662
	L1D_cache_core[14]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 622
	L1D_cache_core[15]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 498
	L1D_cache_core[16]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 497
	L1D_cache_core[17]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 838
	L1D_cache_core[18]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 690
	L1D_cache_core[19]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 458
	L1D_cache_core[20]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 604
	L1D_cache_core[21]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 530
	L1D_cache_core[23]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 536
	L1D_cache_core[24]: Access = 4864, Miss = 4864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[25]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 656
	L1D_cache_core[26]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 399
	L1D_cache_core[27]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 857
	L1D_cache_core[28]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 309
	L1D_cache_core[29]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[30]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 317
	L1D_cache_core[31]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 781
	L1D_cache_core[32]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 746
	L1D_cache_core[33]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 805
	L1D_cache_core[34]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 644
	L1D_cache_core[35]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 913
	L1D_cache_core[36]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 667
	L1D_cache_core[37]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 176
	L1D_cache_core[38]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 142
	L1D_cache_core[39]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 687
	L1D_cache_core[40]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 589
	L1D_cache_core[41]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 123
	L1D_cache_core[42]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 438
	L1D_cache_core[43]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 433
	L1D_cache_core[44]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 375
	L1D_cache_core[45]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 131
	L1D_cache_core[46]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 199
	L1D_cache_core[47]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 189
	L1D_cache_core[48]: Access = 6144, Miss = 6144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 229
	L1D_cache_core[49]: Access = 4864, Miss = 4864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 847
	L1D_cache_core[51]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 721
	L1D_cache_core[52]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1321
	L1D_cache_core[53]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 912
	L1D_cache_core[54]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1034
	L1D_cache_core[55]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 816
	L1D_cache_core[56]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1006
	L1D_cache_core[57]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1022
	L1D_cache_core[58]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 742
	L1D_cache_core[59]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1041
	L1D_cache_core[60]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1160
	L1D_cache_core[61]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 887
	L1D_cache_core[62]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 465
	L1D_cache_core[63]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
	L1D_cache_core[64]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[65]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 586
	L1D_cache_core[66]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 876
	L1D_cache_core[67]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 625
	L1D_cache_core[68]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 694
	L1D_cache_core[69]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 669
	L1D_cache_core[70]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 654
	L1D_cache_core[71]: Access = 4864, Miss = 4864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 562
	L1D_cache_core[72]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 674
	L1D_cache_core[73]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 930
	L1D_cache_core[74]: Access = 4864, Miss = 4864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[75]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 781
	L1D_cache_core[76]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 764
	L1D_cache_core[77]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[78]: Access = 6144, Miss = 5632, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 559
	L1D_cache_core[79]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1147
	L1D_total_cache_accesses = 302080
	L1D_total_cache_misses = 301056
	L1D_total_cache_miss_rate = 0.9966
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 48917
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.082
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 100352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16018
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 200704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 101376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 16018
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32899
ctas_completed 100, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
908, 908, 908, 908, 908, 908, 908, 908, 
gpgpu_n_tot_thrd_icount = 23248896
gpgpu_n_tot_w_icount = 726528
gpgpu_n_stall_shd_mem = 423615
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 100352
gpgpu_n_mem_write_global = 200704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 202752
gpgpu_n_store_insn = 401408
gpgpu_n_shmem_insn = 1432576
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 562176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95872
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 327743
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1830367	W0_Idle:670166	W0_Scoreboard:1679187	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2272	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:724064
single_issue_nums: WS0:181584	WS1:181584	WS2:181584	WS3:181584	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 802816 {8:100352,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8028160 {40:200704,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4014080 {40:100352,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1605632 {8:200704,}
maxmflatency = 2563 
max_icnt2mem_latency = 2395 
maxmrqlatency = 141 
max_icnt2sh_latency = 239 
averagemflatency = 786 
avg_icnt2mem_latency = 602 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 7 
mrq_lat_table:3707 	2039 	2375 	3363 	3794 	2052 	763 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40065 	65281 	100091 	90857 	4762 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	16091 	17932 	25925 	35954 	47457 	96796 	57527 	3374 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	212052 	35128 	19145 	16589 	11831 	5138 	1173 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	4 	9 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64         0        64        64        64        64        40        32         0         0         4         4         0         2         0         0 
dram[1]:         0         0        64        64        64        64        40        32         2         0        10         4         0         2         0         0 
dram[2]:         0         0        64        64        64        64        40        32         0         2         8         4         0         2         0         0 
dram[3]:         0        64        64        64        64        64        40        32         2         0         2         4         0         0         0         0 
dram[4]:        64         0        64        64        64        64        40        32         4         2         2         6         4         4         1         0 
dram[5]:        64         0        64        64        64        64        40        32         0         2         2         4         4         2         0         0 
dram[6]:        64        64        64        64        64        64        40        32         0         2         2         4         0         2         0         0 
dram[7]:        64        64        64        64        64        64        40        32         2         4         6         4         0         0         0         0 
dram[8]:         0        64        64        64        72        64        40        32         0         4         2         2         2         4         2         0 
dram[9]:        64        64        64        64        72        64        40        32         0         4         4         4         0         2         2         0 
dram[10]:         0        64        64        64        72        64        40        32         2         0         4         2         2         2         0         0 
dram[11]:         0         0        64        64        72        64        40        32         6         0         6         2         2         0         0         0 
dram[12]:         0        64        64        64        72        64        40        32         2         0         6         6         0         0         0         0 
dram[13]:        64         0        64        64        72        64        40        32         2         2         6         2         2         4         0         0 
dram[14]:         0         0        64        64        65        64        40        32         0         0         4         2         4         0         0         0 
dram[15]:         0         0        64        64        72        64        40        32         0         0        10         6         0         0         2         2 
dram[16]:         0         0        64        64        64        64        40        32         0         2         8         6         2         2         2         0 
dram[17]:         0         0        64        64        64        64        40        32         0         0         4         6         0         0         0         0 
dram[18]:         0        64        64        64        64        64        40        32         0         0         3         3         2         2         0         0 
dram[19]:         0         0        64        64        64        64        40        32         0         2         6         4         2         0         0         0 
dram[20]:        64         0        64        64        64        64        40        32         0         6         2         4         0         0         0         2 
dram[21]:        64         0        64        64        64        64        40        32         2         2         2         4         8         0         0         0 
dram[22]:        64         0        64        64        64        64        40        32         0         0         4         6         6         4         0         0 
dram[23]:         0         0        64        64        64        64        40        32         0         0         4         2         2         0         4         4 
dram[24]:         0        64        64        64        64        64        40        32         4         0         0         4         6         4         0         0 
dram[25]:         0        64        64        64        64        64        40        32         2         0         6         6         0         4         0         0 
dram[26]:        64        64        64        64        64        64        40        32         2         0         4         2         2         4         0         0 
dram[27]:         0         0        64        64        64        64        40        32         2         0         4         2         0         6         0         0 
dram[28]:        64         0        64        64        64        64        40        32         6         2         6         4         0         2         0         0 
dram[29]:        64        64        64        64        64        64        40        32         2         4         4         4         0         0         0         0 
dram[30]:        64         0        64        64        64        64        40        32         0         0         4         6         2         2         0         0 
dram[31]:         0         0        64        64        64        64        40        32         0         4         6         4         2         2         2         0 
maximum service time to same row:
dram[0]:     21452      6357     20062     19227     20184     18863     20761     20329     27081     25565     25585     25612     25701     26484     26947     26533 
dram[1]:      5799      6365     19565     19107     19640     18835     20343     19263     27371     27350     25616     25745     27287     26472         0     26223 
dram[2]:      5799      6297     19878     18991     20498     19928     20604     19211     27111     26154     26033     26788     26939     26345     25288     26559 
dram[3]:      5799     18964     19600     19365     19895     19281     20685     19273     26697     25697     25901     26324     26927     26670         0     27073 
dram[4]:     21215      6329     18790     19067     19159     18764     21090     19614     25854     27094     25685     25456     26047     26302     26752     27223 
dram[5]:     20754      6336     18252     19080     20360     19118     20694     20543     25513     27094     26039     26906     26678     26349     26251     25443 
dram[6]:     19694     20846     19491     19128     20131     19230     20945     19769     25898     27187     25750     26163     26473     25538     27014     27085 
dram[7]:     20886     20692     18790     19244     19847     18580     20994     20037     26596     26356     25713     25485     26475     25728         0     27422 
dram[8]:      6008     20807     12730     19441     20696     11560     19267     18847     27066     26840     24750     26171     26511     25557     26657     26946 
dram[9]:     20737     20498     12368     18368     20814     19406     19349     18815     25995     26826     26306     18521     26825     26742     27287         0 
dram[10]:      5977     18454     12268     19423     19847     11931     19209     18818     26315     27169     26328     26962     25316     26661         0         0 
dram[11]:      5984      6381     12706     19854     20542     18758     19175     18822     26525     26155     24742     25963     25869     17842     26576     26701 
dram[12]:      5992     19902     19284     19428     20175     19333     19272     18179     26405     26329     18132     18481     27170     27243     27291     25091 
dram[13]:     20821      6417     12424     19696     20267     19497     19613     19026     25961     25371     18469     26589     27075     25926         0         0 
dram[14]:      6004      6458     12416     19174     12418     19201     20055     19613     26890     27203     25377     27215     25091         0         0     26801 
dram[15]:      6020      6466     12690     18698     19565     19621     20660     19067     25815     26813     26234     18123         0         0     26299     18496 
dram[16]:      6120      6518     19122     18646     20002     19260     20835     19717     27119     25957     25649     26424     27089     26885     27271     26336 
dram[17]:      6128      6541     19450     19009     19989     20393     21115     20287     26521     25933     25766     25601     26685         0         0     27536 
dram[18]:      6049     21068     19815     18352     20274     19864     20792     20137     26939     26568     26599     26052     25387     27188     26408         0 
dram[19]:      6060      6493     19186     18630     21073     19665     20372     19956         0     26560     26483     26208     25265     26599     26824     26340 
dram[20]:     21427      6500     19351     18949     21122     19408     19535     19886     26885     26633     25676     26947     26536     26368     25742     26215 
dram[21]:     19143      6506     19811     19117     20083     19691     19457     20661     27343     26637     25682     26280     25898     26360     27133         0 
dram[22]:     21145      6537     19089     19125     20091     19842     20807     19742     27375         0     26970     26192     26513     26954     27050         0 
dram[23]:      6151      6543     18994     18920     19766     19842     21191     20232         0     26662     26975     26184     26588     27098     26067     26880 
dram[24]:      6234     20035     19688     18875     19991     20061     20632     20310     26642     26569     25561     25186     25620     27042     27418         0 
dram[25]:      6257     20694     19703     18955     19959     19481     20642     20304     27468     26947     27041     25192     25958     26661     27137         0 
dram[26]:     21110     19918     19412     17882     21058     20520     20296     18895     27165     26954     25762     27055     26681     26014         0     26312 
dram[27]:      6165      6575     19448     17886     20159     20355     20911     19617     25922     26994     26182     25626         0     25308     25509     25774 
dram[28]:     21355      6594     19377     18850     19834     20273     19679     19375     25857     26752     26400     26762     27259     25889     27078         0 
dram[29]:     21034     20725     20051     18698     19821     19766     19719     20215     26006     26610     25834     25489     27390     26781     25645     26709 
dram[30]:     20685      6661     18978     19032     19778     19685     19736     19101         0     26764     25653     25497     25327     25941     27505     26812 
dram[31]:      6257      6665     19036     19005     20082     19478     19767     19823     26553     26513     25404     26770     26781     26437     27235     27263 
average row accesses per activate:
dram[0]: 34.000000 64.000000 39.000000 40.000000 24.666666 36.000000 15.333333 20.000000  4.000000  4.000000  2.666667  3.000000  2.000000  2.000000  4.000000  2.000000 
dram[1]: 64.000000 64.000000 16.400000 26.666666 34.000000 24.666666 23.000000 10.500000  1.500000  2.000000  4.666667  3.000000  2.000000  2.000000      -nan  2.000000 
dram[2]: 64.000000 64.000000 20.000000 16.400000 34.000000 17.750000 16.666666 19.000000  2.000000  1.500000  3.200000  2.500000  2.000000  2.000000  2.000000  2.000000 
dram[3]: 64.000000 33.000000 20.500000 20.500000 12.333333 36.000000 12.500000 20.000000  2.000000  4.000000  2.000000  3.333333  2.000000  2.000000      -nan  2.000000 
dram[4]: 33.000000 64.000000 40.000000 39.500000 25.333334 12.500000 21.500000 20.000000  3.000000  2.000000  2.000000  4.000000  3.000000  3.000000  1.500000  2.000000 
dram[5]: 34.000000 64.000000 39.000000 39.000000 24.666666 19.000000 22.000000 12.000000  2.000000  2.000000  2.000000  2.666667  2.333333  2.666667  4.000000  2.000000 
dram[6]: 22.666666 32.500000 39.000000 39.000000 18.500000 37.000000 24.000000 19.500000  2.000000  2.000000  2.666667  2.500000  4.000000  3.000000  2.000000  2.000000 
dram[7]: 22.666666 33.000000 40.000000 40.000000 23.333334 35.000000 24.000000 21.000000  2.000000  3.000000  3.000000  2.500000  2.000000  2.000000      -nan  2.000000 
dram[8]: 64.000000 33.000000 16.600000 20.500000 26.000000 24.666666 14.666667 21.000000  2.000000  3.000000  3.000000  2.000000  2.000000  3.000000  2.000000  2.000000 
dram[9]: 33.000000 33.000000 27.000000 20.500000 39.000000 18.000000 22.000000 21.000000  4.000000  3.000000  4.000000  2.666667  2.000000  2.000000  1.500000      -nan 
dram[10]: 64.000000 33.000000 26.666666 39.000000 21.000000 18.500000 25.000000 20.000000  2.000000  2.000000  3.000000  2.000000  2.000000  2.000000      -nan      -nan 
dram[11]: 64.000000 64.000000 19.750000 26.666666 20.000000 24.666666 24.000000 19.000000  3.333333  2.000000  3.333333  1.800000  3.000000  4.000000  2.000000  2.000000 
dram[12]: 64.000000 33.000000 19.750000 26.666666 26.666666 24.666666 24.500000 20.000000  3.000000  8.000000  3.000000  3.000000  2.000000  2.000000  2.000000  1.000000 
dram[13]: 33.000000 64.000000 20.500000 11.714286 27.333334 18.000000 22.000000 21.000000  2.000000  2.000000  2.800000  2.000000  2.000000  3.000000      -nan      -nan 
dram[14]: 64.000000 64.000000 27.333334 16.799999 21.000000 24.000000 25.000000 20.000000  4.000000  2.000000  2.800000  2.000000  3.000000      -nan      -nan  2.000000 
dram[15]: 64.000000 64.000000 26.666666 27.333334 38.000000 36.000000 25.000000 21.000000  6.000000  6.000000  6.000000  5.000000      -nan      -nan  2.000000  2.000000 
dram[16]: 64.000000 64.000000 40.000000 14.000000 18.500000 14.400000 22.000000 18.000000  4.000000  2.000000  5.000000  4.000000  2.000000  2.000000  3.000000  4.000000 
dram[17]: 64.000000 64.000000 27.333334 14.000000 24.000000 18.000000 23.000000 21.500000  6.000000  4.000000  2.500000  5.000000  2.000000      -nan      -nan  2.000000 
dram[18]: 64.000000 32.500000 28.000000 16.799999 34.000000 22.666666 25.000000 18.500000  2.000000  2.000000  3.250000  2.000000  2.000000  2.000000  6.000000      -nan 
dram[19]: 64.000000 64.000000 27.333334 13.833333 14.800000 18.000000 23.000000 17.000000      -nan  2.000000  3.666667  3.000000  2.000000  4.000000  2.000000  6.000000 
dram[20]: 32.500000 64.000000 38.500000 20.500000 18.000000 24.000000 24.000000 12.000000  4.000000  4.500000  2.000000  2.666667  8.000000  2.000000  4.000000  3.000000 
dram[21]: 33.000000 64.000000 19.500000 39.000000 15.000000 18.500000 12.000000 17.000000  2.000000  2.666667  1.600000  2.750000  4.500000  2.000000  2.000000      -nan 
dram[22]: 33.000000 64.000000 27.333334 20.000000 18.500000 24.666666 23.000000 19.000000  2.000000      -nan  4.000000  2.750000  3.000000  2.666667  2.000000      -nan 
dram[23]: 64.000000 64.000000 40.000000 39.000000 12.666667 25.333334 25.000000 17.000000      -nan  2.000000  4.000000  3.000000  5.000000  2.000000  3.000000  2.500000 
dram[24]: 64.000000 33.000000 26.666666 40.000000 24.000000 18.500000 12.000000 19.000000  3.000000  4.000000  4.000000  2.500000  4.000000  2.666667  2.000000      -nan 
dram[25]: 64.000000 33.000000 27.333334 39.000000 13.000000 35.000000 22.000000 18.000000  1.500000  2.000000  3.200000  4.000000  4.000000  3.000000  2.000000      -nan 
dram[26]: 33.000000 33.000000 39.000000 14.333333 23.333334 36.000000 24.000000 19.000000  3.000000  2.000000  2.666667  2.000000  2.000000  2.666667      -nan  4.000000 
dram[27]: 64.000000 64.000000 26.666666 13.833333 24.000000 36.000000 24.000000 21.000000  4.000000  2.000000  3.000000  2.000000      -nan  4.000000  2.000000  4.000000 
dram[28]: 32.500000 64.000000 28.000000 16.799999 35.000000 34.000000 25.000000 19.000000  4.000000  2.000000  4.000000  2.666667  2.000000  2.000000  2.000000      -nan 
dram[29]: 33.000000 33.000000 26.666666 20.000000 12.333333 34.000000 23.000000 19.000000  3.000000  2.666667  2.500000  2.800000  2.000000  2.000000  4.000000  2.000000 
dram[30]: 33.000000 64.000000 16.400000 20.500000 23.333334 34.000000 12.500000 21.000000      -nan  6.000000  2.500000  3.250000  1.666667  2.000000  2.000000  2.000000 
dram[31]: 64.000000 64.000000 27.333334 26.666666 35.000000 35.000000 25.000000 20.000000  2.000000  2.333333  4.000000  5.000000  2.000000  2.000000  2.000000  2.000000 
average row locality = 18098/1147 = 15.778553
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        40        32         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        40        32         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        40        32         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        40        32         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        40        32         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        40        32         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        40        32         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        40        32         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        72        64        40        32         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        72        64        40        32         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        72        64        40        32         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        72        64        40        32         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        72        64        40        32         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        72        64        40        32         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        72        64        40        32         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        72        64        40        32         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64        64        64        40        32         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64        64        64        40        32         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64        64        64        40        32         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64        64        64        40        32         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64        64        64        40        32         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64        64        64        40        32         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64        64        64        40        32         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64        64        64        40        32         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64        64        64        40        32         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64        64        64        40        32         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64        64        64        40        32         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64        64        64        40        32         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64        64        64        40        32         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64        64        64        40        32         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64        64        64        40        32         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64        64        64        40        32         0         0         0         0         0         0         0         0 
total dram reads = 14656
min_bank_accesses = 0!
chip skew: 464/456 = 1.02
number of total write accesses:
dram[0]:        16         0        56        64        40        32        24        32        16        16        32        48         8        32        16         8 
dram[1]:         0         0        72        64        16        40        24        40        12         8        56        48         8        32         0         8 
dram[2]:         0         0        64        72        16        32        40        24         8        12        64        40         8        16         8         8 
dram[3]:         0         8        72        72        40        32        40        32        16        16        24        40         8         8         0         8 
dram[4]:         8         0        64        60        48        44        12        32        24        16        24        32        24        24        12         8 
dram[5]:        16         0        56        56        40        48        16        16         8        16        40        32        32        32        16         8 
dram[6]:        16         4        56        56        40        40        32        28         8        16        32        40        16        24         8         8 
dram[7]:        16         8        64        64        24        24        32        40        24        24        48        40         8         8         0         8 
dram[8]:         0         8        76        72        24        40        16        40         8        24        24        24        16        24        16         8 
dram[9]:         8         8        72        72        24        32        16        40        16        24        32        32         8        24        16         0 
dram[10]:         0         8        64        56        48        40        40        32        32         8        48        24        16        24         0         0 
dram[11]:         0         0        60        64        32        40        32        24        40         8        40        36        24        16         8         8 
dram[12]:         0         8        60        64        32        40        36        32        24        32        48        36         8         8         8         4 
dram[13]:         8         0        72        72        40        32        16        40        24        16        56        16        16        24         0         0 
dram[14]:         0         0        72        80        48        32        40        32        16         8        56        16        24         0         0         8 
dram[15]:         0         0        64        72        16        32        40        40        24        24        48        40         0         0        24        16 
dram[16]:         0         0        64        80        40        32        16        16        16        16        40        48        16        16        24        16 
dram[17]:         0         0        72        80        32        32        24        44        24        16        60        40         8         0         0         8 
dram[18]:         0         8        80        80        16        16        40        20         8         8        52        48        16        16        24         0 
dram[19]:         0         0        72        80        40        32        24         8         0        16        48        48        16        16         8        24 
dram[20]:         8         0        56        72        32        32        32        16        16        36        16        32        32         8        16        24 
dram[21]:         8         0        56        56        44        40        32         8        16        32        32        44        40         8         8         0 
dram[22]:         8         0        72        64        40        40        24        24         8         0        32        48        40        32         8         0 
dram[23]:         0         0        64        56        48        48        40         8         0         8        32        24        40         8        24        40 
dram[24]:         0         8        64        64        32        40        32        24        24        16        16        40        32        32         8         0 
dram[25]:         0         8        72        56        56        24        16        16        16         8        64        48        16        24         8         0 
dram[26]:         8         8        56        88        24        32        32        24        24         8        32        32        16        32         0        16 
dram[27]:         0         0        64        80        32        32        32        40        32         8        24        32         0        32         8        16 
dram[28]:         8         0        80        80        24        16        40        24        32        24        32        32         8        24         8         0 
dram[29]:         8         8        64        64        40        16        24        24        24        32        40        56         8         8        16         8 
dram[30]:         8         0        72        72        24        16        40        40         0        24        40        52        20        16         8         8 
dram[31]:         0         0        72        64        24        24        40        32         8        32        48        40        16        16        16         8 
total dram writes = 13832
min_bank_accesses = 0!
chip skew: 440/412 = 1.07
average mf latency per bank:
dram[0]:       4916      7356      2976      3272      3873      4687     22738     19654     18168     18428      8169      5642     34212      8632     18191     34937
dram[1]:       6490      7242      2564      3378      4889      4329     22643     17454     25214     36209      4723      5586     34291      8477    none       34947
dram[2]:       6339      7403      2816      3133      4836      4578     18137     22567     37550     23986      3983      6783     34151     17942     34804     33737
dram[3]:       6074      6586      2614      3111      3760      4694     18194     19807     18262     18114     11177      6339     36403     35334    none       36681
dram[4]:       5392      7377      2666      3300      3620      4217     27758     18929     11899     18977     11351      7966     11036     10827     24687     34889
dram[5]:       4906      7442      3025      3504      3949      3915     25640     25279     35929     19249      6529      8064      8231      8213     18008     34610
dram[6]:       4852      7157      3022      3474      3936      4288     19839     20603     36169     18706      7966      6201     17936     11938     36008     35976
dram[7]:       4756      6572      2727      3119      4706      5214     20037     17081     12086     12368      5637      6232     35232     33328    none       36945
dram[8]:       6803      7026      2293      3036      4121      4218     25902     17962     37957     12390     11629     10988     17033     11439     17620     33747
dram[9]:       6150      7048      2393      2999      3986      4642     25935     17777     18757     12801      8639      8573     35276     11453     18050    none  
dram[10]:       6991      7004      2571      3346      3311      4304     18160     20265      9113     38099      5721     10573     18041     11846    none      none  
dram[11]:       6593      7781      2639      3040      3811      4283     20177     23288      7017     35933      6762      6708     11385     17796     35700     34649
dram[12]:       6466      6898      2588      2976      3924      4269     19279     20109     12585      8670      5628      6796     35058     34870     35051     72384
dram[13]:       5901      7964      2439      2945      3537      4540     26004     17930     12209     18613      4813     16303     17106     11894    none      none  
dram[14]:       6857      7837      2436      2850      3210      4618     18203     20163     18874     38818      5137     15474     11672    none      none       35767
dram[15]:       6661      8046      2585      2984      4502      4662     18282     17920     12730     12459      5745      6374    none      none       11353     17628
dram[16]:       6941      8333      3130      3288      3371      4390     23943     22671     18019     18512      6822      5341     17601     17407     11209     17015
dram[17]:       7092      8452      2754      3112      3682      4502     21054     14172     12046     17792      4432      6106     35895    none      none       34031
dram[18]:       6934      7343      2713      3156      4603      5362     16963     20871     38615     36846      5396      5404     17122     17224     10926    none  
dram[19]:       6884      8031      2935      3178      3264      4275     21119     26998    none       18492      5682      5376     17696     16887     33075     11572
dram[20]:       6076      8170      3245      3251      3648      4404     18488     21263     18636      8436     16465      8085      8878     34327     18364     11872
dram[21]:       6153      8134      3196      3652      3312      4072     18456     25734     18211      9368      8193      5821      6829     35182     36739    none  
dram[22]:       6338      8481      2786      3607      3363      4190     21007     18755     35552    none        8433      5026      6726      8367     34538    none  
dram[23]:       7165      8376      3067      3689      3177      3868     16854     25700    none       36667      8425     11086      6961     33055     11415      7221
dram[24]:       7402      7932      3042      3422      3638      4000     19131     20532     12285     19702     16670      6775      8214      8581     36561    none  
dram[25]:       7462      7871      2834      3773      2872      4843     24916     24030     18741     36432      4143      5569     17306     11548     35801    none  
dram[26]:       6461      7977      3145      2845      4011      4352     19744     22049     12605     36969      8408      8065     18124      8182    none       18141
dram[27]:       7394      8943      2967      3079      3578      4400     19446     16119      9128     38626     11519      8093    none        8765     36147     18052
dram[28]:       6576      9024      2525      3062      3941      5221     17516     21492      9202     12518      8262      8088     35375     11997     36934    none  
dram[29]:       6383      7807      2871      3344      3252      5241     22088     21608     12190      9519      6648      4576     35394     37037     18173     35836
dram[30]:       6332      8608      2738      3288      3804      5010     17510     15993    none       12848      6460      4895     14682     17945     35308     33834
dram[31]:       7296      8700      2731      3402      3858      4749     17610     17675     37652      9816      5665      6896     17581     17231     17765     34617
maximum mf latency per bank:
dram[0]:       1350      1457      1332      1380      1406      1540      2490      2402      1416      1478      1433      1418      1530      1425      1612      1632
dram[1]:       1435      1390      1307      1395      1381      1541      2489      2407      1492      1429      1384      1473      1518      1449      1585      1625
dram[2]:       1385      1277      1234      1391      1451      1463      2500      2355      1495      1506      1391      1477      1356      1573      1551      1531
dram[3]:       1368      1462      1344      1379      1454      1458      2518      2382      1427      1536      1432      1366      1508      1588      1477      1554
dram[4]:       1342      1418      1273      1295      1267      1432      2476      2166      1452      1522      1467      1347      1406      1358      1516      1543
dram[5]:       1342      1425      1286      1319      1346      1435      2482      2240      1392      1488      1454      1418      1405      1365      1552      1385
dram[6]:       1363      1405      1274      1327      1394      1372      2489      2286      1567      1532      1407      1435      1462      1423      1483      1384
dram[7]:       1336      1299      1261      1250      1387      1258      2491      2306      1575      1376      1394      1362      1469      1403      1435      1529
dram[8]:       1311      1525      1474      1353      1289      1349      2514      2537      1480      1340      1445      1379      1320      1530      1438      1311
dram[9]:       1381      1523      1464      1394      1388      1352      2499      2558      1364      1573      1401      1414      1429      1519      1400      1342
dram[10]:       1405      1419      1285      1382      1394      1336      2458      2508      1558      1569      1395      1407      1386      1472      1359      1363
dram[11]:       1409      1432      1204      1345      1365      1362      2456      2508      1486      1391      1467      1354      1615      1388      1527      1364
dram[12]:       1446      1389      1372      1363      1359      1406      2507      2456      1497      1474      1470      1443      1455      1406      1351      1480
dram[13]:       1534      1384      1318      1358      1357      1406      2508      2479      1572      1467      1447      1435      1388      1556      1380      1480
dram[14]:       1549      1442      1353      1338      1428      1485      2452      2512      1393      1531      1482      1350      1430      1377      1389      1353
dram[15]:       1537      1461      1371      1234      1422      1562      2457      2514      1508      1522      1464      1375      1433      1354      1438      1473
dram[16]:       1480      1357      1420      1417      1433      1511      2555      1557      1421      1490      1399      1379      1400      1538      1401      1499
dram[17]:       1477      1353      1258      1384      1316      1444      2554      1593      1434      1536      1457      1386      1331      1431      1573      1354
dram[18]:       1310      1446      1279      1318      1402      1444      2562      1619      1550      1418      1505      1410      1557      1367      1565      1549
dram[19]:       1322      1439      1398      1260      1302      1353      2562      1603      1538      1423      1325      1425      1400      1540      1375      1548
dram[20]:       1515      1308      1294      1289      1353      1469      2563      1394      1534      1485      1397      1336      1362      1624      1472      1485
dram[21]:       1320      1310      1293      1298      1486      1327      2559      1491      1413      1483      1340      1366      1499      1401      1472      1496
dram[22]:       1321      1364      1281      1462      1396      1418      2551      1458      1458      1409      1461      1344      1482      1420      1349      1331
dram[23]:       1502      1338      1282      1255      1331      1403      2561      1384      1512      1359      1412      1356      1355      1538      1401      1470
dram[24]:       1276      1477      1473      1323      1438      1353      2454      2019      1467      1401      1343      1368      1398      1352      1534      1412
dram[25]:       1452      1471      1388      1450      1472      1370      2473      2035      1440      1391      1372      1444      1402      1319      1557      1410
dram[26]:       1459      1464      1355      1224      1486      1379      2497      1990      1563      1575      1410      1340      1602      1341      1375      1390
dram[27]:       1437      1371      1451      1230      1444      1482      2506      1987      1562      1568      1412      1356      1618      1349      1393      1383
dram[28]:       1425      1426      1282      1256      1415      1549      2519      1859      1545      1441      1329      1322      1508      1556      1628      1409
dram[29]:       1428      1384      1240      1264      1333      1364      2551      1816      1559      1516      1505      1381      1334      1556      1490      1362
dram[30]:       1348      1500      1259      1335      1403      1499      2472      1771      1400      1496      1372      1377      1516      1520      1535      1563
dram[31]:       1395      1331      1264      1414      1424      1551      2484      1803      1418      1493      1383      1408      1517      1356      1632      1564
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19776 n_act=33 n_pre=17 n_ref_event=0 n_req=566 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=440 bw_util=0.04328
n_activity=2039 dram_eff=0.4394
bk0: 64a 20591i bk1: 64a 20644i bk2: 64a 20517i bk3: 64a 20484i bk4: 64a 20525i bk5: 64a 20533i bk6: 40a 20566i bk7: 32a 20527i bk8: 0a 20666i bk9: 0a 20668i bk10: 0a 20589i bk11: 0a 20536i bk12: 0a 20680i bk13: 0a 20558i bk14: 0a 20636i bk15: 0a 20680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941696
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.772727
Bank_Level_Parallism = 1.414749
Bank_Level_Parallism_Col = 1.334777
Bank_Level_Parallism_Ready = 1.165179
write_to_read_ratio_blp_rw_average = 0.508045
GrpLevelPara = 1.237624 

BW Util details:
bwutil = 0.043281 
total_CMD = 20702 
util_bw = 896 
Wasted_Col = 737 
Wasted_Row = 62 
Idle = 19007 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 154 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 632 
rwq = 0 
CCDLc_limit_alone = 632 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19776 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 440 
n_act = 33 
n_pre = 17 
n_ref = 0 
n_req = 566 
total_req = 896 

Dual Bus Interface Util: 
issued_total_row = 50 
issued_total_col = 896 
Row_Bus_Util =  0.002415 
CoL_Bus_Util = 0.043281 
Either_Row_CoL_Bus_Util = 0.044730 
Issued_on_Two_Bus_Simul_Util = 0.000966 
issued_two_Eff = 0.021598 
queue_avg = 0.273114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.273114
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 27573 -   mf: uid=1002887, sid4294967295:w4294967295, part=1, addr=0xc069d580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27473), 
Ready @ 27575 -   mf: uid=1002888, sid4294967295:w4294967295, part=1, addr=0xc078d100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27475), 
Ready @ 27580 -   mf: uid=1002896, sid4294967295:w4294967295, part=1, addr=0xc069d500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27480), 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19784 n_act=36 n_pre=22 n_ref_event=0 n_req=563 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=423 bw_util=0.04246
n_activity=2016 dram_eff=0.436
bk0: 64a 20630i bk1: 64a 20639i bk2: 64a 20418i bk3: 64a 20471i bk4: 64a 20579i bk5: 64a 20518i bk6: 40a 20595i bk7: 32a 20433i bk8: 0a 20678i bk9: 0a 20681i bk10: 0a 20544i bk11: 0a 20551i bk12: 0a 20679i bk13: 0a 20568i bk14: 0a 20702i bk15: 0a 20680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934281
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.728972
Bank_Level_Parallism = 1.400462
Bank_Level_Parallism_Col = 1.302354
Bank_Level_Parallism_Ready = 1.093288
write_to_read_ratio_blp_rw_average = 0.485750
GrpLevelPara = 1.229244 

BW Util details:
bwutil = 0.042460 
total_CMD = 20702 
util_bw = 879 
Wasted_Col = 753 
Wasted_Row = 101 
Idle = 18969 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 188 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 618 
rwq = 0 
CCDLc_limit_alone = 618 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19784 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 423 
n_act = 36 
n_pre = 22 
n_ref = 0 
n_req = 563 
total_req = 879 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 879 
Row_Bus_Util =  0.002802 
CoL_Bus_Util = 0.042460 
Either_Row_CoL_Bus_Util = 0.044344 
Issued_on_Two_Bus_Simul_Util = 0.000918 
issued_two_Eff = 0.020697 
queue_avg = 0.216066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.216066
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 7): 
Ready @ 27572 -   mf: uid=1002886, sid4294967295:w4294967295, part=2, addr=0xc0892f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27472), 
Ready @ 27585 -   mf: uid=1002902, sid4294967295:w4294967295, part=2, addr=0xc0b98b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27485), 
Ready @ 27592 -   mf: uid=1002907, sid4294967295:w4294967295, part=2, addr=0xc0b98b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27492), 
Ready @ 27607 -   mf: uid=1002920, sid4294967295:w4294967295, part=2, addr=0xc08a0580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27507), 
Ready @ 27615 -   mf: uid=1002925, sid4294967295:w4294967295, part=2, addr=0xc08a0500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27515), 
Ready @ 27629 -   mf: uid=1002938, sid4294967295:w4294967295, part=2, addr=0xc0844100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27529), 
Ready @ 27636 -   mf: uid=1002941, sid4294967295:w4294967295, part=2, addr=0xc0844180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27536), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19799 n_act=37 n_pre=23 n_ref_event=0 n_req=559 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=398 bw_util=0.04125
n_activity=2133 dram_eff=0.4004
bk0: 64a 20652i bk1: 64a 20638i bk2: 64a 20448i bk3: 64a 20413i bk4: 64a 20583i bk5: 64a 20535i bk6: 40a 20540i bk7: 32a 20586i bk8: 0a 20680i bk9: 0a 20677i bk10: 0a 20479i bk11: 0a 20546i bk12: 0a 20679i bk13: 0a 20646i bk14: 0a 20680i bk15: 0a 20680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.930108
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.696078
Bank_Level_Parallism = 1.301792
Bank_Level_Parallism_Col = 1.249223
Bank_Level_Parallism_Ready = 1.079625
write_to_read_ratio_blp_rw_average = 0.517713
GrpLevelPara = 1.177129 

BW Util details:
bwutil = 0.041252 
total_CMD = 20702 
util_bw = 854 
Wasted_Col = 779 
Wasted_Row = 153 
Idle = 18916 

BW Util Bottlenecks: 
RCDc_limit = 74 
RCDWRc_limit = 215 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 592 
rwq = 0 
CCDLc_limit_alone = 592 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19799 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 398 
n_act = 37 
n_pre = 23 
n_ref = 0 
n_req = 559 
total_req = 854 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 854 
Row_Bus_Util =  0.002898 
CoL_Bus_Util = 0.041252 
Either_Row_CoL_Bus_Util = 0.043619 
Issued_on_Two_Bus_Simul_Util = 0.000531 
issued_two_Eff = 0.012182 
queue_avg = 0.196165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.196165
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 27592 -   mf: uid=1002908, sid4294967295:w4294967295, part=3, addr=0xc06ec500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27492), 
Ready @ 27599 -   mf: uid=1002914, sid4294967295:w4294967295, part=3, addr=0xc0b92900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27499), 
Ready @ 27600 -   mf: uid=1002913, sid4294967295:w4294967295, part=3, addr=0xc06ec580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27500), 
Ready @ 27607 -   mf: uid=1002919, sid4294967295:w4294967295, part=3, addr=0xc0b92980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27507), 
Ready @ 27636 -   mf: uid=1002942, sid4294967295:w4294967295, part=3, addr=0xc0844000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27536), 
Ready @ 27643 -   mf: uid=1002943, sid4294967295:w4294967295, part=3, addr=0xc0844080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27543), 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19796 n_act=37 n_pre=22 n_ref_event=0 n_req=560 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=416 bw_util=0.04212
n_activity=2140 dram_eff=0.4075
bk0: 64a 20636i bk1: 64a 20605i bk2: 64a 20463i bk3: 64a 20413i bk4: 64a 20444i bk5: 64a 20542i bk6: 40a 20513i bk7: 32a 20541i bk8: 0a 20646i bk9: 0a 20666i bk10: 0a 20611i bk11: 0a 20573i bk12: 0a 20680i bk13: 0a 20680i bk14: 0a 20702i bk15: 0a 20664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933929
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.721154
Bank_Level_Parallism = 1.375713
Bank_Level_Parallism_Col = 1.291460
Bank_Level_Parallism_Ready = 1.122706
write_to_read_ratio_blp_rw_average = 0.514233
GrpLevelPara = 1.224010 

BW Util details:
bwutil = 0.042122 
total_CMD = 20702 
util_bw = 872 
Wasted_Col = 764 
Wasted_Row = 118 
Idle = 18948 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 204 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 580 
rwq = 0 
CCDLc_limit_alone = 580 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19796 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 416 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 560 
total_req = 872 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 872 
Row_Bus_Util =  0.002850 
CoL_Bus_Util = 0.042122 
Either_Row_CoL_Bus_Util = 0.043764 
Issued_on_Two_Bus_Simul_Util = 0.001208 
issued_two_Eff = 0.027594 
queue_avg = 0.213216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.213216
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 27571 -   mf: uid=1002882, sid4294967295:w4294967295, part=4, addr=0xc0b33300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27471), 
Ready @ 27577 -   mf: uid=1002892, sid4294967295:w4294967295, part=4, addr=0xc0b33380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27477), 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19776 n_act=36 n_pre=20 n_ref_event=0 n_req=564 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=432 bw_util=0.04289
n_activity=2067 dram_eff=0.4296
bk0: 64a 20618i bk1: 64a 20643i bk2: 64a 20517i bk3: 64a 20515i bk4: 64a 20497i bk5: 64a 20408i bk6: 40a 20616i bk7: 32a 20562i bk8: 0a 20627i bk9: 0a 20631i bk10: 0a 20612i bk11: 0a 20622i bk12: 0a 20616i bk13: 0a 20625i bk14: 0a 20651i bk15: 0a 20679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936170
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.740741
Bank_Level_Parallism = 1.379977
Bank_Level_Parallism_Col = 1.285082
Bank_Level_Parallism_Ready = 1.095721
write_to_read_ratio_blp_rw_average = 0.505689
GrpLevelPara = 1.240202 

BW Util details:
bwutil = 0.042894 
total_CMD = 20702 
util_bw = 888 
Wasted_Col = 716 
Wasted_Row = 104 
Idle = 18994 

BW Util Bottlenecks: 
RCDc_limit = 74 
RCDWRc_limit = 178 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 518 
rwq = 0 
CCDLc_limit_alone = 518 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19776 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 432 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 564 
total_req = 888 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 888 
Row_Bus_Util =  0.002705 
CoL_Bus_Util = 0.042894 
Either_Row_CoL_Bus_Util = 0.044730 
Issued_on_Two_Bus_Simul_Util = 0.000869 
issued_two_Eff = 0.019438 
queue_avg = 0.184427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.184427
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 27577 -   mf: uid=1002893, sid4294967295:w4294967295, part=5, addr=0xc09be480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27477), 
Ready @ 27584 -   mf: uid=1002900, sid4294967295:w4294967295, part=5, addr=0xc09be400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27484), 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19774 n_act=38 n_pre=22 n_ref_event=0 n_req=564 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=426 bw_util=0.0426
n_activity=2111 dram_eff=0.4178
bk0: 64a 20587i bk1: 64a 20636i bk2: 64a 20519i bk3: 64a 20499i bk4: 64a 20505i bk5: 64a 20474i bk6: 40a 20605i bk7: 32a 20581i bk8: 0a 20680i bk9: 0a 20615i bk10: 0a 20512i bk11: 0a 20579i bk12: 0a 20605i bk13: 0a 20576i bk14: 0a 20667i bk15: 0a 20680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932504
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.719626
Bank_Level_Parallism = 1.415332
Bank_Level_Parallism_Col = 1.320425
Bank_Level_Parallism_Ready = 1.115646
write_to_read_ratio_blp_rw_average = 0.506558
GrpLevelPara = 1.241099 

BW Util details:
bwutil = 0.042605 
total_CMD = 20702 
util_bw = 882 
Wasted_Col = 740 
Wasted_Row = 126 
Idle = 18954 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 209 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 582 
rwq = 0 
CCDLc_limit_alone = 582 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19774 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 426 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 564 
total_req = 882 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 882 
Row_Bus_Util =  0.002898 
CoL_Bus_Util = 0.042605 
Either_Row_CoL_Bus_Util = 0.044827 
Issued_on_Two_Bus_Simul_Util = 0.000676 
issued_two_Eff = 0.015086 
queue_avg = 0.198870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.19887
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 27573 -   mf: uid=1002889, sid4294967295:w4294967295, part=6, addr=0xc0b46280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27473), 
Ready @ 27580 -   mf: uid=1002897, sid4294967295:w4294967295, part=6, addr=0xc06ee080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27480), 
Ready @ 27603 -   mf: uid=1002918, sid4294967295:w4294967295, part=6, addr=0xc09b2580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27503), 
Ready @ 27611 -   mf: uid=1002923, sid4294967295:w4294967295, part=6, addr=0xc09b2500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27511), 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19786 n_act=34 n_pre=18 n_ref_event=0 n_req=562 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=424 bw_util=0.04251
n_activity=2118 dram_eff=0.4155
bk0: 64a 20572i bk1: 64a 20607i bk2: 64a 20522i bk3: 64a 20519i bk4: 64a 20498i bk5: 64a 20541i bk6: 40a 20580i bk7: 32a 20588i bk8: 0a 20680i bk9: 0a 20641i bk10: 0a 20587i bk11: 0a 20564i bk12: 0a 20667i bk13: 0a 20632i bk14: 0a 20680i bk15: 0a 20680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939502
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.754717
Bank_Level_Parallism = 1.293981
Bank_Level_Parallism_Col = 1.247643
Bank_Level_Parallism_Ready = 1.035227
write_to_read_ratio_blp_rw_average = 0.505971
GrpLevelPara = 1.207417 

BW Util details:
bwutil = 0.042508 
total_CMD = 20702 
util_bw = 880 
Wasted_Col = 731 
Wasted_Row = 117 
Idle = 18974 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 172 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 553 
rwq = 0 
CCDLc_limit_alone = 553 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19786 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 424 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 562 
total_req = 880 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 880 
Row_Bus_Util =  0.002512 
CoL_Bus_Util = 0.042508 
Either_Row_CoL_Bus_Util = 0.044247 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.017467 
queue_avg = 0.219158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.219158
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 27611 -   mf: uid=1002924, sid4294967295:w4294967295, part=7, addr=0xc0844400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27511), 
Ready @ 27617 -   mf: uid=1002929, sid4294967295:w4294967295, part=7, addr=0xc0844480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27517), 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19778 n_act=34 n_pre=19 n_ref_event=0 n_req=564 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=432 bw_util=0.04289
n_activity=2084 dram_eff=0.4261
bk0: 64a 20578i bk1: 64a 20609i bk2: 64a 20511i bk3: 64a 20515i bk4: 64a 20548i bk5: 64a 20567i bk6: 40a 20586i bk7: 32a 20566i bk8: 0a 20585i bk9: 0a 20633i bk10: 0a 20505i bk11: 0a 20549i bk12: 0a 20680i bk13: 0a 20680i bk14: 0a 20702i bk15: 0a 20680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939716
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.759259
Bank_Level_Parallism = 1.350147
Bank_Level_Parallism_Col = 1.295238
Bank_Level_Parallism_Ready = 1.084459
write_to_read_ratio_blp_rw_average = 0.516190
GrpLevelPara = 1.212064 

BW Util details:
bwutil = 0.042894 
total_CMD = 20702 
util_bw = 888 
Wasted_Col = 705 
Wasted_Row = 112 
Idle = 18997 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 173 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 585 
rwq = 0 
CCDLc_limit_alone = 585 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19778 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 432 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 564 
total_req = 888 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 888 
Row_Bus_Util =  0.002560 
CoL_Bus_Util = 0.042894 
Either_Row_CoL_Bus_Util = 0.044633 
Issued_on_Two_Bus_Simul_Util = 0.000821 
issued_two_Eff = 0.018398 
queue_avg = 0.217660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.21766
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 27571 -   mf: uid=1002883, sid4294967295:w4294967295, part=8, addr=0xc0b39c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27471), 
Ready @ 27575 -   mf: uid=1002891, sid4294967295:w4294967295, part=8, addr=0xc0844b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27475), 
Ready @ 27584 -   mf: uid=1002901, sid4294967295:w4294967295, part=8, addr=0xc0844b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27484), 
Ready @ 27588 -   mf: uid=1002906, sid4294967295:w4294967295, part=8, addr=0xc0848900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27488), 
Ready @ 27595 -   mf: uid=1002911, sid4294967295:w4294967295, part=8, addr=0xc0848980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27495), 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19774 n_act=37 n_pre=22 n_ref_event=0 n_req=569 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=416 bw_util=0.04251
n_activity=2204 dram_eff=0.3993
bk0: 64a 20619i bk1: 64a 20591i bk2: 64a 20429i bk3: 64a 20437i bk4: 72a 20492i bk5: 64a 20442i bk6: 40a 20580i bk7: 32a 20574i bk8: 0a 20681i bk9: 0a 20633i bk10: 0a 20633i bk11: 0a 20601i bk12: 0a 20646i bk13: 0a 20632i bk14: 0a 20626i bk15: 0a 20680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933216
Row_Buffer_Locality_read = 0.982759
Row_Buffer_Locality_write = 0.714286
Bank_Level_Parallism = 1.352052
Bank_Level_Parallism_Col = 1.280445
Bank_Level_Parallism_Ready = 1.122727
write_to_read_ratio_blp_rw_average = 0.502635
GrpLevelPara = 1.138173 

BW Util details:
bwutil = 0.042508 
total_CMD = 20702 
util_bw = 880 
Wasted_Col = 849 
Wasted_Row = 123 
Idle = 18850 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 204 
WTRc_limit = 0 
RTWc_limit = 13 
CCDLc_limit = 737 
rwq = 0 
CCDLc_limit_alone = 737 
WTRc_limit_alone = 0 
RTWc_limit_alone = 13 

Commands details: 
total_CMD = 20702 
n_nop = 19774 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 416 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 569 
total_req = 880 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 880 
Row_Bus_Util =  0.002850 
CoL_Bus_Util = 0.042508 
Either_Row_CoL_Bus_Util = 0.044827 
Issued_on_Two_Bus_Simul_Util = 0.000531 
issued_two_Eff = 0.011853 
queue_avg = 0.528693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.528693
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 27579 -   mf: uid=1002895, sid4294967295:w4294967295, part=9, addr=0xc0844a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27479), 
Ready @ 27585 -   mf: uid=1002903, sid4294967295:w4294967295, part=9, addr=0xc0844a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27485), 
Ready @ 27595 -   mf: uid=1002912, sid4294967295:w4294967295, part=9, addr=0xc0a50880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27495), 
Ready @ 27603 -   mf: uid=1002917, sid4294967295:w4294967295, part=9, addr=0xc0a50800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27503), 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19789 n_act=34 n_pre=20 n_ref_event=0 n_req=570 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=409 bw_util=0.04217
n_activity=2055 dram_eff=0.4248
bk0: 64a 20578i bk1: 64a 20565i bk2: 64a 20492i bk3: 64a 20461i bk4: 72a 20492i bk5: 64a 20429i bk6: 40a 20606i bk7: 32a 20574i bk8: 0a 20667i bk9: 0a 20627i bk10: 0a 20620i bk11: 0a 20582i bk12: 0a 20672i bk13: 0a 20599i bk14: 0a 20656i bk15: 0a 20702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938380
Row_Buffer_Locality_read = 0.982759
Row_Buffer_Locality_write = 0.740385
Bank_Level_Parallism = 1.401245
Bank_Level_Parallism_Col = 1.330085
Bank_Level_Parallism_Ready = 1.152348
write_to_read_ratio_blp_rw_average = 0.477162
GrpLevelPara = 1.192448 

BW Util details:
bwutil = 0.042170 
total_CMD = 20702 
util_bw = 873 
Wasted_Col = 786 
Wasted_Row = 108 
Idle = 18935 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 179 
WTRc_limit = 0 
RTWc_limit = 19 
CCDLc_limit = 721 
rwq = 0 
CCDLc_limit_alone = 721 
WTRc_limit_alone = 0 
RTWc_limit_alone = 19 

Commands details: 
total_CMD = 20702 
n_nop = 19789 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 409 
n_act = 34 
n_pre = 20 
n_ref = 0 
n_req = 570 
total_req = 873 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 873 
Row_Bus_Util =  0.002608 
CoL_Bus_Util = 0.042170 
Either_Row_CoL_Bus_Util = 0.044102 
Issued_on_Two_Bus_Simul_Util = 0.000676 
issued_two_Eff = 0.015334 
queue_avg = 0.556082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.556082
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19758 n_act=37 n_pre=23 n_ref_event=0 n_req=574 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=440 bw_util=0.04367
n_activity=2103 dram_eff=0.4299
bk0: 64a 20617i bk1: 64a 20593i bk2: 64a 20451i bk3: 64a 20523i bk4: 72a 20419i bk5: 64a 20419i bk6: 40a 20558i bk7: 32a 20570i bk8: 0a 20577i bk9: 0a 20678i bk10: 0a 20513i bk11: 0a 20605i bk12: 0a 20646i bk13: 0a 20598i bk14: 0a 20702i bk15: 0a 20702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935540
Row_Buffer_Locality_read = 0.982759
Row_Buffer_Locality_write = 0.736364
Bank_Level_Parallism = 1.468785
Bank_Level_Parallism_Col = 1.384477
Bank_Level_Parallism_Ready = 1.183628
write_to_read_ratio_blp_rw_average = 0.506919
GrpLevelPara = 1.231047 

BW Util details:
bwutil = 0.043667 
total_CMD = 20702 
util_bw = 904 
Wasted_Col = 774 
Wasted_Row = 116 
Idle = 18908 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 182 
WTRc_limit = 0 
RTWc_limit = 13 
CCDLc_limit = 698 
rwq = 0 
CCDLc_limit_alone = 698 
WTRc_limit_alone = 0 
RTWc_limit_alone = 13 

Commands details: 
total_CMD = 20702 
n_nop = 19758 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 440 
n_act = 37 
n_pre = 23 
n_ref = 0 
n_req = 574 
total_req = 904 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 904 
Row_Bus_Util =  0.002898 
CoL_Bus_Util = 0.043667 
Either_Row_CoL_Bus_Util = 0.045599 
Issued_on_Two_Bus_Simul_Util = 0.000966 
issued_two_Eff = 0.021186 
queue_avg = 0.387644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.387644
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 27593 -   mf: uid=1002910, sid4294967295:w4294967295, part=11, addr=0xc083b880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27493), 
Ready @ 27600 -   mf: uid=1002915, sid4294967295:w4294967295, part=11, addr=0xc083b800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27500), 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19761 n_act=37 n_pre=21 n_ref_event=0 n_req=572 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=432 bw_util=0.04328
n_activity=2224 dram_eff=0.4029
bk0: 64a 20612i bk1: 64a 20620i bk2: 64a 20462i bk3: 64a 20489i bk4: 72a 20433i bk5: 64a 20448i bk6: 40a 20589i bk7: 32a 20601i bk8: 0a 20569i bk9: 0a 20680i bk10: 0a 20556i bk11: 0a 20538i bk12: 0a 20632i bk13: 0a 20667i bk14: 0a 20680i bk15: 0a 20680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935315
Row_Buffer_Locality_read = 0.982759
Row_Buffer_Locality_write = 0.731481
Bank_Level_Parallism = 1.356040
Bank_Level_Parallism_Col = 1.294901
Bank_Level_Parallism_Ready = 1.149554
write_to_read_ratio_blp_rw_average = 0.501448
GrpLevelPara = 1.159907 

BW Util details:
bwutil = 0.043281 
total_CMD = 20702 
util_bw = 896 
Wasted_Col = 853 
Wasted_Row = 130 
Idle = 18823 

BW Util Bottlenecks: 
RCDc_limit = 79 
RCDWRc_limit = 203 
WTRc_limit = 0 
RTWc_limit = 13 
CCDLc_limit = 725 
rwq = 0 
CCDLc_limit_alone = 725 
WTRc_limit_alone = 0 
RTWc_limit_alone = 13 

Commands details: 
total_CMD = 20702 
n_nop = 19761 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 432 
n_act = 37 
n_pre = 21 
n_ref = 0 
n_req = 572 
total_req = 896 

Dual Bus Interface Util: 
issued_total_row = 58 
issued_total_col = 896 
Row_Bus_Util =  0.002802 
CoL_Bus_Util = 0.043281 
Either_Row_CoL_Bus_Util = 0.045455 
Issued_on_Two_Bus_Simul_Util = 0.000628 
issued_two_Eff = 0.013815 
queue_avg = 0.343687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.343687
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19762 n_act=34 n_pre=18 n_ref_event=0 n_req=574 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=440 bw_util=0.04367
n_activity=2204 dram_eff=0.4102
bk0: 64a 20604i bk1: 64a 20568i bk2: 64a 20423i bk3: 64a 20492i bk4: 72a 20473i bk5: 64a 20424i bk6: 40a 20550i bk7: 32a 20556i bk8: 0a 20633i bk9: 0a 20640i bk10: 0a 20488i bk11: 0a 20574i bk12: 0a 20680i bk13: 0a 20680i bk14: 0a 20677i bk15: 0a 20687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940767
Row_Buffer_Locality_read = 0.982759
Row_Buffer_Locality_write = 0.763636
Bank_Level_Parallism = 1.429263
Bank_Level_Parallism_Col = 1.417609
Bank_Level_Parallism_Ready = 1.228982
write_to_read_ratio_blp_rw_average = 0.492861
GrpLevelPara = 1.192147 

BW Util details:
bwutil = 0.043667 
total_CMD = 20702 
util_bw = 904 
Wasted_Col = 794 
Wasted_Row = 161 
Idle = 18843 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 163 
WTRc_limit = 0 
RTWc_limit = 20 
CCDLc_limit = 769 
rwq = 0 
CCDLc_limit_alone = 769 
WTRc_limit_alone = 0 
RTWc_limit_alone = 20 

Commands details: 
total_CMD = 20702 
n_nop = 19762 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 440 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 574 
total_req = 904 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 904 
Row_Bus_Util =  0.002512 
CoL_Bus_Util = 0.043667 
Either_Row_CoL_Bus_Util = 0.045406 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.017021 
queue_avg = 0.372379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.372379
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 27573 -   mf: uid=1002890, sid4294967295:w4294967295, part=13, addr=0xc0b54f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27473), 
Ready @ 27580 -   mf: uid=1002898, sid4294967295:w4294967295, part=13, addr=0xc0b54f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27480), 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19759 n_act=41 n_pre=27 n_ref_event=0 n_req=572 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=432 bw_util=0.04328
n_activity=2138 dram_eff=0.4191
bk0: 64a 20561i bk1: 64a 20607i bk2: 64a 20414i bk3: 64a 20338i bk4: 72a 20407i bk5: 64a 20415i bk6: 40a 20611i bk7: 32a 20575i bk8: 0a 20611i bk9: 0a 20646i bk10: 0a 20479i bk11: 0a 20634i bk12: 0a 20631i bk13: 0a 20633i bk14: 0a 20702i bk15: 0a 20702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928322
Row_Buffer_Locality_read = 0.982759
Row_Buffer_Locality_write = 0.694444
Bank_Level_Parallism = 1.536546
Bank_Level_Parallism_Col = 1.430335
Bank_Level_Parallism_Ready = 1.242188
write_to_read_ratio_blp_rw_average = 0.490594
GrpLevelPara = 1.236919 

BW Util details:
bwutil = 0.043281 
total_CMD = 20702 
util_bw = 896 
Wasted_Col = 827 
Wasted_Row = 124 
Idle = 18855 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 209 
WTRc_limit = 0 
RTWc_limit = 19 
CCDLc_limit = 730 
rwq = 0 
CCDLc_limit_alone = 730 
WTRc_limit_alone = 0 
RTWc_limit_alone = 19 

Commands details: 
total_CMD = 20702 
n_nop = 19759 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 432 
n_act = 41 
n_pre = 27 
n_ref = 0 
n_req = 572 
total_req = 896 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 896 
Row_Bus_Util =  0.003285 
CoL_Bus_Util = 0.043281 
Either_Row_CoL_Bus_Util = 0.045551 
Issued_on_Two_Bus_Simul_Util = 0.001014 
issued_two_Eff = 0.022269 
queue_avg = 0.421988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.421988
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 27580 -   mf: uid=1002899, sid4294967295:w4294967295, part=14, addr=0xc0866100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27480), 
Ready @ 27587 -   mf: uid=1002905, sid4294967295:w4294967295, part=14, addr=0xc0866180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27487), 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19769 n_act=33 n_pre=19 n_ref_event=0 n_req=572 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=429 bw_util=0.04314
n_activity=2266 dram_eff=0.3941
bk0: 64a 20604i bk1: 64a 20622i bk2: 64a 20470i bk3: 64a 20406i bk4: 72a 20391i bk5: 64a 20453i bk6: 40a 20576i bk7: 32a 20589i bk8: 0a 20661i bk9: 0a 20680i bk10: 0a 20494i bk11: 0a 20650i bk12: 0a 20623i bk13: 0a 20702i bk14: 0a 20702i bk15: 0a 20680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942308
Row_Buffer_Locality_read = 0.980603
Row_Buffer_Locality_write = 0.777778
Bank_Level_Parallism = 1.293996
Bank_Level_Parallism_Col = 1.256000
Bank_Level_Parallism_Ready = 1.145577
write_to_read_ratio_blp_rw_average = 0.475429
GrpLevelPara = 1.124571 

BW Util details:
bwutil = 0.043136 
total_CMD = 20702 
util_bw = 893 
Wasted_Col = 880 
Wasted_Row = 159 
Idle = 18770 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 177 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 768 
rwq = 0 
CCDLc_limit_alone = 768 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19769 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 429 
n_act = 33 
n_pre = 19 
n_ref = 0 
n_req = 572 
total_req = 893 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 893 
Row_Bus_Util =  0.002512 
CoL_Bus_Util = 0.043136 
Either_Row_CoL_Bus_Util = 0.045068 
Issued_on_Two_Bus_Simul_Util = 0.000580 
issued_two_Eff = 0.012862 
queue_avg = 0.468457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.468457
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19769 n_act=27 n_pre=13 n_ref_event=0 n_req=574 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=440 bw_util=0.04367
n_activity=2111 dram_eff=0.4282
bk0: 64a 20595i bk1: 64a 20602i bk2: 64a 20476i bk3: 64a 20448i bk4: 72a 20475i bk5: 64a 20470i bk6: 40a 20553i bk7: 32a 20542i bk8: 0a 20653i bk9: 0a 20652i bk10: 0a 20587i bk11: 0a 20582i bk12: 0a 20702i bk13: 0a 20702i bk14: 0a 20581i bk15: 0a 20635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952962
Row_Buffer_Locality_read = 0.982759
Row_Buffer_Locality_write = 0.827273
Bank_Level_Parallism = 1.432341
Bank_Level_Parallism_Col = 1.399527
Bank_Level_Parallism_Ready = 1.244469
write_to_read_ratio_blp_rw_average = 0.479413
GrpLevelPara = 1.164303 

BW Util details:
bwutil = 0.043667 
total_CMD = 20702 
util_bw = 904 
Wasted_Col = 802 
Wasted_Row = 75 
Idle = 18921 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 127 
WTRc_limit = 0 
RTWc_limit = 29 
CCDLc_limit = 808 
rwq = 0 
CCDLc_limit_alone = 808 
WTRc_limit_alone = 0 
RTWc_limit_alone = 29 

Commands details: 
total_CMD = 20702 
n_nop = 19769 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 440 
n_act = 27 
n_pre = 13 
n_ref = 0 
n_req = 574 
total_req = 904 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 904 
Row_Bus_Util =  0.001932 
CoL_Bus_Util = 0.043667 
Either_Row_CoL_Bus_Util = 0.045068 
Issued_on_Two_Bus_Simul_Util = 0.000531 
issued_two_Eff = 0.011790 
queue_avg = 0.565549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.565549
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19767 n_act=38 n_pre=22 n_ref_event=0 n_req=566 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=439 bw_util=0.04323
n_activity=2028 dram_eff=0.4413
bk0: 64a 20622i bk1: 64a 20639i bk2: 64a 20474i bk3: 64a 20397i bk4: 64a 20423i bk5: 64a 20425i bk6: 40a 20591i bk7: 32a 20600i bk8: 0a 20666i bk9: 0a 20646i bk10: 0a 20573i bk11: 0a 20571i bk12: 0a 20645i bk13: 0a 20633i bk14: 0a 20619i bk15: 0a 20651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932862
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.727273
Bank_Level_Parallism = 1.483871
Bank_Level_Parallism_Col = 1.373406
Bank_Level_Parallism_Ready = 1.198883
write_to_read_ratio_blp_rw_average = 0.518519
GrpLevelPara = 1.193686 

BW Util details:
bwutil = 0.043233 
total_CMD = 20702 
util_bw = 895 
Wasted_Col = 769 
Wasted_Row = 103 
Idle = 18935 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 177 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 693 
rwq = 0 
CCDLc_limit_alone = 693 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19767 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 439 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 566 
total_req = 895 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 895 
Row_Bus_Util =  0.002898 
CoL_Bus_Util = 0.043233 
Either_Row_CoL_Bus_Util = 0.045165 
Issued_on_Two_Bus_Simul_Util = 0.000966 
issued_two_Eff = 0.021390 
queue_avg = 0.422326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.422326
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19770 n_act=34 n_pre=20 n_ref_event=0 n_req=566 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=437 bw_util=0.04314
n_activity=1978 dram_eff=0.4515
bk0: 64a 20634i bk1: 64a 20631i bk2: 64a 20477i bk3: 64a 20387i bk4: 64a 20513i bk5: 64a 20481i bk6: 40a 20578i bk7: 32a 20537i bk8: 0a 20653i bk9: 0a 20667i bk10: 0a 20477i bk11: 0a 20608i bk12: 0a 20680i bk13: 0a 20702i bk14: 0a 20702i bk15: 0a 20679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939929
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.763636
Bank_Level_Parallism = 1.380485
Bank_Level_Parallism_Col = 1.318695
Bank_Level_Parallism_Ready = 1.133259
write_to_read_ratio_blp_rw_average = 0.502509
GrpLevelPara = 1.246550 

BW Util details:
bwutil = 0.043136 
total_CMD = 20702 
util_bw = 893 
Wasted_Col = 720 
Wasted_Row = 119 
Idle = 18970 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 184 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 586 
rwq = 0 
CCDLc_limit_alone = 586 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19770 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 437 
n_act = 34 
n_pre = 20 
n_ref = 0 
n_req = 566 
total_req = 893 

Dual Bus Interface Util: 
issued_total_row = 54 
issued_total_col = 893 
Row_Bus_Util =  0.002608 
CoL_Bus_Util = 0.043136 
Either_Row_CoL_Bus_Util = 0.045020 
Issued_on_Two_Bus_Simul_Util = 0.000725 
issued_two_Eff = 0.016094 
queue_avg = 0.276447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.276447
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 27615 -   mf: uid=1002926, sid4294967295:w4294967295, part=18, addr=0xc0841000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27515), 
Ready @ 27621 -   mf: uid=1002931, sid4294967295:w4294967295, part=18, addr=0xc0841080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27521), 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19791 n_act=36 n_pre=21 n_ref_event=0 n_req=564 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=418 bw_util=0.04222
n_activity=1937 dram_eff=0.4512
bk0: 64a 20641i bk1: 64a 20613i bk2: 64a 20459i bk3: 64a 20405i bk4: 64a 20489i bk5: 64a 20515i bk6: 40a 20567i bk7: 32a 20587i bk8: 0a 20680i bk9: 0a 20680i bk10: 0a 20513i bk11: 0a 20517i bk12: 0a 20646i bk13: 0a 20642i bk14: 0a 20656i bk15: 0a 20702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934281
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.728972
Bank_Level_Parallism = 1.517748
Bank_Level_Parallism_Col = 1.425066
Bank_Level_Parallism_Ready = 1.180778
write_to_read_ratio_blp_rw_average = 0.516578
GrpLevelPara = 1.278515 

BW Util details:
bwutil = 0.042218 
total_CMD = 20702 
util_bw = 874 
Wasted_Col = 650 
Wasted_Row = 110 
Idle = 19068 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 183 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 552 
rwq = 0 
CCDLc_limit_alone = 552 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19791 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 418 
n_act = 36 
n_pre = 21 
n_ref = 0 
n_req = 564 
total_req = 874 

Dual Bus Interface Util: 
issued_total_row = 57 
issued_total_col = 874 
Row_Bus_Util =  0.002753 
CoL_Bus_Util = 0.042218 
Either_Row_CoL_Bus_Util = 0.044005 
Issued_on_Two_Bus_Simul_Util = 0.000966 
issued_two_Eff = 0.021954 
queue_avg = 0.311081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.311081
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 27615 -   mf: uid=1002928, sid4294967295:w4294967295, part=19, addr=0xc09ad480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27515), 
Ready @ 27623 -   mf: uid=1002933, sid4294967295:w4294967295, part=19, addr=0xc09ad400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27523), 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19791 n_act=36 n_pre=23 n_ref_event=0 n_req=564 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=416 bw_util=0.04212
n_activity=1980 dram_eff=0.4404
bk0: 64a 20610i bk1: 64a 20624i bk2: 64a 20463i bk3: 64a 20392i bk4: 64a 20367i bk5: 64a 20482i bk6: 40a 20575i bk7: 32a 20621i bk8: 0a 20702i bk9: 0a 20646i bk10: 0a 20599i bk11: 0a 20535i bk12: 0a 20645i bk13: 0a 20653i bk14: 0a 20673i bk15: 0a 20652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932384
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.716981
Bank_Level_Parallism = 1.508865
Bank_Level_Parallism_Col = 1.422453
Bank_Level_Parallism_Ready = 1.197248
write_to_read_ratio_blp_rw_average = 0.497729
GrpLevelPara = 1.272550 

BW Util details:
bwutil = 0.042122 
total_CMD = 20702 
util_bw = 872 
Wasted_Col = 686 
Wasted_Row = 134 
Idle = 19010 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 173 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 608 
rwq = 0 
CCDLc_limit_alone = 608 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19791 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 416 
n_act = 36 
n_pre = 23 
n_ref = 0 
n_req = 564 
total_req = 872 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 872 
Row_Bus_Util =  0.002850 
CoL_Bus_Util = 0.042122 
Either_Row_CoL_Bus_Util = 0.044005 
Issued_on_Two_Bus_Simul_Util = 0.000966 
issued_two_Eff = 0.021954 
queue_avg = 0.331079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.331079
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 27571 -   mf: uid=1002884, sid4294967295:w4294967295, part=20, addr=0xc0897800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27471), 
Ready @ 27585 -   mf: uid=1002904, sid4294967295:w4294967295, part=20, addr=0xc06a0880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27485), 
Ready @ 27592 -   mf: uid=1002909, sid4294967295:w4294967295, part=20, addr=0xc06a0800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27492), 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19795 n_act=34 n_pre=18 n_ref_event=0 n_req=563 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=415 bw_util=0.04207
n_activity=2150 dram_eff=0.4051
bk0: 64a 20588i bk1: 64a 20637i bk2: 64a 20534i bk3: 64a 20433i bk4: 64a 20433i bk5: 64a 20519i bk6: 40a 20600i bk7: 32a 20586i bk8: 0a 20654i bk9: 0a 20591i bk10: 0a 20646i bk11: 0a 20599i bk12: 0a 20604i bk13: 0a 20680i bk14: 0a 20662i bk15: 0a 20608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.752381
Bank_Level_Parallism = 1.461306
Bank_Level_Parallism_Col = 1.434754
Bank_Level_Parallism_Ready = 1.191734
write_to_read_ratio_blp_rw_average = 0.517976
GrpLevelPara = 1.274301 

BW Util details:
bwutil = 0.042073 
total_CMD = 20702 
util_bw = 871 
Wasted_Col = 651 
Wasted_Row = 132 
Idle = 19048 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 177 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 570 
rwq = 0 
CCDLc_limit_alone = 570 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19795 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 415 
n_act = 34 
n_pre = 18 
n_ref = 0 
n_req = 563 
total_req = 871 

Dual Bus Interface Util: 
issued_total_row = 52 
issued_total_col = 871 
Row_Bus_Util =  0.002512 
CoL_Bus_Util = 0.042073 
Either_Row_CoL_Bus_Util = 0.043812 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.017641 
queue_avg = 0.256159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.256159
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 27571 -   mf: uid=1002885, sid4294967295:w4294967295, part=21, addr=0xc06d1b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27471), 
Ready @ 27577 -   mf: uid=1002894, sid4294967295:w4294967295, part=21, addr=0xc06d1b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27477), 
Ready @ 27621 -   mf: uid=1002932, sid4294967295:w4294967295, part=21, addr=0xc0841700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27521), 
Ready @ 27628 -   mf: uid=1002937, sid4294967295:w4294967295, part=21, addr=0xc0841780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27528), 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19781 n_act=42 n_pre=27 n_ref_event=0 n_req=562 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.04231
n_activity=2082 dram_eff=0.4207
bk0: 64a 20572i bk1: 64a 20659i bk2: 64a 20451i bk3: 64a 20538i bk4: 64a 20365i bk5: 64a 20456i bk6: 40a 20552i bk7: 32a 20628i bk8: 0a 20641i bk9: 0a 20537i bk10: 0a 20534i bk11: 0a 20536i bk12: 0a 20605i bk13: 0a 20680i bk14: 0a 20654i bk15: 0a 20702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925134
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.676190
Bank_Level_Parallism = 1.642988
Bank_Level_Parallism_Col = 1.515573
Bank_Level_Parallism_Ready = 1.251142
write_to_read_ratio_blp_rw_average = 0.531478
GrpLevelPara = 1.298873 

BW Util details:
bwutil = 0.042315 
total_CMD = 20702 
util_bw = 876 
Wasted_Col = 650 
Wasted_Row = 107 
Idle = 19069 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 213 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 561 
rwq = 0 
CCDLc_limit_alone = 561 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19781 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 42 
n_pre = 27 
n_ref = 0 
n_req = 562 
total_req = 876 

Dual Bus Interface Util: 
issued_total_row = 69 
issued_total_col = 876 
Row_Bus_Util =  0.003333 
CoL_Bus_Util = 0.042315 
Either_Row_CoL_Bus_Util = 0.044488 
Issued_on_Two_Bus_Simul_Util = 0.001159 
issued_two_Eff = 0.026059 
queue_avg = 0.249396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.249396
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19778 n_act=35 n_pre=21 n_ref_event=0 n_req=566 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=425 bw_util=0.04256
n_activity=2062 dram_eff=0.4273
bk0: 64a 20571i bk1: 64a 20621i bk2: 64a 20458i bk3: 64a 20464i bk4: 64a 20452i bk5: 64a 20493i bk6: 40a 20607i bk7: 32a 20593i bk8: 0a 20664i bk9: 0a 20702i bk10: 0a 20619i bk11: 0a 20552i bk12: 0a 20595i bk13: 0a 20585i bk14: 0a 20676i bk15: 0a 20702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937943
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.454979
Bank_Level_Parallism_Col = 1.388780
Bank_Level_Parallism_Ready = 1.118048
write_to_read_ratio_blp_rw_average = 0.502283
GrpLevelPara = 1.289628 

BW Util details:
bwutil = 0.042556 
total_CMD = 20702 
util_bw = 881 
Wasted_Col = 672 
Wasted_Row = 124 
Idle = 19025 

BW Util Bottlenecks: 
RCDc_limit = 85 
RCDWRc_limit = 167 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 550 
rwq = 0 
CCDLc_limit_alone = 550 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19778 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 425 
n_act = 35 
n_pre = 21 
n_ref = 0 
n_req = 566 
total_req = 881 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 881 
Row_Bus_Util =  0.002705 
CoL_Bus_Util = 0.042556 
Either_Row_CoL_Bus_Util = 0.044633 
Issued_on_Two_Bus_Simul_Util = 0.000628 
issued_two_Eff = 0.014069 
queue_avg = 0.307700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.3077
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19771 n_act=33 n_pre=18 n_ref_event=0 n_req=566 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=440 bw_util=0.04328
n_activity=2010 dram_eff=0.4458
bk0: 64a 20630i bk1: 64a 20629i bk2: 64a 20494i bk3: 64a 20482i bk4: 64a 20429i bk5: 64a 20473i bk6: 40a 20579i bk7: 32a 20628i bk8: 0a 20702i bk9: 0a 20680i bk10: 0a 20597i bk11: 0a 20609i bk12: 0a 20581i bk13: 0a 20666i bk14: 0a 20629i bk15: 0a 20528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941696
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.772727
Bank_Level_Parallism = 1.492121
Bank_Level_Parallism_Col = 1.415434
Bank_Level_Parallism_Ready = 1.181920
write_to_read_ratio_blp_rw_average = 0.499678
GrpLevelPara = 1.268167 

BW Util details:
bwutil = 0.043281 
total_CMD = 20702 
util_bw = 896 
Wasted_Col = 676 
Wasted_Row = 78 
Idle = 19052 

BW Util Bottlenecks: 
RCDc_limit = 79 
RCDWRc_limit = 149 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 582 
rwq = 0 
CCDLc_limit_alone = 582 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19771 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 440 
n_act = 33 
n_pre = 18 
n_ref = 0 
n_req = 566 
total_req = 896 

Dual Bus Interface Util: 
issued_total_row = 51 
issued_total_col = 896 
Row_Bus_Util =  0.002464 
CoL_Bus_Util = 0.043281 
Either_Row_CoL_Bus_Util = 0.044971 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.017186 
queue_avg = 0.278041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.278041
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 27600 -   mf: uid=1002916, sid4294967295:w4294967295, part=24, addr=0xc089d780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27500), 
Ready @ 27607 -   mf: uid=1002921, sid4294967295:w4294967295, part=24, addr=0xc089d700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27507), 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19777 n_act=35 n_pre=20 n_ref_event=0 n_req=564 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=428 bw_util=0.0427
n_activity=2071 dram_eff=0.4268
bk0: 64a 20630i bk1: 64a 20599i bk2: 64a 20450i bk3: 64a 20476i bk4: 64a 20533i bk5: 64a 20502i bk6: 40a 20521i bk7: 32a 20590i bk8: 0a 20636i bk9: 0a 20667i bk10: 0a 20667i bk11: 0a 20552i bk12: 0a 20618i bk13: 0a 20560i bk14: 0a 20679i bk15: 0a 20702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937943
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.407235
Bank_Level_Parallism_Col = 1.331844
Bank_Level_Parallism_Ready = 1.109728
write_to_read_ratio_blp_rw_average = 0.501595
GrpLevelPara = 1.278239 

BW Util details:
bwutil = 0.042701 
total_CMD = 20702 
util_bw = 884 
Wasted_Col = 701 
Wasted_Row = 129 
Idle = 18988 

BW Util Bottlenecks: 
RCDc_limit = 78 
RCDWRc_limit = 171 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 546 
rwq = 0 
CCDLc_limit_alone = 546 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19777 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 428 
n_act = 35 
n_pre = 20 
n_ref = 0 
n_req = 564 
total_req = 884 

Dual Bus Interface Util: 
issued_total_row = 55 
issued_total_col = 884 
Row_Bus_Util =  0.002657 
CoL_Bus_Util = 0.042701 
Either_Row_CoL_Bus_Util = 0.044682 
Issued_on_Two_Bus_Simul_Util = 0.000676 
issued_two_Eff = 0.015135 
queue_avg = 0.286784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.286784
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 27625 -   mf: uid=1002936, sid4294967295:w4294967295, part=25, addr=0xc0b7d480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27525), 
Ready @ 27632 -   mf: uid=1002940, sid4294967295:w4294967295, part=25, addr=0xc0b7d400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27532), 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19782 n_act=35 n_pre=20 n_ref_event=0 n_req=564 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=427 bw_util=0.04265
n_activity=2022 dram_eff=0.4367
bk0: 64a 20641i bk1: 64a 20587i bk2: 64a 20449i bk3: 64a 20500i bk4: 64a 20412i bk5: 64a 20583i bk6: 40a 20605i bk7: 32a 20572i bk8: 0a 20628i bk9: 0a 20680i bk10: 0a 20450i bk11: 0a 20543i bk12: 0a 20651i bk13: 0a 20613i bk14: 0a 20680i bk15: 0a 20702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937833
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.747664
Bank_Level_Parallism = 1.463386
Bank_Level_Parallism_Col = 1.386871
Bank_Level_Parallism_Ready = 1.176670
write_to_read_ratio_blp_rw_average = 0.475462
GrpLevelPara = 1.300191 

BW Util details:
bwutil = 0.042653 
total_CMD = 20702 
util_bw = 883 
Wasted_Col = 704 
Wasted_Row = 120 
Idle = 18995 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 170 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 561 
rwq = 0 
CCDLc_limit_alone = 561 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19782 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 427 
n_act = 35 
n_pre = 20 
n_ref = 0 
n_req = 564 
total_req = 883 

Dual Bus Interface Util: 
issued_total_row = 55 
issued_total_col = 883 
Row_Bus_Util =  0.002657 
CoL_Bus_Util = 0.042653 
Either_Row_CoL_Bus_Util = 0.044440 
Issued_on_Two_Bus_Simul_Util = 0.000869 
issued_two_Eff = 0.019565 
queue_avg = 0.284465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.284465
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 27617 -   mf: uid=1002930, sid4294967295:w4294967295, part=26, addr=0xc09b9a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27517), 
Ready @ 27624 -   mf: uid=1002935, sid4294967295:w4294967295, part=26, addr=0xc09b9a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27524), 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19773 n_act=37 n_pre=22 n_ref_event=0 n_req=564 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=432 bw_util=0.04289
n_activity=2057 dram_eff=0.4317
bk0: 64a 20622i bk1: 64a 20598i bk2: 64a 20514i bk3: 64a 20330i bk4: 64a 20535i bk5: 64a 20550i bk6: 40a 20576i bk7: 32a 20494i bk8: 0a 20616i bk9: 0a 20680i bk10: 0a 20569i bk11: 0a 20545i bk12: 0a 20645i bk13: 0a 20580i bk14: 0a 20702i bk15: 0a 20667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934397
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.731481
Bank_Level_Parallism = 1.474499
Bank_Level_Parallism_Col = 1.416667
Bank_Level_Parallism_Ready = 1.206081
write_to_read_ratio_blp_rw_average = 0.514520
GrpLevelPara = 1.234848 

BW Util details:
bwutil = 0.042894 
total_CMD = 20702 
util_bw = 888 
Wasted_Col = 715 
Wasted_Row = 142 
Idle = 18957 

BW Util Bottlenecks: 
RCDc_limit = 75 
RCDWRc_limit = 188 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 631 
rwq = 0 
CCDLc_limit_alone = 631 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19773 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 432 
n_act = 37 
n_pre = 22 
n_ref = 0 
n_req = 564 
total_req = 888 

Dual Bus Interface Util: 
issued_total_row = 59 
issued_total_col = 888 
Row_Bus_Util =  0.002850 
CoL_Bus_Util = 0.042894 
Either_Row_CoL_Bus_Util = 0.044875 
Issued_on_Two_Bus_Simul_Util = 0.000869 
issued_two_Eff = 0.019376 
queue_avg = 0.244566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.244566
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 27607 -   mf: uid=1002922, sid4294967295:w4294967295, part=27, addr=0xc089d480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27507), 
Ready @ 27615 -   mf: uid=1002927, sid4294967295:w4294967295, part=27, addr=0xc089d400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27515), 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19787 n_act=33 n_pre=18 n_ref_event=0 n_req=564 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=424 bw_util=0.04251
n_activity=2064 dram_eff=0.4264
bk0: 64a 20642i bk1: 64a 20633i bk2: 64a 20484i bk3: 64a 20385i bk4: 64a 20533i bk5: 64a 20552i bk6: 40a 20541i bk7: 32a 20481i bk8: 0a 20613i bk9: 0a 20680i bk10: 0a 20607i bk11: 0a 20558i bk12: 0a 20702i bk13: 0a 20606i bk14: 0a 20680i bk15: 0a 20667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941385
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.766355
Bank_Level_Parallism = 1.459459
Bank_Level_Parallism_Col = 1.389172
Bank_Level_Parallism_Ready = 1.202273
write_to_read_ratio_blp_rw_average = 0.509554
GrpLevelPara = 1.242675 

BW Util details:
bwutil = 0.042508 
total_CMD = 20702 
util_bw = 880 
Wasted_Col = 710 
Wasted_Row = 75 
Idle = 19037 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 175 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 578 
rwq = 0 
CCDLc_limit_alone = 578 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19787 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 424 
n_act = 33 
n_pre = 18 
n_ref = 0 
n_req = 564 
total_req = 880 

Dual Bus Interface Util: 
issued_total_row = 51 
issued_total_col = 880 
Row_Bus_Util =  0.002464 
CoL_Bus_Util = 0.042508 
Either_Row_CoL_Bus_Util = 0.044199 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.017486 
queue_avg = 0.209593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.209593
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 27623 -   mf: uid=1002934, sid4294967295:w4294967295, part=28, addr=0xc09adb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27523), 
Ready @ 27629 -   mf: uid=1002939, sid4294967295:w4294967295, part=28, addr=0xc09adb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (27529), 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19778 n_act=34 n_pre=19 n_ref_event=0 n_req=564 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=425 bw_util=0.04256
n_activity=2114 dram_eff=0.4167
bk0: 64a 20619i bk1: 64a 20633i bk2: 64a 20452i bk3: 64a 20355i bk4: 64a 20565i bk5: 64a 20589i bk6: 40a 20554i bk7: 32a 20507i bk8: 0a 20620i bk9: 0a 20595i bk10: 0a 20620i bk11: 0a 20595i bk12: 0a 20680i bk13: 0a 20598i bk14: 0a 20666i bk15: 0a 20702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939609
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.757009
Bank_Level_Parallism = 1.369955
Bank_Level_Parallism_Col = 1.338125
Bank_Level_Parallism_Ready = 1.160045
write_to_read_ratio_blp_rw_average = 0.483750
GrpLevelPara = 1.238750 

BW Util details:
bwutil = 0.042556 
total_CMD = 20702 
util_bw = 881 
Wasted_Col = 741 
Wasted_Row = 162 
Idle = 18918 

BW Util Bottlenecks: 
RCDc_limit = 79 
RCDWRc_limit = 187 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 592 
rwq = 0 
CCDLc_limit_alone = 592 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19778 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 425 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 564 
total_req = 881 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 881 
Row_Bus_Util =  0.002560 
CoL_Bus_Util = 0.042556 
Either_Row_CoL_Bus_Util = 0.044633 
Issued_on_Two_Bus_Simul_Util = 0.000483 
issued_two_Eff = 0.010823 
queue_avg = 0.234615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.234615
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19764 n_act=41 n_pre=25 n_ref_event=0 n_req=566 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=436 bw_util=0.04309
n_activity=2127 dram_eff=0.4194
bk0: 64a 20613i bk1: 64a 20599i bk2: 64a 20476i bk3: 64a 20410i bk4: 64a 20447i bk5: 64a 20579i bk6: 40a 20607i bk7: 32a 20523i bk8: 0a 20632i bk9: 0a 20599i bk10: 0a 20543i bk11: 0a 20510i bk12: 0a 20664i bk13: 0a 20670i bk14: 0a 20667i bk15: 0a 20680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927562
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.700000
Bank_Level_Parallism = 1.455675
Bank_Level_Parallism_Col = 1.382463
Bank_Level_Parallism_Ready = 1.167040
write_to_read_ratio_blp_rw_average = 0.504353
GrpLevelPara = 1.282338 

BW Util details:
bwutil = 0.043088 
total_CMD = 20702 
util_bw = 892 
Wasted_Col = 740 
Wasted_Row = 139 
Idle = 18931 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 231 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 572 
rwq = 0 
CCDLc_limit_alone = 572 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19764 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 436 
n_act = 41 
n_pre = 25 
n_ref = 0 
n_req = 566 
total_req = 892 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 892 
Row_Bus_Util =  0.003188 
CoL_Bus_Util = 0.043088 
Either_Row_CoL_Bus_Util = 0.045310 
Issued_on_Two_Bus_Simul_Util = 0.000966 
issued_two_Eff = 0.021322 
queue_avg = 0.228335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.228335
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19771 n_act=39 n_pre=24 n_ref_event=0 n_req=566 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=440 bw_util=0.04328
n_activity=2101 dram_eff=0.4265
bk0: 64a 20599i bk1: 64a 20632i bk2: 64a 20411i bk3: 64a 20384i bk4: 64a 20535i bk5: 64a 20582i bk6: 40a 20523i bk7: 32a 20519i bk8: 0a 20702i bk9: 0a 20651i bk10: 0a 20540i bk11: 0a 20523i bk12: 0a 20611i bk13: 0a 20646i bk14: 0a 20680i bk15: 0a 20680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931095
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.718182
Bank_Level_Parallism = 1.487889
Bank_Level_Parallism_Col = 1.392523
Bank_Level_Parallism_Ready = 1.138393
write_to_read_ratio_blp_rw_average = 0.504050
GrpLevelPara = 1.259190 

BW Util details:
bwutil = 0.043281 
total_CMD = 20702 
util_bw = 896 
Wasted_Col = 728 
Wasted_Row = 110 
Idle = 18968 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 184 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 588 
rwq = 0 
CCDLc_limit_alone = 588 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19771 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 440 
n_act = 39 
n_pre = 24 
n_ref = 0 
n_req = 566 
total_req = 896 

Dual Bus Interface Util: 
issued_total_row = 63 
issued_total_col = 896 
Row_Bus_Util =  0.003043 
CoL_Bus_Util = 0.043281 
Either_Row_CoL_Bus_Util = 0.044971 
Issued_on_Two_Bus_Simul_Util = 0.001353 
issued_two_Eff = 0.030075 
queue_avg = 0.314994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.314994
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20702 n_nop=19781 n_act=31 n_pre=16 n_ref_event=0 n_req=566 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=432 bw_util=0.04289
n_activity=1981 dram_eff=0.4483
bk0: 64a 20631i bk1: 64a 20631i bk2: 64a 20443i bk3: 64a 20451i bk4: 64a 20567i bk5: 64a 20565i bk6: 40a 20562i bk7: 32a 20522i bk8: 0a 20664i bk9: 0a 20625i bk10: 0a 20543i bk11: 0a 20591i bk12: 0a 20645i bk13: 0a 20645i bk14: 0a 20607i bk15: 0a 20680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943363
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = 0.779817
Bank_Level_Parallism = 1.437722
Bank_Level_Parallism_Col = 1.415010
Bank_Level_Parallism_Ready = 1.189189
write_to_read_ratio_blp_rw_average = 0.502245
GrpLevelPara = 1.250802 

BW Util details:
bwutil = 0.042894 
total_CMD = 20702 
util_bw = 888 
Wasted_Col = 688 
Wasted_Row = 110 
Idle = 19016 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 149 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 618 
rwq = 0 
CCDLc_limit_alone = 618 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20702 
n_nop = 19781 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 432 
n_act = 31 
n_pre = 16 
n_ref = 0 
n_req = 566 
total_req = 888 

Dual Bus Interface Util: 
issued_total_row = 47 
issued_total_col = 888 
Row_Bus_Util =  0.002270 
CoL_Bus_Util = 0.042894 
Either_Row_CoL_Bus_Util = 0.044488 
Issued_on_Two_Bus_Simul_Util = 0.000676 
issued_two_Eff = 0.015201 
queue_avg = 0.298522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.298522

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[1]: Access = 4696, Miss = 3360, Miss_rate = 0.716, Pending_hits = 350, Reservation_fails = 0
L2_cache_bank[2]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 339, Reservation_fails = 0
L2_cache_bank[3]: Access = 4696, Miss = 3360, Miss_rate = 0.716, Pending_hits = 335, Reservation_fails = 0
L2_cache_bank[4]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[5]: Access = 4696, Miss = 3360, Miss_rate = 0.716, Pending_hits = 335, Reservation_fails = 0
L2_cache_bank[6]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[7]: Access = 4696, Miss = 3360, Miss_rate = 0.716, Pending_hits = 336, Reservation_fails = 0
L2_cache_bank[8]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 324, Reservation_fails = 0
L2_cache_bank[9]: Access = 4696, Miss = 3360, Miss_rate = 0.716, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[10]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[11]: Access = 4696, Miss = 3360, Miss_rate = 0.716, Pending_hits = 334, Reservation_fails = 0
L2_cache_bank[12]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 359, Reservation_fails = 0
L2_cache_bank[13]: Access = 4696, Miss = 3360, Miss_rate = 0.716, Pending_hits = 351, Reservation_fails = 0
L2_cache_bank[14]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 366, Reservation_fails = 0
L2_cache_bank[15]: Access = 4696, Miss = 3360, Miss_rate = 0.716, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[16]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 358, Reservation_fails = 0
L2_cache_bank[17]: Access = 4696, Miss = 3368, Miss_rate = 0.717, Pending_hits = 363, Reservation_fails = 0
L2_cache_bank[18]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 375, Reservation_fails = 0
L2_cache_bank[19]: Access = 4696, Miss = 3368, Miss_rate = 0.717, Pending_hits = 365, Reservation_fails = 0
L2_cache_bank[20]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 351, Reservation_fails = 0
L2_cache_bank[21]: Access = 4696, Miss = 3368, Miss_rate = 0.717, Pending_hits = 362, Reservation_fails = 0
L2_cache_bank[22]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 353, Reservation_fails = 0
L2_cache_bank[23]: Access = 4696, Miss = 3368, Miss_rate = 0.717, Pending_hits = 362, Reservation_fails = 0
L2_cache_bank[24]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 370, Reservation_fails = 0
L2_cache_bank[25]: Access = 4696, Miss = 3368, Miss_rate = 0.717, Pending_hits = 368, Reservation_fails = 0
L2_cache_bank[26]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 360, Reservation_fails = 0
L2_cache_bank[27]: Access = 4696, Miss = 3368, Miss_rate = 0.717, Pending_hits = 356, Reservation_fails = 0
L2_cache_bank[28]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 359, Reservation_fails = 0
L2_cache_bank[29]: Access = 4696, Miss = 3368, Miss_rate = 0.717, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[30]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 401, Reservation_fails = 0
L2_cache_bank[31]: Access = 4696, Miss = 3368, Miss_rate = 0.717, Pending_hits = 355, Reservation_fails = 0
L2_cache_bank[32]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 340, Reservation_fails = 0
L2_cache_bank[33]: Access = 4696, Miss = 3360, Miss_rate = 0.716, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[34]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[35]: Access = 4696, Miss = 3360, Miss_rate = 0.716, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[36]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[37]: Access = 4696, Miss = 3360, Miss_rate = 0.716, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[38]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[39]: Access = 4696, Miss = 3360, Miss_rate = 0.716, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[40]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 319, Reservation_fails = 0
L2_cache_bank[41]: Access = 4696, Miss = 3360, Miss_rate = 0.716, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[42]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[43]: Access = 4696, Miss = 3360, Miss_rate = 0.716, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[44]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 319, Reservation_fails = 0
L2_cache_bank[45]: Access = 4696, Miss = 3360, Miss_rate = 0.716, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[46]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 324, Reservation_fails = 0
L2_cache_bank[47]: Access = 4696, Miss = 3360, Miss_rate = 0.716, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[48]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 336, Reservation_fails = 0
L2_cache_bank[49]: Access = 4696, Miss = 3360, Miss_rate = 0.716, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[50]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[51]: Access = 4696, Miss = 3360, Miss_rate = 0.716, Pending_hits = 307, Reservation_fails = 0
L2_cache_bank[52]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[53]: Access = 4696, Miss = 3360, Miss_rate = 0.716, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[54]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[55]: Access = 4696, Miss = 3360, Miss_rate = 0.716, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[56]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[57]: Access = 4696, Miss = 3360, Miss_rate = 0.716, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[58]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[59]: Access = 4696, Miss = 3360, Miss_rate = 0.716, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[60]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 340, Reservation_fails = 0
L2_cache_bank[61]: Access = 4696, Miss = 3360, Miss_rate = 0.716, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[62]: Access = 4712, Miss = 3368, Miss_rate = 0.715, Pending_hits = 335, Reservation_fails = 0
L2_cache_bank[63]: Access = 4696, Miss = 3360, Miss_rate = 0.716, Pending_hits = 293, Reservation_fails = 0
L2_total_cache_accesses = 301056
L2_total_cache_misses = 215360
L2_total_cache_miss_rate = 0.7153
L2_total_cache_pending_hits = 20810
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64886
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20810
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10992
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50176
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 150528
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 100352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.008
average_pipeline_duty_cycle=1135.208862
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347200
	Total NON REG=64512
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=691200
	Total NON REG=129024
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=348032
	Total NON REG=64512
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=692480
	Total NON REG=129024
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=348416
	Total NON REG=64512
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347424
	Total NON REG=64512
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=346880
	Total NON REG=64512
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=346880
	Total NON REG=64512
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=348352
	Total NON REG=64512
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=346912
	Total NON REG=64512
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=346688
	Total NON REG=64512
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347328
	Total NON REG=64512
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=693824
	Total NON REG=129024
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347616
	Total NON REG=64512
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=346752
	Total NON REG=64512
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=346720
	Total NON REG=64512
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=348160
	Total NON REG=64512
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347456
	Total NON REG=64512
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=348320
	Total NON REG=64512
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347680
	Total NON REG=64512
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347968
	Total NON REG=64512
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=694496
	Total NON REG=129024
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=348192
	Total NON REG=64512
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=346592
	Total NON REG=64512
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8458240
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=51712
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1616
	Total REG Reads=988672
	Total REG Writes=662240
	Total NON REG=128512
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347424
	Total NON REG=64512
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=693472
	Total NON REG=129024
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347488
	Total NON REG=64512
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=693216
	Total NON REG=129024
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=346912
	Total NON REG=64512
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=692736
	Total NON REG=129024
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=348064
	Total NON REG=64512
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=346784
	Total NON REG=64512
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347232
	Total NON REG=64512
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=346848
	Total NON REG=64512
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=346784
	Total NON REG=64512
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347552
	Total NON REG=64512
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=693248
	Total NON REG=129024
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=693856
	Total NON REG=129024
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347552
	Total NON REG=64512
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347552
	Total NON REG=64512
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=693824
	Total NON REG=129024
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=348320
	Total NON REG=64512
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=346944
	Total NON REG=64512
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=630784
	Total NON REG=129024
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=692192
	Total NON REG=129024
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=692480
	Total NON REG=129024
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=692256
	Total NON REG=129024
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1632
	Total REG Reads=989184
	Total REG Writes=692320
	Total NON REG=129024
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8458240
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=51712
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1616
	Total REG Reads=988672
	Total REG Writes=661376
	Total NON REG=128512
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=346912
	Total NON REG=64512
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347520
	Total NON REG=64512
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=348288
	Total NON REG=64512
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347872
	Total NON REG=64512
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=348224
	Total NON REG=64512
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=346688
	Total NON REG=64512
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347904
	Total NON REG=64512
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347264
	Total NON REG=64512
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347968
	Total NON REG=64512
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347744
	Total NON REG=64512
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=346496
	Total NON REG=64512
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347328
	Total NON REG=64512
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=346912
	Total NON REG=64512
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=348256
	Total NON REG=64512
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347904
	Total NON REG=64512
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347584
	Total NON REG=64512
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347328
	Total NON REG=64512
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347200
	Total NON REG=64512
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=348224
	Total NON REG=64512
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347328
	Total NON REG=64512
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347904
	Total NON REG=64512
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8458240
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=51712
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1616
	Total REG Reads=988672
	Total REG Writes=658848
	Total NON REG=128512
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347872
	Total NON REG=64512
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=346592
	Total NON REG=64512
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8458240
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=51712
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1616
	Total REG Reads=988672
	Total REG Writes=661056
	Total NON REG=128512
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=347808
	Total NON REG=64512
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=346976
	Total NON REG=64512
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=348288
	Total NON REG=64512
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=14768
	Total FP Deocded Instructions=2432
	Total INT Deocded Instructions=11344
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=8486912
	Total FP Acesses=16896
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=32768
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=1048576
	Total SP Acesses=696832
	Total MEM Acesses=52224
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=1728
	Total REG Reads=989184
	Total REG Writes=629408
	Total NON REG=129024
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=7384
	Total FP Deocded Instructions=1216
	Total INT Deocded Instructions=5672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=4243456
	Total FP Acesses=8448
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=16384
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=524288
	Total SP Acesses=348416
	Total MEM Acesses=26112
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=816
	Total REG Reads=494592
	Total REG Writes=346944
	Total NON REG=64512


==========Power Metrics -- Memory==========
Total memory controller accesses: 14656
Total memory controller reads: 14656
Total memory controller writes: 0
!!!Total Shared memory access: 56288
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 1024
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 100352
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 16018
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 200704
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 32899
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 101376
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 64886
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 20810
	Cache_stats[GLOBAL_ACC_R][MISS] = 3664
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 10992
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 50176
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 150528
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 100352
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 200704

icnt_total_pkts_mem_to_simt=301056
icnt_total_pkts_simt_to_mem=301056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 301056
Req_Network_cycles = 27570
Req_Network_injected_packets_per_cycle =      10.9197 
Req_Network_conflicts_per_cycle =      11.3603
Req_Network_conflicts_per_cycle_util =      21.8519
Req_Bank_Level_Parallism =      21.0044
Req_Network_in_buffer_full_per_cycle =       1.9588
Req_Network_in_buffer_avg_util =      77.9924
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1706

Reply_Network_injected_packets_num = 301056
Reply_Network_cycles = 27570
Reply_Network_injected_packets_per_cycle =       10.9197
Reply_Network_conflicts_per_cycle =        4.7411
Reply_Network_conflicts_per_cycle_util =       9.1870
Reply_Bank_Level_Parallism =      21.1594
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0017
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1365
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 39 sec (99 sec)
gpgpu_simulation_rate = 227333 (inst/sec)
gpgpu_simulation_rate = 278 (cycle/sec)
gpgpu_silicon_slowdown = 4071942x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
