GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/gowin_ip/gowin_pll/gowin_pll.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/addr_trans.v'
Analyzing included file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/csr.h'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/addr_trans.v":1)
Back to file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/addr_trans.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/addr_trans.v":1)
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/alu.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/axi_bridge.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/bank_switch.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/btb.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/bufg.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/camera_capture.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/camera_hdmi.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/cmos_pll.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/csr.v'
Analyzing included file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mycpu.h'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/csr.v":1)
Back to file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/csr.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/csr.v":1)
Analyzing included file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/csr.h'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/csr.v":2)
Back to file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/csr.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/csr.v":2)
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dcache.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dcfifo_ctrl.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ddr3_memory_interface.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ddr_2fifo_top.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ddr_ctrl.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ddr_pll.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/div.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_clk_drv.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_tmds_enc.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_tmds_phy.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/dvi_tx_top.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/exe_stage.v'
Analyzing included file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mycpu.h'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/exe_stage.v":1)
Back to file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/exe_stage.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/exe_stage.v":1)
Analyzing included file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/csr.h'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/exe_stage.v":2)
Back to file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/exe_stage.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/exe_stage.v":2)
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/gowin_pll.v'
ERROR (EX3794) : Duplicate module name 'Gowin_PLL'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/gowin_pll.v":175)
Previous definition of design element 'Gowin_PLL' is here("/home/cyh/chiplab/fpga/gowin/gowin_ip/gowin_pll/gowin_pll.v":175)
Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/gowin_pll.v' ignored due to errors
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/i2c_com.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/icache.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/id_stage.v'
Analyzing included file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mycpu.h'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/id_stage.v":1)
Back to file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/id_stage.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/id_stage.v":1)
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/if_stage.v'
Analyzing included file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mycpu.h'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/if_stage.v":1)
Back to file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/if_stage.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/if_stage.v":1)
Analyzing included file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/csr.h'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/if_stage.v":2)
Back to file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/if_stage.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/if_stage.v":2)
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/lcd_disp.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mem_burst.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mem_stage.v'
Analyzing included file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mycpu.h'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mem_stage.v":1)
Back to file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mem_stage.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mem_stage.v":1)
Analyzing included file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/csr.h'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mem_stage.v":2)
Back to file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mem_stage.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mem_stage.v":2)
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mul.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mycpu_top.v'
Undeclared symbol 'ws_valid_diff', assumed default net type 'wire'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mycpu_top.v":614)
Undeclared symbol 'cnt_inst_diff', assumed default net type 'wire'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mycpu_top.v":615)
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/ov5640_ddr_lcd.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/perf_counter.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/power_on_delay.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/raminfr.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/reg_config.v'
Undeclared symbol 'ack', assumed default net type 'wire'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/reg_config.v":40)
Undeclared symbol 'tr_end', assumed default net type 'wire'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/reg_config.v":43)
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/regfile.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/rwfifo.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/SoCFull.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/SP_256x21.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/SP_256x32.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_clgen.v'
Analyzing included file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_defines.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_clgen.v":41)
Back to file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_clgen.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_clgen.v":41)
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_defines.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_shift.v'
Analyzing included file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_defines.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_shift.v":41)
Back to file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_shift.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_shift.v":41)
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_top.v'
Analyzing included file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_defines.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_top.v":42)
Back to file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_top.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_top.v":42)
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/spi_top_apb.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/SRAM_SDPB.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/tb_rwfifo.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/tlb_entry.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/tmds_pll.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/tools.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_defines.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_receiver.v'
Analyzing included file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_defines.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_receiver.v":199)
Back to file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_receiver.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_receiver.v":199)
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_regs.v'
Analyzing included file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_defines.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_regs.v":230)
Back to file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_regs.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_regs.v":230)
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_rfifo.v'
Analyzing included file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_defines.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_rfifo.v":151)
Back to file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_rfifo.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_rfifo.v":151)
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_sync_flops.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_tfifo.v'
Analyzing included file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_defines.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_tfifo.v":145)
Back to file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_tfifo.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_tfifo.v":145)
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_top_apb.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_transmitter.v'
Analyzing included file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_defines.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_transmitter.v":155)
Back to file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_transmitter.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/uart_transmitter.v":155)
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/wb_stage.v'
Analyzing included file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/mycpu.h'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/wb_stage.v":1)
Back to file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/wb_stage.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/wb_stage.v":1)
Analyzing included file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/csr.h'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/wb_stage.v":2)
Back to file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/wb_stage.v'("/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/wb_stage.v":2)
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/xilinx2gowin.v'
GowinSynthesis finish
