
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/srcs/ip/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2315.875 ; gain = 890.359 ; free physical = 12556 ; free virtual = 70330
Command: link_design -top design_1_wrapper -part xczu28dr-ffvg1517-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_intr_block_0_0/design_1_intr_block_0_0.dcp' for cell 'design_1_i/intr_block_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0.dcp' for cell 'design_1_i/usp_rf_data_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/MTS_Block/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_4/design_1_sync_0_4.dcp' for cell 'design_1_i/MTS_Block/sync_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_5/design_1_sync_0_5.dcp' for cell 'design_1_i/MTS_Block/sync_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_12/design_1_sync_0_12.dcp' for cell 'design_1_i/MTS_Block/sync_2'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_2/design_1_util_ds_buf_0_2.dcp' for cell 'design_1_i/MTS_Block/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_3/design_1_util_ds_buf_0_3.dcp' for cell 'design_1_i/MTS_Block/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_62/design_1_util_vector_logic_0_62.dcp' for cell 'design_1_i/SPB_blocks/PD_and_BD_block/BD_FLAG/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_63/design_1_util_vector_logic_0_63.dcp' for cell 'design_1_i/SPB_blocks/PD_and_BD_block/BD_FLAG/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_64/design_1_util_vector_logic_0_64.dcp' for cell 'design_1_i/SPB_blocks/PD_and_BD_block/BD_FLAG/util_vector_logic_2'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_59/design_1_util_vector_logic_0_59.dcp' for cell 'design_1_i/SPB_blocks/PD_and_BD_block/BD_FLAG/util_vector_logic_3'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_60/design_1_util_vector_logic_0_60.dcp' for cell 'design_1_i/SPB_blocks/PD_and_BD_block/BD_FLAG/util_vector_logic_4'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_61/design_1_util_vector_logic_0_61.dcp' for cell 'design_1_i/SPB_blocks/PD_and_BD_block/BD_FLAG/util_vector_logic_5'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_65/design_1_util_vector_logic_0_65.dcp' for cell 'design_1_i/SPB_blocks/PD_and_BD_block/BD_FLAG/util_vector_logic_6'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_9_0/design_1_util_vector_logic_9_0.dcp' for cell 'design_1_i/SPB_blocks/PD_and_BD_block/CAPTURE_READY/util_vector_logic_10'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_9_1/design_1_util_vector_logic_9_1.dcp' for cell 'design_1_i/SPB_blocks/PD_and_BD_block/CAPTURE_READY/util_vector_logic_11'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_9_2/design_1_util_vector_logic_9_2.dcp' for cell 'design_1_i/SPB_blocks/PD_and_BD_block/CAPTURE_READY/util_vector_logic_12'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_0/design_1_util_vector_logic_3_0.dcp' for cell 'design_1_i/SPB_blocks/PD_and_BD_block/CAPTURE_READY/util_vector_logic_6'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_4_0/design_1_util_vector_logic_4_0.dcp' for cell 'design_1_i/SPB_blocks/PD_and_BD_block/CAPTURE_READY/util_vector_logic_7'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_5_0/design_1_util_vector_logic_5_0.dcp' for cell 'design_1_i/SPB_blocks/PD_and_BD_block/CAPTURE_READY/util_vector_logic_8'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_6_0/design_1_util_vector_logic_6_0.dcp' for cell 'design_1_i/SPB_blocks/PD_and_BD_block/CAPTURE_READY/util_vector_logic_9'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_56/design_1_util_vector_logic_0_56.dcp' for cell 'design_1_i/SPB_blocks/PD_and_BD_block/PD_FLAG/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_57/design_1_util_vector_logic_0_57.dcp' for cell 'design_1_i/SPB_blocks/PD_and_BD_block/PD_FLAG/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_58/design_1_util_vector_logic_0_58.dcp' for cell 'design_1_i/SPB_blocks/PD_and_BD_block/PD_FLAG/util_vector_logic_2'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_1/design_1_util_vector_logic_3_1.dcp' for cell 'design_1_i/SPB_blocks/PD_and_BD_block/PD_FLAG/util_vector_logic_3'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_2/design_1_util_vector_logic_3_2.dcp' for cell 'design_1_i/SPB_blocks/PD_and_BD_block/PD_FLAG/util_vector_logic_4'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_3/design_1_util_vector_logic_3_3.dcp' for cell 'design_1_i/SPB_blocks/PD_and_BD_block/PD_FLAG/util_vector_logic_5'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_4/design_1_util_vector_logic_3_4.dcp' for cell 'design_1_i/SPB_blocks/PD_and_BD_block/PD_FLAG/util_vector_logic_6'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_1_10/design_1_sync_1_10.dcp' for cell 'design_1_i/SPB_blocks/soft_reset/sync_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_55/design_1_util_vector_logic_0_55.dcp' for cell 'design_1_i/SPB_blocks/soft_reset/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_11/design_1_util_vector_logic_2_11.dcp' for cell 'design_1_i/SPB_blocks/soft_reset/util_vector_logic_2'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/design_1_RX_Block_STA_v2_0_0.dcp' for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_SIVERS_gpio_0_0/design_1_SIVERS_gpio_0_0.dcp' for cell 'design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_packet_detector_11AD_0_0/design_1_packet_detector_11AD_0_0.dcp' for cell 'design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/design_1_RX_Block_STA_v2_0_1.dcp' for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_packet_detector_11AD_0_2/design_1_packet_detector_11AD_0_2.dcp' for cell 'design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/design_1_RX_Block_STA_v2_0_2.dcp' for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_packet_detector_11AD_0_1/design_1_packet_detector_11AD_0_1.dcp' for cell 'design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/design_1_RX_Block_STA_v2_0_3.dcp' for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_packet_detector_11AD_0_3/design_1_packet_detector_11AD_0_3.dcp' for cell 'design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0.dcp' for cell 'design_1_i/axi_interconnect_2/tier2_xbar_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0.dcp' for cell 'design_1_i/axi_interconnect_2/tier2_xbar_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0.dcp' for cell 'design_1_i/axi_interconnect_2/tier2_xbar_2'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3.dcp' for cell 'design_1_i/axi_interconnect_2/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/axi_interconnect_2/i00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_interconnect_2/i00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/axi_interconnect_2/i02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_interconnect_2/i02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2.dcp' for cell 'design_1_i/axi_interconnect_2/m09_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/axi_interconnect_2/m09_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3.dcp' for cell 'design_1_i/axi_interconnect_2/m12_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp' for cell 'design_1_i/axi_interconnect_2/m12_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4.dcp' for cell 'design_1_i/axi_interconnect_2/m13_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4.dcp' for cell 'design_1_i/axi_interconnect_2/m13_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_5/design_1_auto_ds_5.dcp' for cell 'design_1_i/axi_interconnect_2/m14_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5.dcp' for cell 'design_1_i/axi_interconnect_2/m14_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_13/design_1_sync_0_13.dcp' for cell 'design_1_i/control_block/sync_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_1_9/design_1_sync_1_9.dcp' for cell 'design_1_i/control_block/sync_2'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0.dcp' for cell 'design_1_i/reset_block/rst_ps8_0_96M'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_1/design_1_rst_ps8_0_96M_1.dcp' for cell 'design_1_i/reset_block/rst_ps8_0_96M1'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M1_0/design_1_rst_ps8_0_96M1_0.dcp' for cell 'design_1_i/reset_block/rst_ps8_0_96M2'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_TX_Block_STA_0_5/design_1_TX_Block_STA_0_5.dcp' for cell 'design_1_i/tx_datapath/macro_channel_0/TX_Block_STA_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_0_21/design_1_sync_0_21.dcp' for cell 'design_1_i/tx_datapath/macro_channel_0/soft_reset/sync_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_48/design_1_util_vector_logic_0_48.dcp' for cell 'design_1_i/tx_datapath/macro_channel_0/soft_reset/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_50/design_1_util_vector_logic_0_50.dcp' for cell 'design_1_i/tx_datapath/macro_channel_0/soft_reset/util_vector_logic_2'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_TX_Block_STA_0_3/design_1_TX_Block_STA_0_3.dcp' for cell 'design_1_i/tx_datapath/macro_channel_1/TX_Block_STA_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_1_6/design_1_sync_1_6.dcp' for cell 'design_1_i/tx_datapath/macro_channel_1/soft_reset/sync_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_52/design_1_util_vector_logic_0_52.dcp' for cell 'design_1_i/tx_datapath/macro_channel_1/soft_reset/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_8/design_1_util_vector_logic_2_8.dcp' for cell 'design_1_i/tx_datapath/macro_channel_1/soft_reset/util_vector_logic_2'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_TX_Block_STA_0_4/design_1_TX_Block_STA_0_4.dcp' for cell 'design_1_i/tx_datapath/macro_channel_2/TX_Block_STA_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_1_8/design_1_sync_1_8.dcp' for cell 'design_1_i/tx_datapath/macro_channel_2/soft_reset/sync_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_54/design_1_util_vector_logic_0_54.dcp' for cell 'design_1_i/tx_datapath/macro_channel_2/soft_reset/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_10/design_1_util_vector_logic_2_10.dcp' for cell 'design_1_i/tx_datapath/macro_channel_2/soft_reset/util_vector_logic_2'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_TX_Block_STA_0_2/design_1_TX_Block_STA_0_2.dcp' for cell 'design_1_i/tx_datapath/macro_channel_3/TX_Block_STA_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_sync_1_7/design_1_sync_1_7.dcp' for cell 'design_1_i/tx_datapath/macro_channel_3/soft_reset/sync_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_53/design_1_util_vector_logic_0_53.dcp' for cell 'design_1_i/tx_datapath/macro_channel_3/soft_reset/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_9/design_1_util_vector_logic_2_9.dcp' for cell 'design_1_i/tx_datapath/macro_channel_3/soft_reset/util_vector_logic_2'
INFO: [Netlist 29-17] Analyzing 40318 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/MTS_Block/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/MTS_Block/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/MTS_Block/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/MTS_Block/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_clocks.xdc] for cell 'design_1_i/usp_rf_data_converter_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_clocks.xdc:56]
get_clocks: Time (s): cpu = 00:01:08 ; elapsed = 00:00:24 . Memory (MB): peak = 5335.418 ; gain = 1604.258 ; free physical = 8949 ; free virtual = 66724
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_clocks.xdc] for cell 'design_1_i/usp_rf_data_converter_0/inst'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0_board.xdc] for cell 'design_1_i/reset_block/rst_ps8_0_96M/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0_board.xdc] for cell 'design_1_i/reset_block/rst_ps8_0_96M/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0.xdc] for cell 'design_1_i/reset_block/rst_ps8_0_96M/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0.xdc] for cell 'design_1_i/reset_block/rst_ps8_0_96M/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_2/design_1_util_ds_buf_0_2_board.xdc] for cell 'design_1_i/MTS_Block/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_2/design_1_util_ds_buf_0_2_board.xdc] for cell 'design_1_i/MTS_Block/util_ds_buf_0/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/MTS_Block/clk_wiz_0/inst'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/MTS_Block/clk_wiz_0/inst'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/MTS_Block/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.090900 which will be rounded to 0.091 to ensure it is an integer multiple of 1 picosecond [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/MTS_Block/clk_wiz_0/inst'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_1/design_1_rst_ps8_0_96M_1_board.xdc] for cell 'design_1_i/reset_block/rst_ps8_0_96M1/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_1/design_1_rst_ps8_0_96M_1_board.xdc] for cell 'design_1_i/reset_block/rst_ps8_0_96M1/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_1/design_1_rst_ps8_0_96M_1.xdc] for cell 'design_1_i/reset_block/rst_ps8_0_96M1/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_1/design_1_rst_ps8_0_96M_1.xdc] for cell 'design_1_i/reset_block/rst_ps8_0_96M1/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_3/design_1_util_ds_buf_0_3_board.xdc] for cell 'design_1_i/MTS_Block/util_ds_buf_1/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_3/design_1_util_ds_buf_0_3_board.xdc] for cell 'design_1_i/MTS_Block/util_ds_buf_1/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M1_0/design_1_rst_ps8_0_96M1_0_board.xdc] for cell 'design_1_i/reset_block/rst_ps8_0_96M2/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M1_0/design_1_rst_ps8_0_96M1_0_board.xdc] for cell 'design_1_i/reset_block/rst_ps8_0_96M2/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M1_0/design_1_rst_ps8_0_96M1_0.xdc] for cell 'design_1_i/reset_block/rst_ps8_0_96M2/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M1_0/design_1_rst_ps8_0_96M1_0.xdc] for cell 'design_1_i/reset_block/rst_ps8_0_96M2/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_packet_detector_11AD_v1_0.srcs/constrs_1/new/constraints.xdc] for cell 'design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_packet_detector_11AD_v1_0.srcs/constrs_1/new/constraints.xdc] for cell 'design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_packet_detector_11AD_v1_0.srcs/constrs_1/new/constraints.xdc] for cell 'design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_packet_detector_11AD_v1_0.srcs/constrs_1/new/constraints.xdc] for cell 'design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_packet_detector_11AD_v1_0.srcs/constrs_1/new/constraints.xdc] for cell 'design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_packet_detector_11AD_v1_0.srcs/constrs_1/new/constraints.xdc] for cell 'design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_packet_detector_11AD_v1_0.srcs/constrs_1/new/constraints.xdc] for cell 'design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/edit_packet_detector_11AD_v1_0.srcs/constrs_1/new/constraints.xdc] for cell 'design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/TX_Block_STA_v1_0/TX_Block_STA_v1_0.srcs/constrs_1/new/constrains.xdc] for cell 'design_1_i/tx_datapath/macro_channel_0/TX_Block_STA_0/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/TX_Block_STA_v1_0/TX_Block_STA_v1_0.srcs/constrs_1/new/constrains.xdc] for cell 'design_1_i/tx_datapath/macro_channel_0/TX_Block_STA_0/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/TX_Block_STA_v1_0/TX_Block_STA_v1_0.srcs/constrs_1/new/constrains.xdc] for cell 'design_1_i/tx_datapath/macro_channel_1/TX_Block_STA_0/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/TX_Block_STA_v1_0/TX_Block_STA_v1_0.srcs/constrs_1/new/constrains.xdc] for cell 'design_1_i/tx_datapath/macro_channel_1/TX_Block_STA_0/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/TX_Block_STA_v1_0/TX_Block_STA_v1_0.srcs/constrs_1/new/constrains.xdc] for cell 'design_1_i/tx_datapath/macro_channel_2/TX_Block_STA_0/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/TX_Block_STA_v1_0/TX_Block_STA_v1_0.srcs/constrs_1/new/constrains.xdc] for cell 'design_1_i/tx_datapath/macro_channel_2/TX_Block_STA_0/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/TX_Block_STA_v1_0/TX_Block_STA_v1_0.srcs/constrs_1/new/constrains.xdc] for cell 'design_1_i/tx_datapath/macro_channel_3/TX_Block_STA_0/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/TX_Block_STA_v1_0/TX_Block_STA_v1_0.srcs/constrs_1/new/constrains.xdc] for cell 'design_1_i/tx_datapath/macro_channel_3/TX_Block_STA_0/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/SIVERS_gpio_1.0/src/constraints.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/SIVERS_gpio_1.0/src/constraints.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/SIVERS_gpio_1.0/src/constraints.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/SIVERS_gpio_1.0/src/constraints.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/SIVERS_gpio_1.0/src/constraints.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/SIVERS_gpio_1.0/src/constraints.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/SIVERS_gpio_1.0/src/constraints.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/SIVERS_gpio_1.0/src/constraints.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_SIVERS_gpio_0_0/src/constraints.xdc] for cell 'design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_SIVERS_gpio_0_0/src/constraints.xdc] for cell 'design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/constrs_1/new/placing_constraints.xdc]
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/constrs_1/new/placing_constraints.xdc]
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/constrs_1/new/timing.xdc]
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc] for cell 'design_1_i/usp_rf_data_converter_0/inst'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc] for cell 'design_1_i/usp_rf_data_converter_0/inst'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_2/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_block_STA_v1_0/RX_block_STA_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_STA_v2_0_3/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_2/i02_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_2/i02_couplers/auto_ds/inst'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc] for cell 'design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc] for cell 'design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_clocks.xdc] for cell 'design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_clocks.xdc] for cell 'design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4_clocks.xdc] for cell 'design_1_i/axi_interconnect_2/m13_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4_clocks.xdc] for cell 'design_1_i/axi_interconnect_2/m13_couplers/auto_ds/inst'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_5/design_1_auto_ds_5_clocks.xdc] for cell 'design_1_i/axi_interconnect_2/m14_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_5/design_1_auto_ds_5_clocks.xdc] for cell 'design_1_i/axi_interconnect_2/m14_couplers/auto_ds/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/i00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/i02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/i02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/i02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/i02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/i02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/i02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m12_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m13_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m13_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m13_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m13_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m13_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m13_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m14_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m14_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m14_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m14_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m14_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_2/m14_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/i_xpm_cdc_single_start_pulse'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/i_xpm_cdc_single_start_pulse'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_xpm_cdc_single_mt_mrk_rst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_xpm_cdc_single_mt_mrk_rst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/MTS_Block/sync_2/inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/MTS_Block/sync_2/inst/xpm_cdc_single_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/control_block/sync_1/inst/xpm_cdc_single_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/tx_datapath/macro_channel_0/soft_reset/sync_1/inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/tx_datapath/macro_channel_0/soft_reset/sync_1/inst/xpm_cdc_single_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/MTS_Block/sync_0/inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/MTS_Block/sync_0/inst/xpm_cdc_single_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/MTS_Block/sync_1/inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/MTS_Block/sync_1/inst/xpm_cdc_single_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/soft_reset/sync_1/inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/SPB_blocks/soft_reset/sync_1/inst/xpm_cdc_single_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/tx_datapath/macro_channel_1/soft_reset/sync_1/inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/tx_datapath/macro_channel_1/soft_reset/sync_1/inst/xpm_cdc_single_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/tx_datapath/macro_channel_3/soft_reset/sync_1/inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/tx_datapath/macro_channel_3/soft_reset/sync_1/inst/xpm_cdc_single_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/tx_datapath/macro_channel_2/soft_reset/sync_1/inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/tx_datapath/macro_channel_2/soft_reset/sync_1/inst/xpm_cdc_single_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/control_block/sync_2/inst/xpm_cdc_single_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc0_clk_valid_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc0_clk_valid_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_supplies_up_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_supplies_up_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_clk_present_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_clk_present_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_pll_lock_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_pll_lock_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_powerup_state_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_powerup_state_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_supplies_up_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_supplies_up_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_clk_present_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_clk_present_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_pll_lock_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_pll_lock_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_powerup_state_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_powerup_state_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_supplies_up_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_supplies_up_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_clk_present_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_clk_present_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_pll_lock_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_pll_lock_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_powerup_state_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_powerup_state_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_supplies_up_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_supplies_up_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_clk_present_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_clk_present_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_pll_lock_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_pll_lock_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_powerup_state_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_powerup_state_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_supplies_up_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_supplies_up_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_clk_present_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_clk_present_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_pll_lock_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_pll_lock_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_powerup_state_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_powerup_state_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_supplies_up_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_supplies_up_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_clk_present_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_clk_present_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_dac0_clk_valid_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_dac0_clk_valid_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_dac1_clk_valid_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_dac1_clk_valid_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc3_clk_valid_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc3_clk_valid_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc00_mrk_cntr_done_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc00_mrk_cntr_done_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc02_mrk_cntr_done_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc02_mrk_cntr_done_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc10_mrk_cntr_done_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc10_mrk_cntr_done_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc12_mrk_cntr_done_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc12_mrk_cntr_done_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc20_mrk_cntr_done_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc20_mrk_cntr_done_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc22_mrk_cntr_done_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc22_mrk_cntr_done_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc30_mrk_cntr_done_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc30_mrk_cntr_done_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc32_mrk_cntr_done_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc32_mrk_cntr_done_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc2_clk_valid_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc2_clk_valid_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc1_clk_valid_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/cdc_adc1_clk_valid_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc0_status_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc0_status_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc1_status_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc1_status_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc2_status_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc2_status_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc3_status_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cdc_adc3_status_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc0_status_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc0_status_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc1_status_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc1_status_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc2_status_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc2_status_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc3_status_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cdc_adc3_status_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc0_status_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc0_status_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc1_status_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc1_status_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc2_status_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc2_status_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc3_status_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc3_status_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc0_status_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc0_status_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc1_status_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc1_status_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc2_status_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc2_status_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc3_status_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cdc_adc3_status_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_done_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_done_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_done_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_done_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_done_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_done_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_done_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_done_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_pll_lock_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_pll_lock_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_powerup_state_i'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_powerup_state_i'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_sysref'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_sysref'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/i_xpm_cdc_sysref'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/i_xpm_cdc_sysref'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_dac/Ixpm_cdc_fifo_en'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_dac/Ixpm_cdc_fifo_en'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_dac/Ixpm_cdc_fifo_src'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_dac/Ixpm_cdc_fifo_src'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac12/sync_bypass'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac12/sync_bypass'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac02/sync_bypass'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac02/sync_bypass'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac13/sync_bypass'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac13/sync_bypass'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac10/sync_bypass'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac10/sync_bypass'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/i_xpm_cdc_sysref_done'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_dac/i_xpm_cdc_sysref_done'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc32/sync_bypass'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc32/sync_bypass'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc30/sync_bypass'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc30/sync_bypass'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc22/sync_bypass'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc22/sync_bypass'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc20/sync_bypass'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc20/sync_bypass'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc12/sync_bypass'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc12/sync_bypass'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc10/sync_bypass'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc10/sync_bypass'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_sysref_done'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_mts_sysref_count_adc/i_xpm_cdc_sysref_done'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac00_data_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac00_data_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac00_fifo_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac00_fifo_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac01_data_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac01_data_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac01_fifo_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac01_fifo_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac02_data_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac02_data_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac02_fifo_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac02_fifo_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac03_data_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac03_data_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac03_fifo_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac03_fifo_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac10_data_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac10_data_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac10_fifo_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac10_fifo_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac11_data_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac11_data_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac11_fifo_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac11_fifo_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac12_data_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac12_data_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac12_fifo_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac12_fifo_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac13_data_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac13_data_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac13_fifo_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac13_fifo_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_vol'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_vol'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_range'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_range'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_data_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_data_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_fifo_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_fifo_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_vol'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_vol'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_range'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_range'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_data_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_data_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_fifo_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_fifo_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_vol'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_vol'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_range'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_range'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_data_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_data_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_fifo_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_fifo_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_vol'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_vol'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_range'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_range'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_data_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_data_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_fifo_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_fifo_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_vol'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_vol'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_range'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_range'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_data_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_data_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_fifo_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_fifo_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_vol'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_vol'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_range'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_range'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_data_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_data_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_fifo_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_fifo_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_vol'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_vol'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_range'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_range'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_data_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_data_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_fifo_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_fifo_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_vol'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_vol'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_range'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_range'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_data_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_data_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_fifo_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_fifo_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_vol'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_vol'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_range'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_range'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_data_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_data_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_fifo_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_fifo_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_vol'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_vol'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_range'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_range'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_data_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_data_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_fifo_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_fifo_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_vol'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_vol'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_range'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_range'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_data_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_data_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_fifo_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_fifo_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_data_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_data_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_fifo_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_fifo_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_vol'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_vol'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_range'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_range'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_data_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_data_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_fifo_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_fifo_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_vol'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_vol'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_range'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_range'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_data_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_data_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_fifo_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_fifo_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_vol'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_vol'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_range'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_range'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_data_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_data_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_fifo_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_fifo_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_vol'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_vol'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_range'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_range'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_data_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_data_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_fifo_irq'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_fifo_irq'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc00/sync_bypass'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc00/sync_bypass'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc02/sync_bypass'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_adc02/sync_bypass'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac01/sync_bypass'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac01/sync_bypass'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac11/sync_bypass'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac11/sync_bypass'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac03/sync_bypass'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac03/sync_bypass'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac00/sync_bypass'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/usp_rf_data_converter_0/inst/i_rf_conv_mt_data_align_dac00/sync_bypass'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 6289.855 ; gain = 0.000 ; free physical = 9973 ; free virtual = 67748
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 716 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 592 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 42 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 80 instances

92 Infos, 22 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:03:57 ; elapsed = 00:02:54 . Memory (MB): peak = 6289.855 ; gain = 3973.980 ; free physical = 9976 ; free virtual = 67751
write_hwdef: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 6289.855 ; gain = 0.000 ; free physical = 9946 ; free virtual = 67722
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 6289.855 ; gain = 0.000 ; free physical = 9982 ; free virtual = 67759

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2034f47af

Time (s): cpu = 00:01:08 ; elapsed = 00:00:17 . Memory (MB): peak = 6289.855 ; gain = 0.000 ; free physical = 9058 ; free virtual = 66834

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 78 inverter(s) to 33135 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1dba20a3b

Time (s): cpu = 00:01:01 ; elapsed = 00:00:29 . Memory (MB): peak = 6289.855 ; gain = 0.000 ; free physical = 9801 ; free virtual = 67578
INFO: [Opt 31-389] Phase Retarget created 4566 cells and removed 4929 cells
INFO: [Opt 31-1021] In phase Retarget, 46 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 151881ffe

Time (s): cpu = 00:01:07 ; elapsed = 00:00:35 . Memory (MB): peak = 6289.855 ; gain = 0.000 ; free physical = 9824 ; free virtual = 67601
INFO: [Opt 31-389] Phase Constant propagation created 2312 cells and removed 5956 cells
INFO: [Opt 31-1021] In phase Constant propagation, 44 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17ff81431

Time (s): cpu = 00:01:23 ; elapsed = 00:00:51 . Memory (MB): peak = 6289.855 ; gain = 0.000 ; free physical = 9813 ; free virtual = 67589
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 5239 cells
INFO: [Opt 31-1021] In phase Sweep, 973 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17ff81431

Time (s): cpu = 00:01:35 ; elapsed = 00:01:03 . Memory (MB): peak = 6289.855 ; gain = 0.000 ; free physical = 9739 ; free virtual = 67515
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a5eb0131

Time (s): cpu = 00:01:40 ; elapsed = 00:01:08 . Memory (MB): peak = 6289.855 ; gain = 0.000 ; free physical = 9793 ; free virtual = 67570
INFO: [Opt 31-389] Phase Shift Register Optimization created 8 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a5eb0131

Time (s): cpu = 00:01:43 ; elapsed = 00:01:11 . Memory (MB): peak = 6289.855 ; gain = 0.000 ; free physical = 9798 ; free virtual = 67574
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 190 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            4566  |            4929  |                                             46  |
|  Constant propagation         |            2312  |            5956  |                                             44  |
|  Sweep                        |               0  |            5239  |                                            973  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               8  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            190  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6289.855 ; gain = 0.000 ; free physical = 9798 ; free virtual = 67575
Ending Logic Optimization Task | Checksum: 193cfe828

Time (s): cpu = 00:02:09 ; elapsed = 00:01:37 . Memory (MB): peak = 6289.855 ; gain = 0.000 ; free physical = 9801 ; free virtual = 67577

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.492 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 16 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 15f6662d2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 9067.242 ; gain = 0.000 ; free physical = 8485 ; free virtual = 66262
Ending Power Optimization Task | Checksum: 15f6662d2

Time (s): cpu = 00:06:33 ; elapsed = 00:02:10 . Memory (MB): peak = 9067.242 ; gain = 2777.387 ; free physical = 8983 ; free virtual = 66760

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15f6662d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9067.242 ; gain = 0.000 ; free physical = 8914 ; free virtual = 66690

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 9067.242 ; gain = 0.000 ; free physical = 8977 ; free virtual = 66753
Ending Netlist Obfuscation Task | Checksum: 1a26c715b

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 9067.242 ; gain = 0.000 ; free physical = 8990 ; free virtual = 66767
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 22 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:10:09 ; elapsed = 00:04:19 . Memory (MB): peak = 9067.242 ; gain = 2777.387 ; free physical = 8943 ; free virtual = 66720
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9067.242 ; gain = 0.000 ; free physical = 8990 ; free virtual = 66766
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.05 . Memory (MB): peak = 9067.242 ; gain = 0.000 ; free physical = 8932 ; free virtual = 66715
INFO: [Common 17-1381] The checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:38 ; elapsed = 00:01:13 . Memory (MB): peak = 9067.242 ; gain = 0.000 ; free physical = 8921 ; free virtual = 66768
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:15 ; elapsed = 00:00:40 . Memory (MB): peak = 9099.258 ; gain = 32.016 ; free physical = 8416 ; free virtual = 66262
WARNING: [Common 17-576] 'fanout_opt' is deprecated. The '-fanout_opt' option is no longer required because Fanout Optimization is enabled by default. Please use -no_fanout_opt to disable Fanout Optimization.
Command: place_design -fanout_opt
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 9099.258 ; gain = 0.000 ; free physical = 8408 ; free virtual = 66254
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14d657c45

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.23 . Memory (MB): peak = 9099.258 ; gain = 0.000 ; free physical = 8407 ; free virtual = 66254
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9099.258 ; gain = 0.000 ; free physical = 8407 ; free virtual = 66253

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 163966f85

Time (s): cpu = 00:01:58 ; elapsed = 00:00:42 . Memory (MB): peak = 9099.258 ; gain = 0.000 ; free physical = 7895 ; free virtual = 65742

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2570954a1

Time (s): cpu = 00:05:52 ; elapsed = 00:02:20 . Memory (MB): peak = 9183.699 ; gain = 84.441 ; free physical = 6850 ; free virtual = 64697

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2570954a1

Time (s): cpu = 00:05:53 ; elapsed = 00:02:21 . Memory (MB): peak = 9183.699 ; gain = 84.441 ; free physical = 6853 ; free virtual = 64700
Phase 1 Placer Initialization | Checksum: 2570954a1

Time (s): cpu = 00:05:57 ; elapsed = 00:02:25 . Memory (MB): peak = 9183.699 ; gain = 84.441 ; free physical = 6799 ; free virtual = 64646

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16b6d5164

Time (s): cpu = 00:12:02 ; elapsed = 00:05:18 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 6691 ; free virtual = 64538

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 35 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/abs_i_reg_n_0_[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/m00_axis_tvalid. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/abs_i_reg_n_0_[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/reset_block/rst_ps8_0_96M1/U0/peripheral_aresetn[0]. Replicated 70 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/abs_i_reg_n_0_[1]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/abs_i_reg_n_0_[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[0,0]. Replicated 29 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]. Replicated 29 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[0,0]. Replicated 29 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0]. Replicated 30 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0]. Replicated 31 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[0,0]. Replicated 30 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0]. Replicated 28 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0]. Replicated 29 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0]. Replicated 31 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b6_RaRb_SR_reg[0][0,0]0. Replicated 25 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[0][0,0]0. Replicated 24 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b6_RaRb_SR_reg[0][0,0]0. Replicated 25 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b6_RaRb_SR_reg[0][0,0]0. Replicated 25 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[0][0,0]0. Replicated 27 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b6_RaRb_SR_reg[0][0,0]0. Replicated 23 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b6_RaRb_SR_reg[0][0,0]0. Replicated 27 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0. Replicated 27 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[0][0,0]0. Replicated 26 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b1_data_TVALID_rr. Replicated 19 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b1_data_TVALID_rr. Replicated 20 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b1_data_TVALID_rr. Replicated 20 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b1_data_TVALID_rr. Replicated 21 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/CORR_Imag/E[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/CORR_Imag/E[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/m00_axis_tvalid. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/m00_axis_tvalid. Replicated 9 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/m00_axis_tvalid. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/CORR_Imag/ic_valid. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/CORR_Imag/ic_valid. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 35 nets. Created 729 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 35 nets or cells. Created 729 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 10490 ; free virtual = 68591
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ENA_I could not be optimized because driver design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram_i_2 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/SPB_blocks/PD_and_BD_block/BD_FLAG/util_vector_logic_5/Res[0] could not be optimized because driver design_1_i/SPB_blocks/PD_and_BD_block/BD_FLAG/util_vector_logic_5/Res[0]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ENA_I could not be optimized because driver design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_SP.ram_i_2 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 50 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n1_reg__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n1_reg__0. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n10. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n1_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n1_reg__0. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n1_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n1_reg. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n10. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n2_reg__0. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10__0. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n2_reg. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n1_reg. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n2_reg__0. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n1_reg__0. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n2_reg. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n2_reg__0. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n2_reg__0. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg__0. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n1_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n2_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n20__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n1_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n20__0. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b7_p_n1_reg__0. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n2_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n2_reg__0. 17 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n10. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n20. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n1_reg__0. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n1_reg. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n20__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n20__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n20. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n10. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n10. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n10__0. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg__0. 17 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n2_reg__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n10__0. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n2_reg__0. 17 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b7_p_n1_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n2_reg. No change.
INFO: [Physopt 32-457] Pass 2. Identified 19 candidate cells for DSP register optimization.
INFO: [Physopt 32-457] Pass 2. Identified 31 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n1_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n1_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n2_reg__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n2_reg__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n1_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n2_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n1_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n2_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n1_reg__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n1_reg__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b7_p_n1_reg__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n2_reg__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n1_reg__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n2_reg__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b7_p_n1_reg__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n20__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n20. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n10__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b7_p_n10. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n2_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n10__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n1_reg__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b7_p_n10__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b7_p_n10__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n2_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n20__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n1_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n1_reg__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b7_p_n1_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n1_reg__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n1_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n1_reg__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n20. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n10. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n20. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n1_reg__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n10__0. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b7_p_n10. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n20. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n10__0. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 19 nets or cells. Created 278 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.62 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 10391 ; free virtual = 68492
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 10508 ; free virtual = 68609

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |          729  |              0  |                    35  |           0  |           1  |  00:00:58  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |          278  |              0  |                    19  |           0  |           1  |  00:00:29  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |         1007  |              0  |                    54  |           0  |           7  |  00:01:29  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 25e9fdd48

Time (s): cpu = 00:26:35 ; elapsed = 00:11:51 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 11058 ; free virtual = 69159
Phase 2.2 Global Placement Core | Checksum: 22bbc21b0

Time (s): cpu = 00:27:22 ; elapsed = 00:12:09 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 10848 ; free virtual = 68949
Phase 2 Global Placement | Checksum: 22bbc21b0

Time (s): cpu = 00:27:23 ; elapsed = 00:12:10 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 10945 ; free virtual = 69047

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d9846e4c

Time (s): cpu = 00:28:06 ; elapsed = 00:12:29 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 8249 ; free virtual = 66351

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22e6ec2d2

Time (s): cpu = 00:32:42 ; elapsed = 00:14:25 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 10003 ; free virtual = 68106

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 293774d7a

Time (s): cpu = 00:32:49 ; elapsed = 00:14:30 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 10045 ; free virtual = 68149

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 217c19a27

Time (s): cpu = 00:32:54 ; elapsed = 00:14:34 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 9878 ; free virtual = 67981

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 26fa28c9a

Time (s): cpu = 00:35:02 ; elapsed = 00:15:14 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 9852 ; free virtual = 67956

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 14f651ec5

Time (s): cpu = 00:36:20 ; elapsed = 00:16:21 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 8760 ; free virtual = 66879

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 14884d1ab

Time (s): cpu = 00:36:27 ; elapsed = 00:16:25 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 8616 ; free virtual = 66736

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 1bfc2503f

Time (s): cpu = 00:37:24 ; elapsed = 00:17:15 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 8016 ; free virtual = 66145

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 15c47a98a

Time (s): cpu = 00:38:26 ; elapsed = 00:17:36 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 8988 ; free virtual = 67117

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 1f2d7ffb3

Time (s): cpu = 00:38:53 ; elapsed = 00:18:01 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 7956 ; free virtual = 66085

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 243cbaa17

Time (s): cpu = 00:38:57 ; elapsed = 00:18:05 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 7842 ; free virtual = 65971

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 22dac7291

Time (s): cpu = 00:42:16 ; elapsed = 00:19:05 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 8920 ; free virtual = 67082
Phase 3 Detail Placement | Checksum: 22dac7291

Time (s): cpu = 00:42:19 ; elapsed = 00:19:09 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 8934 ; free virtual = 67087

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18d089030

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net design_1_i/reset_block/rst_ps8_0_96M/U0/peripheral_aresetn[0], inserted BUFG to drive 5011 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/reset_block/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1], inserted BUFG to drive 4864 loads.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1], inserted BUFG to drive 4864 loads.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0], inserted BUFG to drive 4864 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/SM_load_acc_rrrrr_reg_bufg_rep
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[0,0], inserted BUFG to drive 4864 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/SM_load_acc_rrrrr_reg_bufg_rep
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1], inserted BUFG to drive 4864 loads.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0], inserted BUFG to drive 4864 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/SM_load_acc_rrrrr_reg_bufg_rep
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1], inserted BUFG to drive 4864 loads.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0], inserted BUFG to drive 4864 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrrr_reg_bufg_rep
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1], inserted BUFG to drive 4864 loads.
INFO: [Place 46-34] Processed net design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1], inserted BUFG to drive 4864 loads.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[0,0], inserted BUFG to drive 4864 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/SM_load_acc_rrrrr_reg_bufg_rep
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[0,0], inserted BUFG to drive 4864 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/SM_load_acc_rrrrr_reg_bufg_rep
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1], inserted BUFG to drive 4864 loads.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1], inserted BUFG to drive 4864 loads.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b7_RaRb_ACC[127,1], inserted BUFG to drive 4864 loads.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1], inserted BUFG to drive 4864 loads.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1], inserted BUFG to drive 4864 loads.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1], inserted BUFG to drive 4864 loads.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[0,0], inserted BUFG to drive 4864 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_acc_rrrrr_reg_bufg_rep
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b7_RaRb_ACC[127,1], inserted BUFG to drive 4864 loads.
INFO: [Place 46-34] Processed net design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b7_RaRb_ACC[127,1], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b7_RaRb_ACC[127,1], inserted BUFG to drive 4864 loads.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0, inserted BUFG to drive 4096 loads.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0, inserted BUFG to drive 4096 loads.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0, inserted BUFG to drive 4096 loads.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0, inserted BUFG to drive 4096 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/SM_load_sum_rrrr_reg_bufg_rep
INFO: [Place 46-34] Processed net design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_n_0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0, inserted BUFG to drive 4096 loads.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b6_RaRb_SR_reg[0][0,0]0, inserted BUFG to drive 4096 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/SM_load_sum_rrrr_reg_bufg_rep
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0, inserted BUFG to drive 4096 loads.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0, inserted BUFG to drive 4096 loads.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b6_RaRb_SR_reg[0][0,0]0, inserted BUFG to drive 4096 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/SM_load_sum_rrrr_reg_bufg_rep
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b6_RaRb_SR_reg[0][0,0]0, inserted BUFG to drive 4096 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/SM_load_sum_rrrr_reg_bufg_rep
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_n_0, inserted BUFG to drive 4096 loads.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0, inserted BUFG to drive 4096 loads.
INFO: [Place 46-34] Processed net design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-33] Processed net design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b6_RaRb_SR_reg[0][0,0]0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0, inserted BUFG to drive 4096 loads.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0, inserted BUFG to drive 4096 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/SM_load_sum_rrrr_reg_bufg_rep
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b6_RaRb_SR_reg[0][0,0]0, inserted BUFG to drive 4096 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/SM_load_sum_rrrr_reg_bufg_rep
INFO: [Place 46-34] Processed net design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_ABS_IN[0,0][18]_i_1_n_0, inserted BUFG to drive 4096 loads.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_ABS_IN[0,0][18]_i_1__1_n_0, inserted BUFG to drive 4096 loads.
INFO: [Place 46-35] Processed net design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_ABS_IN[0,0][18]_i_1__0_n_0, inserted BUFG to drive 4096 loads.
INFO: [Place 46-33] Processed net design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/CORR_Imag/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/CORR_Imag/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/reset_block/rst_ps8_0_96M1/U0/peripheral_aresetn[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/CORR_Imag/ic_valid, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/CORR_Imag/ic_valid, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 52 candidate nets. Inserted BUFG: 40, Replicated BUFG Driver: 14, Skipped due to Placement/Routing Conflicts: 7, Skipped due to Timing Degradation: 5, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fd107e0a

Time (s): cpu = 00:52:16 ; elapsed = 00:24:05 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 18581 ; free virtual = 76739
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.505. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 21bef6a81

Time (s): cpu = 00:54:30 ; elapsed = 00:26:16 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 18579 ; free virtual = 76737
Phase 4.1 Post Commit Optimization | Checksum: 21bef6a81

Time (s): cpu = 00:54:34 ; elapsed = 00:26:20 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 18564 ; free virtual = 76722

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21bef6a81

Time (s): cpu = 00:54:39 ; elapsed = 00:26:24 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 18585 ; free virtual = 76743
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 18577 ; free virtual = 76735

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 27dbe67c9

Time (s): cpu = 00:55:01 ; elapsed = 00:26:46 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 18607 ; free virtual = 76765

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 18607 ; free virtual = 76765
Phase 4.4 Final Placement Cleanup | Checksum: 2586317be

Time (s): cpu = 00:55:04 ; elapsed = 00:26:49 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 18607 ; free virtual = 76764
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2586317be

Time (s): cpu = 00:55:07 ; elapsed = 00:26:52 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 18606 ; free virtual = 76764
Ending Placer Task | Checksum: 197fd9acc

Time (s): cpu = 00:55:07 ; elapsed = 00:26:52 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 18606 ; free virtual = 76764
INFO: [Common 17-83] Releasing license: Implementation
363 Infos, 23 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:55:31 ; elapsed = 00:27:10 . Memory (MB): peak = 9263.738 ; gain = 164.480 ; free physical = 19154 ; free virtual = 77312
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 19155 ; free virtual = 77313
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:03 ; elapsed = 00:00:19 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 18213 ; free virtual = 77186
INFO: [Common 17-1381] The checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:09 ; elapsed = 00:01:23 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 17890 ; free virtual = 76210
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.55 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 17903 ; free virtual = 76224
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:02:42 ; elapsed = 00:01:30 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 15656 ; free virtual = 73976
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 15587 ; free virtual = 73909
report_control_sets: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 15587 ; free virtual = 73909
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 15022 ; free virtual = 73345

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.516 | TNS=-94.396 |
Phase 1 Physical Synthesis Initialization | Checksum: 20cca3cab

Time (s): cpu = 00:01:45 ; elapsed = 00:00:58 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14065 ; free virtual = 72388

Phase 2 Slr Crossing Optimization
Phase 2 Slr Crossing Optimization | Checksum: 20cca3cab

Time (s): cpu = 00:01:50 ; elapsed = 00:01:03 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14046 ; free virtual = 72369
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.516 | TNS=-94.396 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/soft_reset/util_vector_logic_0/Res[0]. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.516 | TNS=-94.396 |
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14047 ; free virtual = 72369
Phase 3 Fanout Optimization | Checksum: 17e57a92b

Time (s): cpu = 00:02:19 ; elapsed = 00:01:11 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14047 ; free virtual = 72369

Phase 4 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[0].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[2]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[2].  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_117_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_117
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_20_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_20
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_66_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_66
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[1].  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_19_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_19
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_29_n_0.  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_29
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_47_n_0.  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_47
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_65_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_65
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_83_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_83
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_30_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_30
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_48_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_48
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_84_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_84
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_15_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_15
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_25_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_25
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_43_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_43
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_61_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_61
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_79_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_79
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[9].  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[9]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[8].  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[8]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[5].  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_111_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_111
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_116_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_116
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_13_n_0.  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_13
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_23_n_0.  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_23
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_41_n_0.  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_41
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_59_n_0.  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_59
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_77_n_0.  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_77
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_118_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_118
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[2].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[4]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_114_n_0.  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_114
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[7].  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_108_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_108
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg_n_0_[1].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_110_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_110
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_1.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count[31]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[10].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[10]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[11].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[11]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[21].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[21]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[22].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[22]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[23].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[23]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_5_n_0.  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_5
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[3].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[5]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[3].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[3]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[25].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[25]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[26].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[26]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[27].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[27]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_115_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_115
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_96_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_96
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[9].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_106_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_106
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[1].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[3]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[4].  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[6]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[10].  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[12]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_105_n_0.  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_105
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_112_n_0.  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_112
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[11].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_104_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_104
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_14_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_14
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_24_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_24
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_42_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_42
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_60_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_60
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_78_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_78
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_18_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_18
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_28_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_28
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_46_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_46
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_64_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_64
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_82_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_82
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_113_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_113
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_94_n_0.  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_94
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[15].  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[17]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_91_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_91
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[6].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_109_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_109
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter.  Re-placed instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/RESIZE[0].  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_117_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_117
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_19_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_19
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_29_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_29
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_47_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_47
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_65_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_65
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_83_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_83
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[7].  Re-placed instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[7]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[9].  Re-placed instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[9]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[3].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[3]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[10].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_12_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_12
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[6].  Re-placed instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[6]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[8].  Re-placed instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[8]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[5].  Re-placed instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_3_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_107_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_107
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_16_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_16
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_26_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_26
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_44_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_44
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_62_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_62
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_80_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_80
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[5].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[5]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[21].  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[23]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg_n_0_[1].  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_87_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_87
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[13].  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_17_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_17
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_27_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_27
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_45_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_45
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_63_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_63
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_81_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_81
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[12].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[12]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[14].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_2_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_2
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_15_n_0.  Re-placed instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_15
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_25_n_0.  Re-placed instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_25
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_43_n_0.  Re-placed instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_43
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_61_n_0.  Re-placed instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_61
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_79_n_0.  Re-placed instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_79
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_9
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[12].  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_20_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_20
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_30_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_30
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_48_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_48
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_66_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_66
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_84_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_84
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_8_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_8
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_102_n_0.  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_102
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_103_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_103
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[8].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_6_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_6
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[17].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[19]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_89_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_89
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[18].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[20]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_88_n_0.  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_88
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/RESIZE[1].  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[1].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_115_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_115
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_4_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_116_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_116
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[2].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_95_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_95
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[6].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_7_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_7
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/RESIZE[11].  Re-placed instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_9
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_104_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_104
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[7].  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[7]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[4].  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[14].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[16]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_92_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_92
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[6].  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[6]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[0].  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[3].  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[3]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[10].  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[10]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[8].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_11_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_11
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_118_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_118
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[22].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[24]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[1].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_74_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_74
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[28].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[28]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[6].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[6]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[9].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_4_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_4
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[0].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[31].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[31]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[10].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[10]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[13].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_13_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_13
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[19].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[21]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/RESIZE[6].  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_109_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_109
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/RESIZE[7].  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[9]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[18].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[18]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_108_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_108
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[29].  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[31]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[11].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_67_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_67
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[9].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_90_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_90
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[24].  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[26]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_72_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_72
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[27].  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_15_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_15
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_69_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_69
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[10].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[10]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[9].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_1_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_106_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_106
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[4].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[4]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[13].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[13]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_85_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_85
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[16].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[18]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_16_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_16
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_4_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_97_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_97
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_112_n_0.  Re-placed instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_112
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_14_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_14
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_24_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_24
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_42_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_42
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_60_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_60
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_78_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_78
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/RESIZE[13].  Re-placed instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/RESIZE[3].  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_111_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_111
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_17_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_17
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_27_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_27
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_45_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_45
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_63_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_63
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_81_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_81
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_96_n_0.  Re-placed instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_96
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/RESIZE[18].  Re-placed instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[20]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_88_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_88
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/RESIZE[8].  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[9].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_107_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_107
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_110_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_110
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_13_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_13
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_23_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_23
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_41_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_41
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_59_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_59
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_77_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_77
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/RESIZE[5].  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_113_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_113
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_18_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_18
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_28_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_28
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_46_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_46
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_64_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_64
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_82_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_82
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[20].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[22]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[23].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[25]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_10_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_10
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_73_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_73
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_16_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_16
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_26_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_26
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_44_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_44
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_62_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_62
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_80_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_80
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[35].  Re-placed instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[37]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_53_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_53
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_14_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_14
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[0].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/RESIZE[2].  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/RESIZE[4].  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[6]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[21].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[21]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_114_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_114
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[11].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/RESIZE[14].  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[16]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[7].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_5_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_92_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_92
INFO: [Physopt 32-661] Optimized 82 nets.  Re-placed 82 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 82 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 82 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.389 | TNS=-84.975 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14042 ; free virtual = 72365
Phase 4 Placement Based Optimization | Checksum: 14999a5de

Time (s): cpu = 00:04:35 ; elapsed = 00:01:51 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14041 ; free virtual = 72364

Phase 5 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[23].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[23]/Q
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[3].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[3]/Q
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[26].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[26]/Q
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count[26].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count[26]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[25].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[25]/Q
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count[25].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count[25]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[27].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[27]/Q
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count[27].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count[27]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[3].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[3]/Q
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[0].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[2]/Q
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[11].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[11]/Q
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[21].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[21]/Q
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[22].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[22]/Q
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count[3].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count[3]_i_1/O
INFO: [Physopt 32-661] Optimized 5 nets.  Re-placed 10 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 10 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.389 | TNS=-82.374 |
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14041 ; free virtual = 72364
Phase 5 MultiInst Placement Optimization | Checksum: ecf72ac2

Time (s): cpu = 00:04:55 ; elapsed = 00:01:59 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14041 ; free virtual = 72364

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14040 ; free virtual = 72363
Phase 6 Rewire | Checksum: ecf72ac2

Time (s): cpu = 00:04:57 ; elapsed = 00:02:01 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14041 ; free virtual = 72364

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[5]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[6]. Replicated 1 times.
INFO: [Physopt 32-571] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[1] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[2] was not replicated.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[12]. Replicated 1 times.
INFO: [Physopt 32-571] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[4] was not replicated.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[24]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[18]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[7]. Replicated 1 times.
INFO: [Physopt 32-571] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[0] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[20] was not replicated.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[16]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[16]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[3]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[8] was not replicated.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[13]. Replicated 1 times.
INFO: [Physopt 32-571] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[7] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[9] was not replicated.
INFO: [Physopt 32-232] Optimized 19 nets. Created 19 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 19 nets or cells. Created 19 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.382 | TNS=-81.835 |
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.42 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14043 ; free virtual = 72365
Phase 7 Critical Cell Optimization | Checksum: faeb8415

Time (s): cpu = 00:05:49 ; elapsed = 00:02:30 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14043 ; free virtual = 72366

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp[47]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/rtn_count[0]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14042 ; free virtual = 72365
Phase 8 Fanout Optimization | Checksum: 10d03fe81

Time (s): cpu = 00:06:00 ; elapsed = 00:02:37 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14042 ; free virtual = 72365

Phase 9 Placement Based Optimization
INFO: [Physopt 32-660] Identified 178 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_1.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count[31]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[3].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[3]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[23].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[23]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_9
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[1].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[5]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[5]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[2].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_3_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_4_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_4
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[6].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_12_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_12
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_2_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[4].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_8_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_8
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_6_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_6
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[6]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[6]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_4_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_5_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_5
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_7_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_7
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[22].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[22]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_9
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[0].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[20].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[20]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_11_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_11
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry_i_11_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry_i_11
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_5_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_5
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[12].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_1_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_13_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_13
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[14].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry_i_9
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[8].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_6_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_6
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[3]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[3]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_16_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_16
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_15_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_15
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[7].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[3]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[3]_replica
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_7_n_0.  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_7
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_9
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[12]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[12]_replica
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[11].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[11]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[20].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[20]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_3__1_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_3__1
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[22].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[22]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[9].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[9]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[18].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[18]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[10].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[10]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[9].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_4_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[9].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[9]
INFO: [Physopt 32-663] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[23].  Re-placed instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[23]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[1].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_4__1_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_4__1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[1].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[2].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[6].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[2].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[5]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[5]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[13]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[13]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_10_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_10
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_14_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_14
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_10_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_10
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[4].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_5__1_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_5__1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[4].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_2__1_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_2__1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[17].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[17]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_3_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_1_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_5_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_5
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_1__1_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_1__1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_2__1_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_2__1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry_i_3_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry_i_3
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[21].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[21]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[10].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry_i_10_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry_i_10
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[10].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_3__1_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_3__1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_8_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_8
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[11]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[11]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[0].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[13]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[13]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[11]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[11]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[13]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[13]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_8_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_8
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[16].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[16]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[18].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[18]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[7].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_7_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_7
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry_i_1_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[0].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[16].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[16]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[15].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[15]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[8].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_6_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_6
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[7]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[7]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[7].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_2_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[12]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[12]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry_i_12_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry_i_12
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_6__1_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_6__1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_1__0_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_2_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry_i_2_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry_i_2
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry_i_13_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry_i_13
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/FSM_sequential_state[1]_i_2_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/FSM_sequential_state[1]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[16]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[16]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_11_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_11
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[0]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[2]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_117_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_117
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_20_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_20
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_66_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_66
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[3].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[10].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[1].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[2].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[8].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[9].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[18]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[18]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[0].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[6].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[7].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[4].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_19_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_19
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_65_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_65
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry_i_14_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry_i_14
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_30_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_30
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_48_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_48
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_84_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_84
INFO: [Physopt 32-661] Optimized 60 nets.  Re-placed 60 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 60 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 60 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.234 | TNS=-78.304 |
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14042 ; free virtual = 72365
Phase 9 Placement Based Optimization | Checksum: 13af68a09

Time (s): cpu = 00:07:50 ; elapsed = 00:03:11 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14041 ; free virtual = 72364

Phase 10 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[0]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[2]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg_n_0_[1].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[1]/Q
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 15 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 15 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.234 | TNS=-76.096 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14041 ; free virtual = 72364
Phase 10 MultiInst Placement Optimization | Checksum: 1a325ea44

Time (s): cpu = 00:08:24 ; elapsed = 00:03:25 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14041 ; free virtual = 72364

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-242] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/state1. Rewired (signal push) design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/state23_in to 2 loads. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14031 ; free virtual = 72354
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.234 | TNS=-75.392 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14031 ; free virtual = 72354
Phase 11 Rewire | Checksum: 119829f9b

Time (s): cpu = 00:08:30 ; elapsed = 00:03:29 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14031 ; free virtual = 72354

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[1] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[2] was not replicated.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[6]. Replicated 1 times.
INFO: [Physopt 32-571] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[0] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[7] was not replicated.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[9] was not replicated.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[20]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[19]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[11]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 4 nets. Created 4 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.234 | TNS=-75.142 |
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14031 ; free virtual = 72354
Phase 12 Critical Cell Optimization | Checksum: 84d41574

Time (s): cpu = 00:08:52 ; elapsed = 00:03:43 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14031 ; free virtual = 72354

Phase 13 Slr Crossing Optimization
Phase 13 Slr Crossing Optimization | Checksum: 84d41574

Time (s): cpu = 00:08:53 ; elapsed = 00:03:44 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14031 ; free virtual = 72354

Phase 14 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 7 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/inc_count[0]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp[47]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b9_max_temp[47]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp[47]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/abs_i_reg[0]_rep__0_n_0. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 6 nets. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.139 | TNS=-74.863 |
Netlist sorting complete. Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.56 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14030 ; free virtual = 72353
Phase 14 Fanout Optimization | Checksum: 1ae5d277b

Time (s): cpu = 00:09:10 ; elapsed = 00:03:54 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14031 ; free virtual = 72354

Phase 15 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_1.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count[31]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[3].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_9
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_1_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count[31]_i_1_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[16].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[16]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[18].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[18]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[7].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[1].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[5]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[5]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[2].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_22_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_22
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_5_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_5_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_5_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_5_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[61].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[61]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_10_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_10_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_10_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_10_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_3_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_4_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_2_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[4].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_8_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_8
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_25_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_25
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_6_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_6
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_21_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_21
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[60].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[60]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[0]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[2]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[6]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[6]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_117_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_117
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_20_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_20
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_66_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_66
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[5].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_4_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[3]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[3]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/b1_INC_PULSE.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/b1_INC_PULSE_i_1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_12_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_12
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[5].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[57].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[57]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_5_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_5
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_27_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_27
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_7_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_7
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[53].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[53]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_19_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_19
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_65_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_65
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_24_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_24
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_1__0_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_30_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_30
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_48_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_48
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_84_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_84
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state[1].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/FSM_sequential_state_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/RESIZE[0].  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_117_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_117
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_19_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_19
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_29_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_29
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_47_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_47
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_65_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_65
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_83_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_83
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[1].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_1_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[6].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[0].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[2].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_3__1_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_3__1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_15_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_15
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_25_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_25
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_43_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_43
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_61_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_61
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_79_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_79
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg_n_0_[1].  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_3_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_3_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_3_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_3_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_23_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_23
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_5_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_5
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_8_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_8_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_8_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_8_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[8].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[56].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[56]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_4__1_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_4__1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_20_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_20
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_30_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_30
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_48_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_48
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_66_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_66
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_84_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_84
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_23_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_23
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[8].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_6_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_6
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_3__2_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_3__2
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[63]_i_10_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[63]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[7].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count[0]_i_11_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count[0]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_9
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_9
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_116_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_116
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[63]_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[63]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[12]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[12]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[13]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[13]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[9].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/RESIZE[1].  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_115_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_115
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_15_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_15
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_25_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_25
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_43_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_43
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_61_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_61
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_79_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_79
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_4_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_4_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_4_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_4_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[52].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[52]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[1].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_11_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_11
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_116_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_116
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[9].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[6].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_118_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_118
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_22_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_22
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry_i_11_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry_i_11
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[10].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[2].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_29_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_29
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_47_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_47
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_83_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_83
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_26_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_26
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_7_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_7
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[4].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[5]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[5]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[13]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[13]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[49].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[49]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[47]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_13_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_13
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_13_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_13
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_23_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_23
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_41_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_41
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_59_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_59
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_77_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_77
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_5_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[45].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[45]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry_i_9
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[7].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg_n_0_[1].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_108_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_108
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_16_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_16
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_26_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_26
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[9].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_15_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_15
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_118_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_118
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_20_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_20
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/FSM_sequential_state[1]_i_2_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/FSM_sequential_state[1]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[14].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[8].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[10].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[10].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count[0]_i_10_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count[0]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_5__1_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_5__1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_27_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_27
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/RESIZE[6].  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_109_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_109
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_7_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_7_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_7_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_7_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[11]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[11]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/RESIZE[7].  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_108_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_108
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_25_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_25
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_6_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_6_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_6_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_6_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_17_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_17
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[0].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count[0]_i_8_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count[0]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_4_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_4
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_23_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_23
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_4__2_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_4__2
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[3].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_115_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_115
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[48].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[48]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[2].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[14].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_111_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_111
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_19_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_19
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[9].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[4].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[9].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_10_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_10
INFO: [Physopt 32-661] Optimized 53 nets.  Re-placed 53 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 53 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 53 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.130 | TNS=-72.865 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14031 ; free virtual = 72354
Phase 15 Placement Based Optimization | Checksum: 1aea5e71c

Time (s): cpu = 00:11:26 ; elapsed = 00:04:33 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14030 ; free virtual = 72354

Phase 16 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[0]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[2]_replica/Q
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_1.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count[31]_i_1/O
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 6 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 6 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.121 | TNS=-72.384 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14030 ; free virtual = 72354
Phase 16 MultiInst Placement Optimization | Checksum: 1e86ced81

Time (s): cpu = 00:11:42 ; elapsed = 00:04:40 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14030 ; free virtual = 72353

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14030 ; free virtual = 72353
Phase 17 Rewire | Checksum: 1e86ced81

Time (s): cpu = 00:11:44 ; elapsed = 00:04:42 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14029 ; free virtual = 72353

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[3]. Replicated 1 times.
INFO: [Physopt 32-571] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[8] was not replicated.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[19] was not replicated.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[20]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/FSM_sequential_state[1]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[8]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[9]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/RESIZE[0]. Replicated 1 times.
INFO: [Physopt 32-571] Net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[17] was not replicated.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-571] Net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/p_0_in__0[2] was not replicated.
INFO: [Physopt 32-571] Net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/p_0_in__0[0] was not replicated.
INFO: [Physopt 32-232] Optimized 9 nets. Created 9 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.121 | TNS=-72.315 |
Netlist sorting complete. Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.41 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14029 ; free virtual = 72352
Phase 18 Critical Cell Optimization | Checksum: 1245ad792

Time (s): cpu = 00:12:22 ; elapsed = 00:05:02 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14028 ; free virtual = 72352

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 1245ad792

Time (s): cpu = 00:12:23 ; elapsed = 00:05:03 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14029 ; free virtual = 72353

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 1245ad792

Time (s): cpu = 00:12:24 ; elapsed = 00:05:04 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14030 ; free virtual = 72353

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 1245ad792

Time (s): cpu = 00:12:25 ; elapsed = 00:05:05 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14030 ; free virtual = 72353

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 1245ad792

Time (s): cpu = 00:12:26 ; elapsed = 00:05:07 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14030 ; free virtual = 72353

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 1245ad792

Time (s): cpu = 00:12:27 ; elapsed = 00:05:08 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14029 ; free virtual = 72353

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 1245ad792

Time (s): cpu = 00:12:28 ; elapsed = 00:05:09 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14030 ; free virtual = 72353

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 1245ad792

Time (s): cpu = 00:12:29 ; elapsed = 00:05:10 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14029 ; free virtual = 72353

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 1245ad792

Time (s): cpu = 00:12:30 ; elapsed = 00:05:11 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14029 ; free virtual = 72353

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 41 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 12 nets.  Swapped 457 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 457 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.080 | TNS=-71.347 |
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14135 ; free virtual = 72458
Phase 27 Critical Pin Optimization | Checksum: 1245ad792

Time (s): cpu = 00:12:37 ; elapsed = 00:05:20 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14132 ; free virtual = 72456

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 44 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/soft_reset/util_vector_logic_0/Res[0]. Replicated 16 times.
INFO: [Physopt 32-81] Processed net design_1_i/reset_block/rst_ps8_0_96M1/U0/peripheral_aresetn[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/b1_data_TVALID_rrr. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/b1_data_TVALID_rrr. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/b1_data_TVALID_rrr. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutBD/b1_data_TVALID_rrr. Replicated 3 times.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/abs_i_reg_n_0_[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/abs_i_reg_n_0_[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/abs_i_reg_n_0_[2]. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/abs_i_reg_n_0_[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/abs_i_reg_n_0_[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/abs_i_reg_n_0_[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/abs_i_reg_n_0_[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/abs_i_reg_n_0_[2]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/i_data_TVALID was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/i_data_TVALID was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/i_data_TVALID was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/i_data_TVALID was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_ABS_IN[0,1][18]_i_1_n_0. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 13 nets. Created 46 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 46 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.080 | TNS=-71.347 |
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14095 ; free virtual = 72418
Phase 28 Very High Fanout Optimization | Checksum: 193407235

Time (s): cpu = 00:15:12 ; elapsed = 00:06:22 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14094 ; free virtual = 72417

Phase 29 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_25_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_25
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_5_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_5_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_5_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_5_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[61].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[61]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[63].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[63]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[62].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[62]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_10_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_10_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_10_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_10_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_23_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_23
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_24_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_24
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_22_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_22
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[60].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[60]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[59].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[59]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_21_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_21
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[57].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[57]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[53].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[53]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[55]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count[0]_i_11_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count[0]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[5]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[5]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_1_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[3]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[3]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_27_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_27
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_26_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_26
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_20_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_20
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[58].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[58]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_3__1_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_3__1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_26_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_26
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_27_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_27
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_25_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_25
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[54].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[54]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_17_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_17
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_5_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_5
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_3_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_3_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_3_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_3_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[1].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_23_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_23
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_4__1_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_4__1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_8_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_8_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_8_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_8_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[56].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[56]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[2].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_19_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_19
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count[0]_i_10_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count[0]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_3__2_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_3__2
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_22_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_22
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_1.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count[31]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[63]_i_10_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[63]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count[0]_i_10_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count[0]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/RESIZE[0]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_max_temp_reg[2]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_117_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_117
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_20_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_20
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_66_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_66
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[63]_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[63]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count[0]_i_11_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count[0]_i_11
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_4_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_4_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_4_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_4_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[52].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[52]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[10].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count[0]_i_8_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count[0]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[51].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[51]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[3].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[5].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_14_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_14
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_22_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_22
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_26_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_26
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[49].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[49]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_19_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_19
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_65_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_65
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/RESIZE[0]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[2]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_9
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_117_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_117
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_19_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_19
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_29_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_29
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_47_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_47
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_65_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_65
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_83_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_83
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_27_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_27
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[45].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[45]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg_n_0_[1].  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count[0]_i_8_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count[0]_i_8
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[6]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[6]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_24_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_24
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_30_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_30
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_48_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_48
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_84_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_84
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_25_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_25
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[4].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count[0]_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count[0]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_5__1_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_5__1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[50].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[50]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[7].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state1_carry_i_7_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state1_carry_i_7
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state1_carry_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state1_carry_i_9
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_23_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_23
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[3]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[3]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_12_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state0_carry__0_i_12
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_23_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_23
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[0].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[1].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[5].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state1_carry_i_10_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state1_carry_i_10
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_15_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_15
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_25_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_25
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_43_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_43
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_61_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_61
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_79_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_79
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count[0]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[11]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[11]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[5]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[5]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count[0]_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count[0]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[9]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[9]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_4__2_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_4__2
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_7_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_7_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_7_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_7_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[46].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[46]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/FSM_sequential_state[1]_i_2_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/FSM_sequential_state[1]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[2].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state[1].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/FSM_sequential_state_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b9_counter.  Did not re-place instance design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b9_counter[10]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/RESIZE[0].  Did not re-place instance design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b9_max_temp_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b9_counter[10]_i_116_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b9_counter[10]_i_116
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b9_counter[10]_i_48_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b9_counter[10]_i_48
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_20_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_20
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_30_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_30
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_48_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_48
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_66_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_66
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_84_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_84
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_6_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_6_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_6_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_6_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_6
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_24_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[39]_i_24
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b9_counter[10]_i_115_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b9_counter[10]_i_115
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/RESIZE[1].  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_max_temp_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_115_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_115
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b9_counter.  Did not re-place instance design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b9_counter[10]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b9_counter[10]_i_117_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b9_counter[10]_i_117
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b9_counter[10]_i_43_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b9_counter[10]_i_43
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b9_counter[10]_i_61_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b9_counter[10]_i_61
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b9_counter[10]_i_79_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b9_counter[10]_i_79
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[48].  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[48]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[22].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[22]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[14].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[14]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[12]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count_reg[12]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[2].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[1].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count[0]_i_3_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count[0]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[31].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[31]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_24_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[47]_i_24
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[18].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[18]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[2].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/T_INIT_count_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/b1_INC_PULSE.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/b1_INC_PULSE_i_1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/b1_INC_PULSE_i_2_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/b1_INC_PULSE_i_2
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state1_carry__0_i_7_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/state1_carry__0_i_7
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/b1_INC_PULSE_reg_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/b1_INC_PULSE_reg
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[29].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[29]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_2__1_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_2__1
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b9_counter[10]_i_117_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b9_counter[10]_i_117
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_18_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_18
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_15_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_15
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_25_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_25
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_43_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_43
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_61_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_61
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_79_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_79
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count[0]_i_10_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count[0]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_3_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry__0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_4_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/i__carry_i_4
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[10]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[10]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_116_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b9_counter[10]_i_116
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count[0]_i_9_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/M_count[0]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[13]_repN.  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[13]_replica
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b9_counter[10]_i_114_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b9_counter[10]_i_114
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_116_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b9_counter[10]_i_116
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg_n_0_[5].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/L_count_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[7].  Did not re-place instance design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/N_count_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_17_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[31]_i_17
INFO: [Physopt 32-662] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_3_n_0.  Did not re-place instance design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_3
INFO: [Physopt 32-661] Optimized 56 nets.  Re-placed 56 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 56 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 56 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.080 | TNS=-71.241 |
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14091 ; free virtual = 72415
Phase 29 Placement Based Optimization | Checksum: 9e76fe4c

Time (s): cpu = 00:17:20 ; elapsed = 00:06:56 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14089 ; free virtual = 72413

Phase 30 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 30 MultiInst Placement Optimization | Checksum: 9e76fe4c

Time (s): cpu = 00:17:23 ; elapsed = 00:06:59 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14090 ; free virtual = 72414

Phase 31 Slr Crossing Optimization
Phase 31 Slr Crossing Optimization | Checksum: 9e76fe4c

Time (s): cpu = 00:17:24 ; elapsed = 00:07:00 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14090 ; free virtual = 72414

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.080 | TNS=-71.241 |
INFO: [Physopt 32-702] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[61]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n30[61]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[55]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__1[53]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[47]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[39]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[31]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3_reg[23]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[61]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n30[61]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[55]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__1[53]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n3[23]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.080 | TNS=-71.241 |
Phase 32 Critical Path Optimization | Checksum: a17e1a1a

Time (s): cpu = 00:17:59 ; elapsed = 00:07:08 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14090 ; free virtual = 72414

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: a17e1a1a

Time (s): cpu = 00:18:13 ; elapsed = 00:07:22 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14091 ; free virtual = 72415
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14107 ; free virtual = 72431
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14103 ; free virtual = 72427
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.080 | TNS=-71.241 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.095  |          0.279  |           14  |              0  |                     7  |           0  |           3  |  00:00:22  |
|  Placement Based       |          0.284  |         15.055  |            0  |              0  |                   251  |           0  |           4  |  00:02:23  |
|  MultiInst Placement   |          0.010  |          5.290  |            0  |              0  |                    10  |           0  |           4  |  00:00:29  |
|  Rewire                |          0.000  |          1.408  |            1  |              0  |                     1  |           0  |           3  |  00:00:05  |
|  Critical Cell         |          0.007  |          0.859  |           32  |              0  |                    32  |           0  |           3  |  00:00:59  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:01  |
|  Critical Pin          |          0.041  |          0.968  |            0  |              0  |                    12  |           0  |           1  |  00:00:08  |
|  Very High Fanout      |          0.000  |          0.000  |           46  |              0  |                    13  |           0  |           1  |  00:00:59  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:13  |
|  Critical Path         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:08  |
|  Total                 |          0.437  |         23.859  |           93  |              0  |                   326  |           0  |          32  |  00:05:46  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14078 ; free virtual = 72402
Ending Physical Synthesis Task | Checksum: 2de4f2a9c

Time (s): cpu = 00:20:00 ; elapsed = 00:08:23 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14079 ; free virtual = 72403
INFO: [Common 17-83] Releasing license: Implementation
1376 Infos, 23 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:24:12 ; elapsed = 00:09:26 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14469 ; free virtual = 72793
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14469 ; free virtual = 72793
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:02 ; elapsed = 00:00:19 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 13507 ; free virtual = 72590
INFO: [Common 17-1381] The checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:06 ; elapsed = 00:01:22 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14246 ; free virtual = 72728
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f10aa2db ConstDB: 0 ShapeSum: aef8adab RouteDB: f4459276

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14e8be75c

Time (s): cpu = 00:04:06 ; elapsed = 00:01:45 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14196 ; free virtual = 72677
Post Restoration Checksum: NetGraph: e14bf777 NumContArr: b1b4710c Constraints: 79859d81 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 20c860604

Time (s): cpu = 00:04:13 ; elapsed = 00:01:52 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14047 ; free virtual = 72529

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 20c860604

Time (s): cpu = 00:04:13 ; elapsed = 00:01:53 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 14048 ; free virtual = 72529

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 24176cd41

Time (s): cpu = 00:04:45 ; elapsed = 00:02:26 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 13991 ; free virtual = 72473

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17fd2b9bf

Time (s): cpu = 00:08:16 ; elapsed = 00:03:37 . Memory (MB): peak = 9263.738 ; gain = 0.000 ; free physical = 13595 ; free virtual = 72077
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.061 | TNS=-42.713| WHS=-0.651 | THS=-99.408|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1cdce77fc

Time (s): cpu = 00:15:37 ; elapsed = 00:05:27 . Memory (MB): peak = 9501.223 ; gain = 237.484 ; free physical = 13584 ; free virtual = 72065
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.061 | TNS=-42.713| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 26b60880d

Time (s): cpu = 00:15:39 ; elapsed = 00:05:29 . Memory (MB): peak = 9501.223 ; gain = 237.484 ; free physical = 13566 ; free virtual = 72047
Phase 2 Router Initialization | Checksum: 25c7ee45b

Time (s): cpu = 00:15:40 ; elapsed = 00:05:30 . Memory (MB): peak = 9501.223 ; gain = 237.484 ; free physical = 13565 ; free virtual = 72046

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00202064 %
  Global Horizontal Routing Utilization  = 0.000951173 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 451973
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 434498
  Number of Partially Routed Nets     = 17475
  Number of Node Overlaps             = 10


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 25c7ee45b

Time (s): cpu = 00:15:46 ; elapsed = 00:05:36 . Memory (MB): peak = 9501.223 ; gain = 237.484 ; free physical = 13556 ; free virtual = 72037
Phase 3 Initial Routing | Checksum: 25a3453cf

Time (s): cpu = 00:19:02 ; elapsed = 00:06:30 . Memory (MB): peak = 9501.223 ; gain = 237.484 ; free physical = 13478 ; free virtual = 71959

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.75|   16x16|      1.95|     8x8|      0.83|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   16x16|      1.34|   32x32|      3.63|     4x4|      1.10|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.04|     2x2|      0.14|     4x4|      0.55|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.08|     2x2|      0.27|     4x4|      0.90|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X60Y80->INT_X67Y99 (CLEM_X60Y80->CLEL_R_X67Y99)
	INT_X64Y352->INT_X67Y355 (CLEM_X64Y352->CLEL_R_X67Y355)
	INT_X64Y348->INT_X67Y351 (CLEM_X64Y348->CLEL_R_X67Y351)
	INT_X64Y344->INT_X67Y347 (CLEM_X64Y344->CLEL_R_X67Y347)
	INT_X64Y340->INT_X67Y343 (CLEM_X64Y340->CLEL_R_X67Y343)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X64Y154->INT_X79Y169 (CLEM_X64Y154->CLEL_R_X79Y169)
	INT_X64Y153->INT_X79Y168 (CLEM_X64Y153->CLEL_R_X79Y168)
	INT_X64Y152->INT_X79Y167 (CLEM_X64Y152->CLEL_R_X79Y167)
	INT_X64Y151->INT_X79Y166 (CLEM_X64Y151->CLEL_R_X79Y166)
SOUTH
	INT_X50Y72->INT_X81Y103 (BRAM_X50Y70->HSADC_HSADC_RIGHT_FT_X81Y60)
	INT_X52Y78->INT_X81Y109 (CLEM_X52Y78->HSADC_HSADC_RIGHT_FT_X81Y60)
	INT_X52Y77->INT_X81Y108 (CLEM_X52Y77->HSADC_HSADC_RIGHT_FT_X81Y60)
	INT_X52Y76->INT_X81Y107 (CLEM_X52Y76->HSADC_HSADC_RIGHT_FT_X81Y60)
	INT_X52Y75->INT_X81Y106 (CLEM_X52Y75->HSADC_HSADC_RIGHT_FT_X81Y60)

INFO: [Route 35-581] Estimated Timing congestion is level 5 (32x32). Congestion levels of 5 and greater may impact timing closure.
INFO: [Route 35-580] Design has 8 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out4_design_1_clk_wiz_0_0 |clk_out3_design_1_clk_wiz_0_0 |                               design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/IN_valid_I_r_reg/D|
| clk_out4_design_1_clk_wiz_0_0 |clk_out3_design_1_clk_wiz_0_0 |                               design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/IN_valid_I_r_reg/D|
| clk_out4_design_1_clk_wiz_0_0 |clk_out3_design_1_clk_wiz_0_0 |                               design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/IN_valid_Q_r_reg/D|
| clk_out4_design_1_clk_wiz_0_0 |clk_out3_design_1_clk_wiz_0_0 |                               design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/IN_valid_Q_r_reg/D|
| clk_out4_design_1_clk_wiz_0_0 |clk_out3_design_1_clk_wiz_0_0 |                               design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/IN_valid_I_r_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 60341
 Number of Nodes with overlaps = 7828
 Number of Nodes with overlaps = 1596
 Number of Nodes with overlaps = 407
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.245 | TNS=-56.612| WHS=-0.035 | THS=-1.231 |

Phase 4.1 Global Iteration 0 | Checksum: 351fbff19

Time (s): cpu = 00:45:10 ; elapsed = 00:15:34 . Memory (MB): peak = 9501.223 ; gain = 237.484 ; free physical = 13368 ; free virtual = 71849

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 569
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.251 | TNS=-54.704| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 33dad66f0

Time (s): cpu = 00:48:25 ; elapsed = 00:17:31 . Memory (MB): peak = 9501.223 ; gain = 237.484 ; free physical = 13414 ; free virtual = 71896

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 448
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.206 | TNS=-47.248| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 289bbd679

Time (s): cpu = 00:50:26 ; elapsed = 00:19:07 . Memory (MB): peak = 9501.223 ; gain = 237.484 ; free physical = 13422 ; free virtual = 71904

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 315
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-45.681| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 140c58ead

Time (s): cpu = 00:53:05 ; elapsed = 00:21:19 . Memory (MB): peak = 9501.223 ; gain = 237.484 ; free physical = 13360 ; free virtual = 71842

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 284
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.167 | TNS=-45.741| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 231c1c419

Time (s): cpu = 00:54:10 ; elapsed = 00:22:07 . Memory (MB): peak = 9501.223 ; gain = 237.484 ; free physical = 13373 ; free virtual = 71855
Phase 4 Rip-up And Reroute | Checksum: 231c1c419

Time (s): cpu = 00:54:11 ; elapsed = 00:22:08 . Memory (MB): peak = 9501.223 ; gain = 237.484 ; free physical = 13373 ; free virtual = 71855

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c9ad4e15

Time (s): cpu = 00:57:18 ; elapsed = 00:22:53 . Memory (MB): peak = 9501.223 ; gain = 237.484 ; free physical = 13319 ; free virtual = 71801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-45.681| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1fdc9cda0

Time (s): cpu = 00:57:30 ; elapsed = 00:22:58 . Memory (MB): peak = 9501.223 ; gain = 237.484 ; free physical = 13352 ; free virtual = 71835

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fdc9cda0

Time (s): cpu = 00:57:31 ; elapsed = 00:23:00 . Memory (MB): peak = 9501.223 ; gain = 237.484 ; free physical = 13352 ; free virtual = 71835
Phase 5 Delay and Skew Optimization | Checksum: 1fdc9cda0

Time (s): cpu = 00:57:32 ; elapsed = 00:23:01 . Memory (MB): peak = 9501.223 ; gain = 237.484 ; free physical = 13352 ; free virtual = 71835

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24d58f103

Time (s): cpu = 01:00:01 ; elapsed = 00:23:38 . Memory (MB): peak = 9501.223 ; gain = 237.484 ; free physical = 13357 ; free virtual = 71839
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-45.681| WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d7462e9f

Time (s): cpu = 01:00:03 ; elapsed = 00:23:40 . Memory (MB): peak = 9501.223 ; gain = 237.484 ; free physical = 13356 ; free virtual = 71838
Phase 6 Post Hold Fix | Checksum: 1d7462e9f

Time (s): cpu = 01:00:04 ; elapsed = 00:23:41 . Memory (MB): peak = 9501.223 ; gain = 237.484 ; free physical = 13356 ; free virtual = 71838

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 18.7055 %
  Global Horizontal Routing Utilization  = 17.7471 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 91.0798%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X69Y175 -> INT_X69Y175
   INT_X63Y173 -> INT_X63Y173
   INT_X66Y172 -> INT_X66Y172
   INT_X66Y168 -> INT_X66Y168
   INT_X67Y166 -> INT_X67Y166
South Dir 2x2 Area, Max Cong = 85.0711%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X64Y92 -> INT_X65Y93
East Dir 1x1 Area, Max Cong = 81.7308%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 86.5385%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X69Y218 -> INT_X69Y218

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 1.25
Direction: South
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 1.25
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 293661ab5

Time (s): cpu = 01:00:09 ; elapsed = 00:23:45 . Memory (MB): peak = 9501.223 ; gain = 237.484 ; free physical = 13349 ; free virtual = 71831

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 293661ab5

Time (s): cpu = 01:00:10 ; elapsed = 00:23:46 . Memory (MB): peak = 9501.223 ; gain = 237.484 ; free physical = 13343 ; free virtual = 71825

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 293661ab5

Time (s): cpu = 01:00:39 ; elapsed = 00:24:15 . Memory (MB): peak = 9501.223 ; gain = 237.484 ; free physical = 13421 ; free virtual = 71904

Phase 10 Leaf Clock Prog Delay Opt

Phase 10.1 Delay CleanUp

Phase 10.1.1 Update Timing
Phase 10.1.1 Update Timing | Checksum: 2710c9afa

Time (s): cpu = 01:10:55 ; elapsed = 00:27:09 . Memory (MB): peak = 11471.230 ; gain = 2207.492 ; free physical = 11246 ; free virtual = 69728
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.132 | TNS=-45.681| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 10.1 Delay CleanUp | Checksum: 2445bb837

Time (s): cpu = 01:11:06 ; elapsed = 00:27:14 . Memory (MB): peak = 11471.230 ; gain = 2207.492 ; free physical = 11293 ; free virtual = 69776

Phase 10.2 Hold Fix Iter

Phase 10.2.1 Update Timing
Phase 10.2.1 Update Timing | Checksum: 2c327ab95

Time (s): cpu = 01:15:36 ; elapsed = 00:28:24 . Memory (MB): peak = 11471.230 ; gain = 2207.492 ; free physical = 12660 ; free virtual = 70904
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.113 | TNS=-44.691| WHS=0.010  | THS=0.000  |

Phase 10.2 Hold Fix Iter | Checksum: 3589ce4d8

Time (s): cpu = 01:15:39 ; elapsed = 00:28:26 . Memory (MB): peak = 11471.230 ; gain = 2207.492 ; free physical = 12660 ; free virtual = 70904

Phase 10.3 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.113 | TNS=-44.691| WHS=0.010  | THS=0.000  |

Phase 10.3 Additional Hold Fix | Checksum: 2a5c4a0e5

Time (s): cpu = 01:17:59 ; elapsed = 00:29:03 . Memory (MB): peak = 11471.230 ; gain = 2207.492 ; free physical = 12660 ; free virtual = 70904

Phase 10.4 Global Iteration for Hold
INFO: [Route 35-444] Design has unmet hold violation, router is invoking high effort hold fixing.

Phase 10.4.1 Update Timing
Phase 10.4.1 Update Timing | Checksum: 2a94e3272

Time (s): cpu = 01:22:45 ; elapsed = 00:30:17 . Memory (MB): peak = 11471.230 ; gain = 2207.492 ; free physical = 12655 ; free virtual = 70899
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.113 | TNS=-44.691| WHS=0.010  | THS=0.000  |

Phase 10.4 Global Iteration for Hold | Checksum: 2f7377efe

Time (s): cpu = 01:22:48 ; elapsed = 00:30:19 . Memory (MB): peak = 11471.230 ; gain = 2207.492 ; free physical = 12660 ; free virtual = 70904
Phase 10 Leaf Clock Prog Delay Opt | Checksum: 2c310052f

Time (s): cpu = 01:25:07 ; elapsed = 00:30:55 . Memory (MB): peak = 11471.230 ; gain = 2207.492 ; free physical = 13468 ; free virtual = 71712

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 2c310052f

Time (s): cpu = 01:25:35 ; elapsed = 00:31:24 . Memory (MB): peak = 11471.230 ; gain = 2207.492 ; free physical = 13511 ; free virtual = 71755

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.110 | TNS=-44.138| WHS=0.010  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 12 Post Router Timing | Checksum: 3400ed628

Time (s): cpu = 01:30:14 ; elapsed = 00:32:19 . Memory (MB): peak = 11471.230 ; gain = 2207.492 ; free physical = 13368 ; free virtual = 71612
Time taken to check if laguna hold fix is required (in secs): 0

Phase 13 Physical Synthesis in Router

Phase 13.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.110 | TNS=-44.138 | WHS=0.010 | THS=0.000 |
Phase 13.1 Physical Synthesis Initialization | Checksum: 3400ed628

Time (s): cpu = 01:32:19 ; elapsed = 00:33:22 . Memory (MB): peak = 11471.230 ; gain = 2207.492 ; free physical = 13017 ; free virtual = 71261

Phase 13.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.110 | TNS=-44.138 | WHS=0.010 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out3_design_1_clk_wiz_0_0. Processed net: design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[9]_repN.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out3_design_1_clk_wiz_0_0. Processed net: design_1_i/SPB_blocks/stream_0/SIVERS_gpio_0/U0/SIVERS_GPIO_CHANGE_v2_inst/P_count_reg[5].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.110 | TNS=-44.138 | WHS=0.010 | THS=0.000 |
Phase 13.2 Critical Path Optimization | Checksum: 2bfd0eaae

Time (s): cpu = 01:36:15 ; elapsed = 00:35:02 . Memory (MB): peak = 11495.242 ; gain = 2231.504 ; free physical = 12857 ; free virtual = 71101
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 11495.242 ; gain = 0.000 ; free physical = 12867 ; free virtual = 71111
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.110 | TNS=-44.138 | WHS=0.010 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 11495.242 ; gain = 0.000 ; free physical = 12866 ; free virtual = 71111
Phase 13 Physical Synthesis in Router | Checksum: 2bfd0eaae

Time (s): cpu = 01:36:38 ; elapsed = 00:35:16 . Memory (MB): peak = 11495.242 ; gain = 2231.504 ; free physical = 13244 ; free virtual = 71488

Phase 14 Route finalize
Phase 14 Route finalize | Checksum: 2bfd0eaae

Time (s): cpu = 01:36:40 ; elapsed = 00:35:17 . Memory (MB): peak = 11495.242 ; gain = 2231.504 ; free physical = 13244 ; free virtual = 71488
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 01:36:40 ; elapsed = 00:35:18 . Memory (MB): peak = 11495.242 ; gain = 2231.504 ; free physical = 14100 ; free virtual = 72344
INFO: [Common 17-83] Releasing license: Implementation
1415 Infos, 23 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 01:37:27 ; elapsed = 00:35:46 . Memory (MB): peak = 11495.242 ; gain = 2231.504 ; free physical = 14100 ; free virtual = 72344
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 11495.242 ; gain = 0.000 ; free physical = 14101 ; free virtual = 72345
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:09 ; elapsed = 00:00:22 . Memory (MB): peak = 11495.242 ; gain = 0.000 ; free physical = 13027 ; free virtual = 72202
INFO: [Common 17-1381] The checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:13 ; elapsed = 00:01:26 . Memory (MB): peak = 11495.242 ; gain = 0.000 ; free physical = 13875 ; free virtual = 72319
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:38 ; elapsed = 00:00:37 . Memory (MB): peak = 11519.254 ; gain = 24.012 ; free physical = 13889 ; free virtual = 72333
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:04:54 ; elapsed = 00:01:24 . Memory (MB): peak = 11519.254 ; gain = 0.000 ; free physical = 13996 ; free virtual = 72440
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1427 Infos, 24 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:03:58 ; elapsed = 00:01:41 . Memory (MB): peak = 11519.254 ; gain = 0.000 ; free physical = 13590 ; free virtual = 72047
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
report_route_status: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 11519.254 ; gain = 0.000 ; free physical = 13589 ; free virtual = 72046
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 11519.254 ; gain = 0.000 ; free physical = 13389 ; free virtual = 71848
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 11519.254 ; gain = 0.000 ; free physical = 13438 ; free virtual = 71898
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_RaRb_ABS_ind_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_RaRb_ABS_ind_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/real_sq_reg input design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/real_sq_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/real_sq_reg input design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/real_sq_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_RaRb_ABS_ind_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_RaRb_ABS_ind_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg input design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg input design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_RaRb_ABS_ind_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_RaRb_ABS_ind_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/real_sq_reg input design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/real_sq_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/real_sq_reg input design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/real_sq_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_RaRb_ABS_ind_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_RaRb_ABS_ind_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/real_sq_reg input design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/real_sq_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/real_sq_reg input design_1_i/SPB_blocks/stream_0/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/real_sq_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n1_reg input design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n1_reg input design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n1_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n1_reg__0 input design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n1_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b7_p_n1_reg__0 input design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b7_p_n1_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_RaRb_ABS_ind_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_RaRb_ABS_ind_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/real_sq_reg input design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/real_sq_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/real_sq_reg input design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/real_sq_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_RaRb_ABS_ind_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_RaRb_ABS_ind_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg input design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg input design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_RaRb_ABS_ind_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_RaRb_ABS_ind_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/real_sq_reg input design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/real_sq_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/real_sq_reg input design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/real_sq_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_RaRb_ABS_ind_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_RaRb_ABS_ind_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/real_sq_reg input design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/real_sq_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/real_sq_reg input design_1_i/SPB_blocks/stream_1/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/real_sq_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg input design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg input design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg__0 input design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg__0 input design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n2_reg input design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n2_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n2_reg__0 input design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n2_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n2_reg__0 input design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n2_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_RaRb_ABS_ind_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_RaRb_ABS_ind_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/real_sq_reg input design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/real_sq_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/real_sq_reg input design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/real_sq_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_RaRb_ABS_ind_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_RaRb_ABS_ind_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg input design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg input design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_RaRb_ABS_ind_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_RaRb_ABS_ind_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/real_sq_reg input design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/real_sq_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/real_sq_reg input design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/real_sq_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_RaRb_ABS_ind_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_RaRb_ABS_ind_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/real_sq_reg input design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/real_sq_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/real_sq_reg input design_1_i/SPB_blocks/stream_2/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/real_sq_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0 input design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n1_reg input design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n1_reg__0 input design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n1_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n1_reg__0 input design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n1_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_RaRb_ABS_ind_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/b8_RaRb_ABS_ind_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/real_sq_reg input design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/real_sq_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/real_sq_reg input design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR1/real_sq_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_RaRb_ABS_ind_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/b8_RaRb_ABS_ind_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg input design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg input design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR2/real_sq_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_RaRb_ABS_ind_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/b8_RaRb_ABS_ind_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/real_sq_reg input design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/real_sq_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/real_sq_reg input design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR3/real_sq_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_RaRb_ABS_ind_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_RaRb_ABS_ind_reg input design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/b8_RaRb_ABS_ind_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/real_sq_reg input design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/real_sq_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/real_sq_reg input design_1_i/SPB_blocks/stream_3/RX_Block_STA_v2_0/U0/STA_RX_BLOCK_TOP_inst/uutCIR4/real_sq_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n1_reg input design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n2_reg input design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n2_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n2_reg__0 input design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n2_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n2_reg__0 input design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n2_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n10 output design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n10__0 output design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n20 output design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n20__0 output design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n20__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b7_p_n10 output design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b7_p_n10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b7_p_n10__0 output design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b7_p_n10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n10 output design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n10__0 output design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n20 output design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n20__0 output design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n20__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b7_p_n10 output design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b7_p_n10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b7_p_n10__0 output design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b7_p_n10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n10 output design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n10__0 output design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n20 output design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n20__0 output design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n20__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10 output design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10__0 output design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n10 output design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n10__0 output design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n20 output design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n20__0 output design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n20__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b7_p_n10 output design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b7_p_n10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b7_p_n10__0 output design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b7_p_n10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n10 multiplier stage design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n10__0 multiplier stage design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n1_reg multiplier stage design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n1_reg__0 multiplier stage design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n1_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n20 multiplier stage design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n20__0 multiplier stage design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n20__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n2_reg multiplier stage design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n2_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n2_reg__0 multiplier stage design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n2_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b7_p_n10 multiplier stage design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b7_p_n10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b7_p_n10__0 multiplier stage design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b7_p_n10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b7_p_n1_reg multiplier stage design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b7_p_n1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b7_p_n1_reg__0 multiplier stage design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b7_p_n1_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n10 multiplier stage design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n10__0 multiplier stage design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg multiplier stage design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg__0 multiplier stage design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n20 multiplier stage design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n20__0 multiplier stage design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n20__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n2_reg multiplier stage design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n2_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n2_reg__0 multiplier stage design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n2_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b7_p_n10 multiplier stage design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b7_p_n10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b7_p_n10__0 multiplier stage design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b7_p_n10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b7_p_n1_reg multiplier stage design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b7_p_n1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b7_p_n1_reg__0 multiplier stage design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b7_p_n1_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n10 multiplier stage design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n10__0 multiplier stage design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n1_reg multiplier stage design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n1_reg__0 multiplier stage design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n1_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n20 multiplier stage design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n20__0 multiplier stage design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n20__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg multiplier stage design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0 multiplier stage design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10 multiplier stage design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10__0 multiplier stage design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n1_reg multiplier stage design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n1_reg__0 multiplier stage design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n1_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n10 multiplier stage design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n10__0 multiplier stage design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n1_reg multiplier stage design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n1_reg__0 multiplier stage design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n1_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n20 multiplier stage design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n20__0 multiplier stage design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n20__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n2_reg multiplier stage design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n2_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n2_reg__0 multiplier stage design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n2_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b7_p_n10 multiplier stage design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b7_p_n10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b7_p_n10__0 multiplier stage design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b7_p_n10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b7_p_n1_reg multiplier stage design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b7_p_n1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b7_p_n1_reg__0 multiplier stage design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b7_p_n1_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 238 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc00_status[1], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc00_status[4], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc00_status[5], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc00_status[6], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc00_status[7], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc00_status[12], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc00_status[13], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc02_status[1], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc02_status[4], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc02_status[5], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc02_status[6], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc02_status[7], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc02_status[12], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc02_status[13], design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc10_status[1]... and (the first 15 of 238 listed).
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n1_reg: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg__0: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n2_reg: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n2_reg__0: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n1_reg: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n1_reg__0: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n1_reg: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n2_reg: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n2_reg__0: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n1_reg: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b4_c_n1_reg__0: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/SPB_blocks/stream_0/packet_detector_11AD_0/U0/B1_PD/b7_p_n1_reg__0: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n1_reg__0: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/SPB_blocks/stream_1/packet_detector_11AD_1/U0/B1_PD/b4_c_n2_reg__0: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b4_c_n2_reg__0: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/SPB_blocks/stream_2/packet_detector_11AD_2/U0/B1_PD/b7_p_n1_reg__0: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/SPB_blocks/stream_3/packet_detector_11AD_3/U0/B1_PD/b4_c_n2_reg__0: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 156 Warnings, 19 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_STA/Basic_1x1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Apr 23 15:21:59 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
1467 Infos, 181 Warnings, 6 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:04:10 ; elapsed = 00:01:26 . Memory (MB): peak = 11519.254 ; gain = 0.000 ; free physical = 13408 ; free virtual = 71903
INFO: [Common 17-206] Exiting Vivado at Fri Apr 23 15:22:00 2021...
