
CORE_Larix_V1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0002ccc0  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  0802ccc0  0c02ccc0  00034cc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000ac0  0802ccd0  0c02ccd0  00034cd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  10000000  10000000  00040000  2**0
                  ALLOC
  4 .data         00000690  20000000  0c02d790  00038000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000b00  20000690  0c02de20  00038690  2**2
                  ALLOC
  6 .debug_aranges 00002180  00000000  00000000  00038690  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00039db1  00000000  00000000  0003a810  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000699c  00000000  00000000  000745c1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0006d801  00000000  00000000  0007af5d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000070c0  00000000  00000000  000e8760  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000b848b  00000000  00000000  000ef820  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000b2c2  00000000  00000000  001a7cab  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001bf8  00000000  00000000  001b2f70  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 00001b6a  00000000  00000000  001b4b68  2**0
                  CONTENTS, READONLY
 15 .debug_macro  0002f1d2  00000000  00000000  001b66d2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 10 01 02 00 08 29 5c 00 08 2b 5c 00 08     ........)\..+\..
 8000010:	2d 5c 00 08 2f 5c 00 08 31 5c 00 08 00 00 00 00     -\../\..1\......
	...
 800002c:	33 5c 00 08 35 5c 00 08 00 00 00 00 37 5c 00 08     3\..5\......7\..
 800003c:	89 ad 01 08 d9 dc 01 08 3d 5c 00 08 3f 5c 00 08     ........=\..?\..
 800004c:	41 5c 00 08 43 5c 00 08 4d 22 00 08 47 5c 00 08     A\..C\..M"..G\..
 800005c:	49 5c 00 08 ed 37 00 08 00 00 00 00 00 00 00 00     I\...7..........
 800006c:	00 00 00 00 4d 5c 00 08 00 00 00 00 4f 5c 00 08     ....M\......O\..
 800007c:	51 5c 00 08 b9 55 00 08 55 5c 00 08 57 5c 00 08     Q\...U..U\..W\..
 800008c:	59 5c 00 08 5b 5c 00 08 5d 5c 00 08 5f 5c 00 08     Y\..[\..]\.._\..
 800009c:	61 5c 00 08 63 5c 00 08 65 5c 00 08 67 5c 00 08     a\..c\..e\..g\..
 80000ac:	69 5c 00 08 6b 5c 00 08 6d 5c 00 08 6f 5c 00 08     i\..k\..m\..o\..
 80000bc:	71 5c 00 08 73 5c 00 08 75 5c 00 08 77 5c 00 08     q\..s\..u\..w\..
 80000cc:	79 5c 00 08 7b 5c 00 08 7d 5c 00 08 7f 5c 00 08     y\..{\..}\...\..
 80000dc:	81 5c 00 08 83 5c 00 08 85 5c 00 08 87 5c 00 08     .\...\...\...\..
 80000ec:	89 5c 00 08 01 08 00 08 c1 63 00 08 7d 54 00 08     .\.......c..}T..
 80000fc:	45 70 00 08 a1 55 00 08 11 49 00 08 97 5c 00 08     Ep...U...I...\..
 800010c:	99 5c 00 08 9b 5c 00 08 9d 5c 00 08 9f 5c 00 08     .\...\...\...\..
 800011c:	a1 5c 00 08 a3 5c 00 08 a5 5c 00 08 a7 5c 00 08     .\...\...\...\..
 800012c:	a9 5c 00 08 ab 5c 00 08 ad 5c 00 08 af 5c 00 08     .\...\...\...\..
 800013c:	b1 5c 00 08 b3 5c 00 08 b5 5c 00 08 b7 5c 00 08     .\...\...\...\..
 800014c:	b9 5c 00 08 bb 5c 00 08 bd 5c 00 08 bf 5c 00 08     .\...\...\...\..
 800015c:	c1 5c 00 08 00 00 00 00 00 00 00 00 00 00 00 00     .\..............
 800016c:	00 00 00 00 c3 5c 00 08 c5 5c 00 08 c7 5c 00 08     .....\...\...\..
 800017c:	c9 5c 00 08 cb 5c 00 08 cd 5c 00 08 cf 5c 00 08     .\...\...\...\..
 800018c:	d1 5c 00 08 d3 5c 00 08 d5 5c 00 08 d7 5c 00 08     .\...\...\...\..
 800019c:	79 4c 00 08 db 5c 00 08 b9 07 00 08 41 49 00 08     yL...\......AI..
 80001ac:	e1 5c 00 08 e3 5c 00 08 e5 5c 00 08 e7 5c 00 08     .\...\...\...\..
 80001bc:	e9 5c 00 08 eb 5c 00 08 ed 5c 00 08 71 07 00 08     .\...\...\..q...
 80001cc:	f1 5c 00 08 f3 5c 00 08 f5 5c 00 08 f7 5c 00 08     .\...\...\...\..
 80001dc:	00 00 00 00 f9 5c 00 08 fb 5c 00 08 fd 5c 00 08     .....\...\...\..
 80001ec:	79 7f 01 08 01 5d 00 08 00 00 00 00 03 5d 00 08     y....].......]..
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b817 	b.w	800023e <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	10000800 	.word	0x10000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08005d0d 	.word	0x08005d0d

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	08020391 	.word	0x08020391

0800021c <__COPY_FLASH2RAM>:
   .section .Xmc4500.postreset,"x",%progbits
__COPY_FLASH2RAM:
   .fnstart:
   
   /* Is there anything to be copied? */
   CMP R2,#0
 800021c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 800021e:	f000 800d 	beq.w	800023c <SKIPCOPY>

08000222 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000222:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000226 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000226:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000228:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800022a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800022c:	f000 8006 	beq.w	800023c <SKIPCOPY>
   ADD R0,#4
 8000230:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000234:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000238:	f7ff bff5 	b.w	8000226 <COPYLOOP>

0800023c <SKIPCOPY>:
   
SKIPCOPY:
   BX LR
 800023c:	4770      	bx	lr

0800023e <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <SKIPCLEAR+0x1c>)
   LDR R1, =__Xmc4500_sData
 8000240:	4914      	ldr	r1, [pc, #80]	; (8000294 <SKIPCLEAR+0x20>)
   LDR R2, =__Xmc4500_Data_Size
 8000242:	4a15      	ldr	r2, [pc, #84]	; (8000298 <SKIPCLEAR+0x24>)
   BL __COPY_FLASH2RAM
 8000244:	f7ff ffea 	bl	800021c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 8000248:	4814      	ldr	r0, [pc, #80]	; (800029c <SKIPCLEAR+0x28>)
   LDR R1, =__ram_code_start
 800024a:	4915      	ldr	r1, [pc, #84]	; (80002a0 <SKIPCLEAR+0x2c>)
   LDR R2, =__ram_code_size
 800024c:	4a15      	ldr	r2, [pc, #84]	; (80002a4 <SKIPCLEAR+0x30>)
   BL __COPY_FLASH2RAM
 800024e:	f7ff ffe5 	bl	800021c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000252:	4815      	ldr	r0, [pc, #84]	; (80002a8 <SKIPCLEAR+0x34>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000254:	4915      	ldr	r1, [pc, #84]	; (80002ac <SKIPCLEAR+0x38>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000256:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000258:	f000 800c 	beq.w	8000274 <SKIPCLEAR>

0800025c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800025c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000260:	f04f 0200 	mov.w	r2, #0

08000264 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000264:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000266:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000268:	f000 8004 	beq.w	8000274 <SKIPCLEAR>
   ADD R0,#4
 800026c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000270:	f7ff bff8 	b.w	8000264 <CLEARLOOP>

08000274 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000274:	480e      	ldr	r0, [pc, #56]	; (80002b0 <SKIPCLEAR+0x3c>)
   LDR R1, =SCB_VTOR
 8000276:	490f      	ldr	r1, [pc, #60]	; (80002b4 <SKIPCLEAR+0x40>)
   STR R0,[R1]
 8000278:	6008      	str	r0, [r1, #0]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800027a:	480f      	ldr	r0, [pc, #60]	; (80002b8 <SKIPCLEAR+0x44>)
   BLX R0
 800027c:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 800027e:	f8df d03c 	ldr.w	sp, [pc, #60]	; 80002bc <SKIPCLEAR+0x48>
   MOV R0,#0
 8000282:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 8000286:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800028a:	f8df f034 	ldr.w	pc, [pc, #52]	; 80002c0 <SKIPCLEAR+0x4c>
 800028e:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000290:	0c02d790 	.word	0x0c02d790
   LDR R1, =__Xmc4500_sData
 8000294:	20000000 	.word	0x20000000
   LDR R2, =__Xmc4500_Data_Size
 8000298:	00000690 	.word	0x00000690
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 800029c:	0c02de20 	.word	0x0c02de20
   LDR R1, =__ram_code_start
 80002a0:	10000800 	.word	0x10000800
   LDR R2, =__ram_code_size
 80002a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a8:	20000690 	.word	0x20000690
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002ac:	00000b00 	.word	0x00000b00
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002b0:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b4:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	08026dcd 	.word	0x08026dcd
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	10000800 	.word	0x10000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	08006ae5 	.word	0x08006ae5
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <I2Cdev_writeBytes>:
 */

#include "I2Cdev.h"

bool I2Cdev_writeBytes(const I2C001Handle_type *handle,uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t* data)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b088      	sub	sp, #32
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	6078      	str	r0, [r7, #4]
 80002d0:	70f9      	strb	r1, [r7, #3]
 80002d2:	70ba      	strb	r2, [r7, #2]
 80002d4:	707b      	strb	r3, [r7, #1]
	I2C001_DataType data1;

	data1.Data1.TDF_Type = I2C_TDF_MStart;
 80002d6:	f04f 0304 	mov.w	r3, #4
 80002da:	727b      	strb	r3, [r7, #9]
	data1.Data1.Data = (devAddr | I2C_WRITE);
 80002dc:	78fb      	ldrb	r3, [r7, #3]
 80002de:	723b      	strb	r3, [r7, #8]
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 80002e0:	f04f 0301 	mov.w	r3, #1
 80002e4:	61fb      	str	r3, [r7, #28]
 80002e6:	e019      	b.n	800031c <I2Cdev_writeBytes+0x54>
	{
		if (cnt%I2C_TimeOut==0)
 80002e8:	69fa      	ldr	r2, [r7, #28]
 80002ea:	f648 33ad 	movw	r3, #35757	; 0x8bad
 80002ee:	f6c6 03db 	movt	r3, #26843	; 0x68db
 80002f2:	fb83 1302 	smull	r1, r3, r3, r2
 80002f6:	ea4f 21e3 	mov.w	r1, r3, asr #11
 80002fa:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80002fe:	1acb      	subs	r3, r1, r3
 8000300:	f241 3188 	movw	r1, #5000	; 0x1388
 8000304:	fb01 f303 	mul.w	r3, r1, r3
 8000308:	1ad3      	subs	r3, r2, r3
 800030a:	2b00      	cmp	r3, #0
 800030c:	d102      	bne.n	8000314 <I2Cdev_writeBytes+0x4c>
			return (bool)FALSE;
 800030e:	f04f 0300 	mov.w	r3, #0
 8000312:	e0a2      	b.n	800045a <I2Cdev_writeBytes+0x192>
{
	I2C001_DataType data1;

	data1.Data1.TDF_Type = I2C_TDF_MStart;
	data1.Data1.Data = (devAddr | I2C_WRITE);
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 8000314:	69fb      	ldr	r3, [r7, #28]
 8000316:	f103 0301 	add.w	r3, r3, #1
 800031a:	61fb      	str	r3, [r7, #28]
 800031c:	f107 0308 	add.w	r3, r7, #8
 8000320:	6878      	ldr	r0, [r7, #4]
 8000322:	4619      	mov	r1, r3
 8000324:	f01f fc02 	bl	801fb2c <I2C001_WriteData>
 8000328:	4603      	mov	r3, r0
 800032a:	2b00      	cmp	r3, #0
 800032c:	d0dc      	beq.n	80002e8 <I2Cdev_writeBytes+0x20>
	{
		if (cnt%I2C_TimeOut==0)
			return (bool)FALSE;
	}

	data1.Data1.TDF_Type = I2C_TDF_MTxData;
 800032e:	f04f 0300 	mov.w	r3, #0
 8000332:	727b      	strb	r3, [r7, #9]
	data1.Data1.Data = regAddr;
 8000334:	78bb      	ldrb	r3, [r7, #2]
 8000336:	723b      	strb	r3, [r7, #8]
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 8000338:	f04f 0301 	mov.w	r3, #1
 800033c:	61bb      	str	r3, [r7, #24]
 800033e:	e019      	b.n	8000374 <I2Cdev_writeBytes+0xac>
	{
		if (cnt%I2C_TimeOut==0)
 8000340:	69ba      	ldr	r2, [r7, #24]
 8000342:	f648 33ad 	movw	r3, #35757	; 0x8bad
 8000346:	f6c6 03db 	movt	r3, #26843	; 0x68db
 800034a:	fb83 1302 	smull	r1, r3, r3, r2
 800034e:	ea4f 21e3 	mov.w	r1, r3, asr #11
 8000352:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000356:	1acb      	subs	r3, r1, r3
 8000358:	f241 3188 	movw	r1, #5000	; 0x1388
 800035c:	fb01 f303 	mul.w	r3, r1, r3
 8000360:	1ad3      	subs	r3, r2, r3
 8000362:	2b00      	cmp	r3, #0
 8000364:	d102      	bne.n	800036c <I2Cdev_writeBytes+0xa4>
			return (bool)FALSE;
 8000366:	f04f 0300 	mov.w	r3, #0
 800036a:	e076      	b.n	800045a <I2Cdev_writeBytes+0x192>
			return (bool)FALSE;
	}

	data1.Data1.TDF_Type = I2C_TDF_MTxData;
	data1.Data1.Data = regAddr;
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 800036c:	69bb      	ldr	r3, [r7, #24]
 800036e:	f103 0301 	add.w	r3, r3, #1
 8000372:	61bb      	str	r3, [r7, #24]
 8000374:	f107 0308 	add.w	r3, r7, #8
 8000378:	6878      	ldr	r0, [r7, #4]
 800037a:	4619      	mov	r1, r3
 800037c:	f01f fbd6 	bl	801fb2c <I2C001_WriteData>
 8000380:	4603      	mov	r3, r0
 8000382:	2b00      	cmp	r3, #0
 8000384:	d0dc      	beq.n	8000340 <I2Cdev_writeBytes+0x78>
	{
		if (cnt%I2C_TimeOut==0)
			return (bool)FALSE;
	}

	for(int i=0; i<length; i++)
 8000386:	f04f 0300 	mov.w	r3, #0
 800038a:	617b      	str	r3, [r7, #20]
 800038c:	e032      	b.n	80003f4 <I2Cdev_writeBytes+0x12c>
	{
		data1.Data1.TDF_Type = I2C_TDF_MTxData;
 800038e:	f04f 0300 	mov.w	r3, #0
 8000392:	727b      	strb	r3, [r7, #9]
		data1.Data1.Data = data[i];
 8000394:	697b      	ldr	r3, [r7, #20]
 8000396:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000398:	18d3      	adds	r3, r2, r3
 800039a:	781b      	ldrb	r3, [r3, #0]
 800039c:	723b      	strb	r3, [r7, #8]
		for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 800039e:	f04f 0301 	mov.w	r3, #1
 80003a2:	613b      	str	r3, [r7, #16]
 80003a4:	e019      	b.n	80003da <I2Cdev_writeBytes+0x112>
		{
			if (cnt%I2C_TimeOut==0)
 80003a6:	693a      	ldr	r2, [r7, #16]
 80003a8:	f648 33ad 	movw	r3, #35757	; 0x8bad
 80003ac:	f6c6 03db 	movt	r3, #26843	; 0x68db
 80003b0:	fb83 1302 	smull	r1, r3, r3, r2
 80003b4:	ea4f 21e3 	mov.w	r1, r3, asr #11
 80003b8:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	f241 3188 	movw	r1, #5000	; 0x1388
 80003c2:	fb01 f303 	mul.w	r3, r1, r3
 80003c6:	1ad3      	subs	r3, r2, r3
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d102      	bne.n	80003d2 <I2Cdev_writeBytes+0x10a>
				return (bool)FALSE;
 80003cc:	f04f 0300 	mov.w	r3, #0
 80003d0:	e043      	b.n	800045a <I2Cdev_writeBytes+0x192>

	for(int i=0; i<length; i++)
	{
		data1.Data1.TDF_Type = I2C_TDF_MTxData;
		data1.Data1.Data = data[i];
		for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 80003d2:	693b      	ldr	r3, [r7, #16]
 80003d4:	f103 0301 	add.w	r3, r3, #1
 80003d8:	613b      	str	r3, [r7, #16]
 80003da:	f107 0308 	add.w	r3, r7, #8
 80003de:	6878      	ldr	r0, [r7, #4]
 80003e0:	4619      	mov	r1, r3
 80003e2:	f01f fba3 	bl	801fb2c <I2C001_WriteData>
 80003e6:	4603      	mov	r3, r0
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d0dc      	beq.n	80003a6 <I2Cdev_writeBytes+0xde>
	{
		if (cnt%I2C_TimeOut==0)
			return (bool)FALSE;
	}

	for(int i=0; i<length; i++)
 80003ec:	697b      	ldr	r3, [r7, #20]
 80003ee:	f103 0301 	add.w	r3, r3, #1
 80003f2:	617b      	str	r3, [r7, #20]
 80003f4:	787a      	ldrb	r2, [r7, #1]
 80003f6:	697b      	ldr	r3, [r7, #20]
 80003f8:	429a      	cmp	r2, r3
 80003fa:	dcc8      	bgt.n	800038e <I2Cdev_writeBytes+0xc6>
		{
			if (cnt%I2C_TimeOut==0)
				return (bool)FALSE;
		}
	}
	data1.Data1.TDF_Type = I2C_TDF_MStop;
 80003fc:	f04f 0306 	mov.w	r3, #6
 8000400:	727b      	strb	r3, [r7, #9]
	data1.Data1.Data = ubyteFF;
 8000402:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8000406:	723b      	strb	r3, [r7, #8]
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 8000408:	f04f 0301 	mov.w	r3, #1
 800040c:	60fb      	str	r3, [r7, #12]
 800040e:	e019      	b.n	8000444 <I2Cdev_writeBytes+0x17c>
	{
		if (cnt%I2C_TimeOut==0)
 8000410:	68fa      	ldr	r2, [r7, #12]
 8000412:	f648 33ad 	movw	r3, #35757	; 0x8bad
 8000416:	f6c6 03db 	movt	r3, #26843	; 0x68db
 800041a:	fb83 1302 	smull	r1, r3, r3, r2
 800041e:	ea4f 21e3 	mov.w	r1, r3, asr #11
 8000422:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000426:	1acb      	subs	r3, r1, r3
 8000428:	f241 3188 	movw	r1, #5000	; 0x1388
 800042c:	fb01 f303 	mul.w	r3, r1, r3
 8000430:	1ad3      	subs	r3, r2, r3
 8000432:	2b00      	cmp	r3, #0
 8000434:	d102      	bne.n	800043c <I2Cdev_writeBytes+0x174>
			return (bool)FALSE;
 8000436:	f04f 0300 	mov.w	r3, #0
 800043a:	e00e      	b.n	800045a <I2Cdev_writeBytes+0x192>
				return (bool)FALSE;
		}
	}
	data1.Data1.TDF_Type = I2C_TDF_MStop;
	data1.Data1.Data = ubyteFF;
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 800043c:	68fb      	ldr	r3, [r7, #12]
 800043e:	f103 0301 	add.w	r3, r3, #1
 8000442:	60fb      	str	r3, [r7, #12]
 8000444:	f107 0308 	add.w	r3, r7, #8
 8000448:	6878      	ldr	r0, [r7, #4]
 800044a:	4619      	mov	r1, r3
 800044c:	f01f fb6e 	bl	801fb2c <I2C001_WriteData>
 8000450:	4603      	mov	r3, r0
 8000452:	2b00      	cmp	r3, #0
 8000454:	d0dc      	beq.n	8000410 <I2Cdev_writeBytes+0x148>
	{
		if (cnt%I2C_TimeOut==0)
			return (bool)FALSE;
	}

	return (bool)TRUE;
 8000456:	f04f 0301 	mov.w	r3, #1
}
 800045a:	4618      	mov	r0, r3
 800045c:	f107 0720 	add.w	r7, r7, #32
 8000460:	46bd      	mov	sp, r7
 8000462:	bd80      	pop	{r7, pc}

08000464 <I2Cdev_writeByte>:

bool I2Cdev_writeByte(const I2C001Handle_type *handle,uint8_t devAddr, uint8_t regAddr, uint8_t data)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b084      	sub	sp, #16
 8000468:	af02      	add	r7, sp, #8
 800046a:	6078      	str	r0, [r7, #4]
 800046c:	70f9      	strb	r1, [r7, #3]
 800046e:	70ba      	strb	r2, [r7, #2]
 8000470:	707b      	strb	r3, [r7, #1]
	return I2Cdev_writeBytes(handle,devAddr, regAddr, 1, &data);
 8000472:	78fa      	ldrb	r2, [r7, #3]
 8000474:	78bb      	ldrb	r3, [r7, #2]
 8000476:	f107 0101 	add.w	r1, r7, #1
 800047a:	9100      	str	r1, [sp, #0]
 800047c:	6878      	ldr	r0, [r7, #4]
 800047e:	4611      	mov	r1, r2
 8000480:	461a      	mov	r2, r3
 8000482:	f04f 0301 	mov.w	r3, #1
 8000486:	f7ff ff1f 	bl	80002c8 <I2Cdev_writeBytes>
 800048a:	4603      	mov	r3, r0
}
 800048c:	4618      	mov	r0, r3
 800048e:	f107 0708 	add.w	r7, r7, #8
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop

08000498 <I2Cdev_readBytes>:


int16_t I2Cdev_readBytes(const I2C001Handle_type *handle,uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t* data)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	b08c      	sub	sp, #48	; 0x30
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
 80004a0:	70f9      	strb	r1, [r7, #3]
 80004a2:	70ba      	strb	r2, [r7, #2]
 80004a4:	707b      	strb	r3, [r7, #1]
	I2C001_DataType data1;
	uint16_t rec=0x00;
 80004a6:	f04f 0300 	mov.w	r3, #0
 80004aa:	81fb      	strh	r3, [r7, #14]
	int16_t i=0;
 80004ac:	f04f 0300 	mov.w	r3, #0
 80004b0:	85fb      	strh	r3, [r7, #46]	; 0x2e

	data1.Data1.TDF_Type = I2C_TDF_MStart;
 80004b2:	f04f 0304 	mov.w	r3, #4
 80004b6:	747b      	strb	r3, [r7, #17]
	data1.Data1.Data = (devAddr | I2C_WRITE);
 80004b8:	78fb      	ldrb	r3, [r7, #3]
 80004ba:	743b      	strb	r3, [r7, #16]
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 80004bc:	f04f 0301 	mov.w	r3, #1
 80004c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80004c2:	e019      	b.n	80004f8 <I2Cdev_readBytes+0x60>
	{
		if (cnt%I2C_TimeOut==0)
 80004c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80004c6:	f648 33ad 	movw	r3, #35757	; 0x8bad
 80004ca:	f6c6 03db 	movt	r3, #26843	; 0x68db
 80004ce:	fb83 1302 	smull	r1, r3, r3, r2
 80004d2:	ea4f 21e3 	mov.w	r1, r3, asr #11
 80004d6:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80004da:	1acb      	subs	r3, r1, r3
 80004dc:	f241 3188 	movw	r1, #5000	; 0x1388
 80004e0:	fb01 f303 	mul.w	r3, r1, r3
 80004e4:	1ad3      	subs	r3, r2, r3
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d102      	bne.n	80004f0 <I2Cdev_readBytes+0x58>
			return 0;
 80004ea:	f04f 0300 	mov.w	r3, #0
 80004ee:	e115      	b.n	800071c <I2Cdev_readBytes+0x284>
	uint16_t rec=0x00;
	int16_t i=0;

	data1.Data1.TDF_Type = I2C_TDF_MStart;
	data1.Data1.Data = (devAddr | I2C_WRITE);
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 80004f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80004f2:	f103 0301 	add.w	r3, r3, #1
 80004f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80004f8:	f107 0310 	add.w	r3, r7, #16
 80004fc:	6878      	ldr	r0, [r7, #4]
 80004fe:	4619      	mov	r1, r3
 8000500:	f01f fb14 	bl	801fb2c <I2C001_WriteData>
 8000504:	4603      	mov	r3, r0
 8000506:	2b00      	cmp	r3, #0
 8000508:	d0dc      	beq.n	80004c4 <I2Cdev_readBytes+0x2c>
	{
		if (cnt%I2C_TimeOut==0)
			return 0;
	}

	data1.Data1.TDF_Type = I2C_TDF_MTxData;
 800050a:	f04f 0300 	mov.w	r3, #0
 800050e:	747b      	strb	r3, [r7, #17]
	data1.Data1.Data = regAddr;
 8000510:	78bb      	ldrb	r3, [r7, #2]
 8000512:	743b      	strb	r3, [r7, #16]
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 8000514:	f04f 0301 	mov.w	r3, #1
 8000518:	627b      	str	r3, [r7, #36]	; 0x24
 800051a:	e019      	b.n	8000550 <I2Cdev_readBytes+0xb8>
	{
		if (cnt%I2C_TimeOut==0)
 800051c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800051e:	f648 33ad 	movw	r3, #35757	; 0x8bad
 8000522:	f6c6 03db 	movt	r3, #26843	; 0x68db
 8000526:	fb83 1302 	smull	r1, r3, r3, r2
 800052a:	ea4f 21e3 	mov.w	r1, r3, asr #11
 800052e:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000532:	1acb      	subs	r3, r1, r3
 8000534:	f241 3188 	movw	r1, #5000	; 0x1388
 8000538:	fb01 f303 	mul.w	r3, r1, r3
 800053c:	1ad3      	subs	r3, r2, r3
 800053e:	2b00      	cmp	r3, #0
 8000540:	d102      	bne.n	8000548 <I2Cdev_readBytes+0xb0>
			return 0;
 8000542:	f04f 0300 	mov.w	r3, #0
 8000546:	e0e9      	b.n	800071c <I2Cdev_readBytes+0x284>
			return 0;
	}

	data1.Data1.TDF_Type = I2C_TDF_MTxData;
	data1.Data1.Data = regAddr;
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 8000548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800054a:	f103 0301 	add.w	r3, r3, #1
 800054e:	627b      	str	r3, [r7, #36]	; 0x24
 8000550:	f107 0310 	add.w	r3, r7, #16
 8000554:	6878      	ldr	r0, [r7, #4]
 8000556:	4619      	mov	r1, r3
 8000558:	f01f fae8 	bl	801fb2c <I2C001_WriteData>
 800055c:	4603      	mov	r3, r0
 800055e:	2b00      	cmp	r3, #0
 8000560:	d0dc      	beq.n	800051c <I2Cdev_readBytes+0x84>
	{
		if (cnt%I2C_TimeOut==0)
			return 0;
	}

	data1.Data1.TDF_Type = I2C_TDF_MRStart;
 8000562:	f04f 0305 	mov.w	r3, #5
 8000566:	747b      	strb	r3, [r7, #17]
	data1.Data1.Data = devAddr | I2C_READ;
 8000568:	78fb      	ldrb	r3, [r7, #3]
 800056a:	f043 0301 	orr.w	r3, r3, #1
 800056e:	b2db      	uxtb	r3, r3
 8000570:	743b      	strb	r3, [r7, #16]
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 8000572:	f04f 0301 	mov.w	r3, #1
 8000576:	623b      	str	r3, [r7, #32]
 8000578:	e019      	b.n	80005ae <I2Cdev_readBytes+0x116>
	{
		if (cnt%I2C_TimeOut==0)
 800057a:	6a3a      	ldr	r2, [r7, #32]
 800057c:	f648 33ad 	movw	r3, #35757	; 0x8bad
 8000580:	f6c6 03db 	movt	r3, #26843	; 0x68db
 8000584:	fb83 1302 	smull	r1, r3, r3, r2
 8000588:	ea4f 21e3 	mov.w	r1, r3, asr #11
 800058c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000590:	1acb      	subs	r3, r1, r3
 8000592:	f241 3188 	movw	r1, #5000	; 0x1388
 8000596:	fb01 f303 	mul.w	r3, r1, r3
 800059a:	1ad3      	subs	r3, r2, r3
 800059c:	2b00      	cmp	r3, #0
 800059e:	d102      	bne.n	80005a6 <I2Cdev_readBytes+0x10e>
			return 0;
 80005a0:	f04f 0300 	mov.w	r3, #0
 80005a4:	e0ba      	b.n	800071c <I2Cdev_readBytes+0x284>
			return 0;
	}

	data1.Data1.TDF_Type = I2C_TDF_MRStart;
	data1.Data1.Data = devAddr | I2C_READ;
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 80005a6:	6a3b      	ldr	r3, [r7, #32]
 80005a8:	f103 0301 	add.w	r3, r3, #1
 80005ac:	623b      	str	r3, [r7, #32]
 80005ae:	f107 0310 	add.w	r3, r7, #16
 80005b2:	6878      	ldr	r0, [r7, #4]
 80005b4:	4619      	mov	r1, r3
 80005b6:	f01f fab9 	bl	801fb2c <I2C001_WriteData>
 80005ba:	4603      	mov	r3, r0
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d0dc      	beq.n	800057a <I2Cdev_readBytes+0xe2>
	{
		if (cnt%I2C_TimeOut==0)
			return 0;
	}

	for (i=0; i<length; i++)
 80005c0:	f04f 0300 	mov.w	r3, #0
 80005c4:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80005c6:	e03b      	b.n	8000640 <I2Cdev_readBytes+0x1a8>
	{
		if (i<length-1)
 80005c8:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 80005cc:	787b      	ldrb	r3, [r7, #1]
 80005ce:	f103 33ff 	add.w	r3, r3, #4294967295
 80005d2:	429a      	cmp	r2, r3
 80005d4:	da03      	bge.n	80005de <I2Cdev_readBytes+0x146>
			data1.Data1.TDF_Type = I2C_TDF_MRxAck0;
 80005d6:	f04f 0302 	mov.w	r3, #2
 80005da:	747b      	strb	r3, [r7, #17]
 80005dc:	e002      	b.n	80005e4 <I2Cdev_readBytes+0x14c>
		else
			data1.Data1.TDF_Type = I2C_TDF_MRxAck1;
 80005de:	f04f 0303 	mov.w	r3, #3
 80005e2:	747b      	strb	r3, [r7, #17]

		data1.Data1.Data = ubyteFF;
 80005e4:	f04f 03ff 	mov.w	r3, #255	; 0xff
 80005e8:	743b      	strb	r3, [r7, #16]
		for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 80005ea:	f04f 0301 	mov.w	r3, #1
 80005ee:	61fb      	str	r3, [r7, #28]
 80005f0:	e019      	b.n	8000626 <I2Cdev_readBytes+0x18e>
		{
			if (cnt%I2C_TimeOut==0)
 80005f2:	69fa      	ldr	r2, [r7, #28]
 80005f4:	f648 33ad 	movw	r3, #35757	; 0x8bad
 80005f8:	f6c6 03db 	movt	r3, #26843	; 0x68db
 80005fc:	fb83 1302 	smull	r1, r3, r3, r2
 8000600:	ea4f 21e3 	mov.w	r1, r3, asr #11
 8000604:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000608:	1acb      	subs	r3, r1, r3
 800060a:	f241 3188 	movw	r1, #5000	; 0x1388
 800060e:	fb01 f303 	mul.w	r3, r1, r3
 8000612:	1ad3      	subs	r3, r2, r3
 8000614:	2b00      	cmp	r3, #0
 8000616:	d102      	bne.n	800061e <I2Cdev_readBytes+0x186>
				return 0;
 8000618:	f04f 0300 	mov.w	r3, #0
 800061c:	e07e      	b.n	800071c <I2Cdev_readBytes+0x284>
			data1.Data1.TDF_Type = I2C_TDF_MRxAck0;
		else
			data1.Data1.TDF_Type = I2C_TDF_MRxAck1;

		data1.Data1.Data = ubyteFF;
		for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 800061e:	69fb      	ldr	r3, [r7, #28]
 8000620:	f103 0301 	add.w	r3, r3, #1
 8000624:	61fb      	str	r3, [r7, #28]
 8000626:	f107 0310 	add.w	r3, r7, #16
 800062a:	6878      	ldr	r0, [r7, #4]
 800062c:	4619      	mov	r1, r3
 800062e:	f01f fa7d 	bl	801fb2c <I2C001_WriteData>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d0dc      	beq.n	80005f2 <I2Cdev_readBytes+0x15a>
	{
		if (cnt%I2C_TimeOut==0)
			return 0;
	}

	for (i=0; i<length; i++)
 8000638:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800063a:	f103 0301 	add.w	r3, r3, #1
 800063e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8000640:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8000644:	787b      	ldrb	r3, [r7, #1]
 8000646:	429a      	cmp	r2, r3
 8000648:	dbbe      	blt.n	80005c8 <I2Cdev_readBytes+0x130>
			if (cnt%I2C_TimeOut==0)
				return 0;
		}
	}

	data1.Data1.TDF_Type = I2C_TDF_MStop;
 800064a:	f04f 0306 	mov.w	r3, #6
 800064e:	747b      	strb	r3, [r7, #17]
	data1.Data1.Data = ubyteFF;
 8000650:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8000654:	743b      	strb	r3, [r7, #16]
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 8000656:	f04f 0301 	mov.w	r3, #1
 800065a:	61bb      	str	r3, [r7, #24]
 800065c:	e019      	b.n	8000692 <I2Cdev_readBytes+0x1fa>
	{
		if (cnt%I2C_TimeOut==0)
 800065e:	69ba      	ldr	r2, [r7, #24]
 8000660:	f648 33ad 	movw	r3, #35757	; 0x8bad
 8000664:	f6c6 03db 	movt	r3, #26843	; 0x68db
 8000668:	fb83 1302 	smull	r1, r3, r3, r2
 800066c:	ea4f 21e3 	mov.w	r1, r3, asr #11
 8000670:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8000674:	1acb      	subs	r3, r1, r3
 8000676:	f241 3188 	movw	r1, #5000	; 0x1388
 800067a:	fb01 f303 	mul.w	r3, r1, r3
 800067e:	1ad3      	subs	r3, r2, r3
 8000680:	2b00      	cmp	r3, #0
 8000682:	d102      	bne.n	800068a <I2Cdev_readBytes+0x1f2>
			return 0;
 8000684:	f04f 0300 	mov.w	r3, #0
 8000688:	e048      	b.n	800071c <I2Cdev_readBytes+0x284>
		}
	}

	data1.Data1.TDF_Type = I2C_TDF_MStop;
	data1.Data1.Data = ubyteFF;
	for (int cnt=1; !I2C001_WriteData(handle, &data1); cnt++)
 800068a:	69bb      	ldr	r3, [r7, #24]
 800068c:	f103 0301 	add.w	r3, r3, #1
 8000690:	61bb      	str	r3, [r7, #24]
 8000692:	f107 0310 	add.w	r3, r7, #16
 8000696:	6878      	ldr	r0, [r7, #4]
 8000698:	4619      	mov	r1, r3
 800069a:	f01f fa47 	bl	801fb2c <I2C001_WriteData>
 800069e:	4603      	mov	r3, r0
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d0dc      	beq.n	800065e <I2Cdev_readBytes+0x1c6>
	{
		if (cnt%I2C_TimeOut==0)
			return 0;
	}

	for(i=0; i<length; i++)
 80006a4:	f04f 0300 	mov.w	r3, #0
 80006a8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80006aa:	e031      	b.n	8000710 <I2Cdev_readBytes+0x278>
	{
		for (int cnt=1; !I2C001_ReadData(handle, &rec); cnt++)
 80006ac:	f04f 0301 	mov.w	r3, #1
 80006b0:	617b      	str	r3, [r7, #20]
 80006b2:	e019      	b.n	80006e8 <I2Cdev_readBytes+0x250>
		{
			if (cnt%I2C_TimeOut==0)
 80006b4:	697a      	ldr	r2, [r7, #20]
 80006b6:	f648 33ad 	movw	r3, #35757	; 0x8bad
 80006ba:	f6c6 03db 	movt	r3, #26843	; 0x68db
 80006be:	fb83 1302 	smull	r1, r3, r3, r2
 80006c2:	ea4f 21e3 	mov.w	r1, r3, asr #11
 80006c6:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80006ca:	1acb      	subs	r3, r1, r3
 80006cc:	f241 3188 	movw	r1, #5000	; 0x1388
 80006d0:	fb01 f303 	mul.w	r3, r1, r3
 80006d4:	1ad3      	subs	r3, r2, r3
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d102      	bne.n	80006e0 <I2Cdev_readBytes+0x248>
				return 0;
 80006da:	f04f 0300 	mov.w	r3, #0
 80006de:	e01d      	b.n	800071c <I2Cdev_readBytes+0x284>
			return 0;
	}

	for(i=0; i<length; i++)
	{
		for (int cnt=1; !I2C001_ReadData(handle, &rec); cnt++)
 80006e0:	697b      	ldr	r3, [r7, #20]
 80006e2:	f103 0301 	add.w	r3, r3, #1
 80006e6:	617b      	str	r3, [r7, #20]
 80006e8:	f107 030e 	add.w	r3, r7, #14
 80006ec:	6878      	ldr	r0, [r7, #4]
 80006ee:	4619      	mov	r1, r3
 80006f0:	f01f f9f2 	bl	801fad8 <I2C001_ReadData>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d0dc      	beq.n	80006b4 <I2Cdev_readBytes+0x21c>
		{
			if (cnt%I2C_TimeOut==0)
				return 0;
		}
		data[i]=(uint8_t)rec;
 80006fa:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80006fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000700:	18d3      	adds	r3, r2, r3
 8000702:	89fa      	ldrh	r2, [r7, #14]
 8000704:	b2d2      	uxtb	r2, r2
 8000706:	701a      	strb	r2, [r3, #0]
	{
		if (cnt%I2C_TimeOut==0)
			return 0;
	}

	for(i=0; i<length; i++)
 8000708:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800070a:	f103 0301 	add.w	r3, r3, #1
 800070e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8000710:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8000714:	787b      	ldrb	r3, [r7, #1]
 8000716:	429a      	cmp	r2, r3
 8000718:	dbc8      	blt.n	80006ac <I2Cdev_readBytes+0x214>
		/*Todo: I2C001.c I2C001_ReadData(...) -> 16bit ausgelesen, aber 8 bit übergeben
		sollte ausgebessert werden
		*/
	}

	return i;
 800071a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800071c:	b21b      	sxth	r3, r3
}
 800071e:	4618      	mov	r0, r3
 8000720:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}

08000728 <I2Cdev_readByte>:

int16_t I2Cdev_readByte(const I2C001Handle_type *handle, uint8_t devAddr, uint8_t regAddr)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b086      	sub	sp, #24
 800072c:	af02      	add	r7, sp, #8
 800072e:	6078      	str	r0, [r7, #4]
 8000730:	4613      	mov	r3, r2
 8000732:	460a      	mov	r2, r1
 8000734:	70fa      	strb	r2, [r7, #3]
 8000736:	70bb      	strb	r3, [r7, #2]
	uint8_t data=0x00;
 8000738:	f04f 0300 	mov.w	r3, #0
 800073c:	73fb      	strb	r3, [r7, #15]
	if (I2Cdev_readBytes(handle,devAddr, regAddr, 1, &data))
 800073e:	78fa      	ldrb	r2, [r7, #3]
 8000740:	78bb      	ldrb	r3, [r7, #2]
 8000742:	f107 010f 	add.w	r1, r7, #15
 8000746:	9100      	str	r1, [sp, #0]
 8000748:	6878      	ldr	r0, [r7, #4]
 800074a:	4611      	mov	r1, r2
 800074c:	461a      	mov	r2, r3
 800074e:	f04f 0301 	mov.w	r3, #1
 8000752:	f7ff fea1 	bl	8000498 <I2Cdev_readBytes>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <I2Cdev_readByte+0x38>
		return (int16_t)data;
 800075c:	7bfb      	ldrb	r3, [r7, #15]
 800075e:	e001      	b.n	8000764 <I2Cdev_readByte+0x3c>
	else
		return -1;
 8000760:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000764:	b21b      	sxth	r3, r3
}
 8000766:	4618      	mov	r0, r3
 8000768:	f107 0710 	add.w	r7, r7, #16
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}

08000770 <USIC2_2_IRQHandler>:

void MPU9X50_I2C_FORMAT_ERROR_ISR(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
	// no acknowledge received --> error, turn on LED
	MPU9150_I2C_Handle.I2CRegs->FMR = 0x00000002U << USIC_CH_FMR_MTDV_Pos; // clear TDV and TE
 8000774:	f24d 33f4 	movw	r3, #54260	; 0xd3f4
 8000778:	f6c0 0302 	movt	r3, #2050	; 0x802
 800077c:	685b      	ldr	r3, [r3, #4]
 800077e:	f04f 0202 	mov.w	r2, #2
 8000782:	669a      	str	r2, [r3, #104]	; 0x68
	MPU9150_I2C_Handle.I2CRegs->TRBSCR = USIC_CH_TRBSCR_FLUSHTB_Msk; // flush FIFO transmit buffer
 8000784:	f24d 33f4 	movw	r3, #54260	; 0xd3f4
 8000788:	f6c0 0302 	movt	r3, #2050	; 0x802
 800078c:	685b      	ldr	r3, [r3, #4]
 800078e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000792:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	MPU9150_I2C_Handle.I2CRegs->PSCR |= USIC_CH_PSCR_CST5_Msk; // clear PSR.NACK flag
 8000796:	f24d 33f4 	movw	r3, #54260	; 0xd3f4
 800079a:	f6c0 0302 	movt	r3, #2050	; 0x802
 800079e:	685a      	ldr	r2, [r3, #4]
 80007a0:	f24d 33f4 	movw	r3, #54260	; 0xd3f4
 80007a4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80007a8:	685b      	ldr	r3, [r3, #4]
 80007aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ac:	f043 0320 	orr.w	r3, r3, #32
 80007b0:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bc80      	pop	{r7}
 80007b6:	4770      	bx	lr

080007b8 <USIC0_5_IRQHandler>:

void DPS310_I2C_FORMAT_ERROR_ISR(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
	// no acknowledge received --> error, turn on LED
	DPS310_I2C_Handle.I2CRegs->FMR = 0x00000002U << USIC_CH_FMR_MTDV_Pos; // clear TDV and TE
 80007bc:	f24d 430c 	movw	r3, #54284	; 0xd40c
 80007c0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80007c4:	685b      	ldr	r3, [r3, #4]
 80007c6:	f04f 0202 	mov.w	r2, #2
 80007ca:	669a      	str	r2, [r3, #104]	; 0x68
	DPS310_I2C_Handle.I2CRegs->TRBSCR = USIC_CH_TRBSCR_FLUSHTB_Msk; // flush FIFO transmit buffer
 80007cc:	f24d 430c 	movw	r3, #54284	; 0xd40c
 80007d0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80007d4:	685b      	ldr	r3, [r3, #4]
 80007d6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80007da:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	DPS310_I2C_Handle.I2CRegs->PSCR |= USIC_CH_PSCR_CST5_Msk; // clear PSR.NACK flag
 80007de:	f24d 430c 	movw	r3, #54284	; 0xd40c
 80007e2:	f6c0 0302 	movt	r3, #2050	; 0x802
 80007e6:	685a      	ldr	r2, [r3, #4]
 80007e8:	f24d 430c 	movw	r3, #54284	; 0xd40c
 80007ec:	f6c0 0302 	movt	r3, #2050	; 0x802
 80007f0:	685b      	ldr	r3, [r3, #4]
 80007f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007f4:	f043 0320 	orr.w	r3, r3, #32
 80007f8:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bc80      	pop	{r7}
 80007fe:	4770      	bx	lr

08000800 <CCU40_0_IRQHandler>:
#include "util.h"

volatile uint32_t timer_cnt = 0U;

void Timer_CompareMatch_Int_Handler(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
	timer_cnt++;
 8000804:	f240 6390 	movw	r3, #1680	; 0x690
 8000808:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	f103 0201 	add.w	r2, r3, #1
 8000812:	f240 6390 	movw	r3, #1680	; 0x690
 8000816:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800081a:	601a      	str	r2, [r3, #0]
}
 800081c:	46bd      	mov	sp, r7
 800081e:	bc80      	pop	{r7}
 8000820:	4770      	bx	lr
 8000822:	bf00      	nop

08000824 <delay>:

void delay(uint32_t pause)
{
 8000824:	b480      	push	{r7}
 8000826:	b085      	sub	sp, #20
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
	uint32_t now = timer_cnt;
 800082c:	f240 6390 	movw	r3, #1680	; 0x690
 8000830:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	60fb      	str	r3, [r7, #12]
	while((now+pause)>timer_cnt);
 8000838:	bf00      	nop
 800083a:	68fa      	ldr	r2, [r7, #12]
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	18d2      	adds	r2, r2, r3
 8000840:	f240 6390 	movw	r3, #1680	; 0x690
 8000844:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	429a      	cmp	r2, r3
 800084c:	d8f5      	bhi.n	800083a <delay+0x16>
}
 800084e:	f107 0714 	add.w	r7, r7, #20
 8000852:	46bd      	mov	sp, r7
 8000854:	bc80      	pop	{r7}
 8000856:	4770      	bx	lr

08000858 <millis>:

uint32_t millis()
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
	return timer_cnt;
 800085c:	f240 6390 	movw	r3, #1680	; 0x690
 8000860:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000864:	681b      	ldr	r3, [r3, #0]
}
 8000866:	4618      	mov	r0, r3
 8000868:	46bd      	mov	sp, r7
 800086a:	bc80      	pop	{r7}
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop

08000870 <transformation>:

void transformation(float* values)
{
 8000870:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000874:	b09c      	sub	sp, #112	; 0x70
 8000876:	af00      	add	r7, sp, #0
 8000878:	6078      	str	r0, [r7, #4]
  //transformation matrix
  double transformation_matrix[3][3] =
 800087a:	f64c 43d0 	movw	r3, #52432	; 0xccd0
 800087e:	f6c0 0302 	movt	r3, #2050	; 0x802
 8000882:	f107 0118 	add.w	r1, r7, #24
 8000886:	461a      	mov	r2, r3
 8000888:	f04f 0348 	mov.w	r3, #72	; 0x48
 800088c:	4608      	mov	r0, r1
 800088e:	4611      	mov	r1, r2
 8000890:	461a      	mov	r2, r3
 8000892:	f026 fb51 	bl	8026f38 <memcpy>
    {-0.70710678118654752440084436210485, -0.70710678118654752440084436210485, 0},
    {0.70710678118654752440084436210485, -0.70710678118654752440084436210485, 0},
    {0, 0, 1}
  };
  //calculation
  float result[3] = {0, 0, 0};
 8000896:	f04f 0300 	mov.w	r3, #0
 800089a:	60fb      	str	r3, [r7, #12]
 800089c:	f04f 0300 	mov.w	r3, #0
 80008a0:	613b      	str	r3, [r7, #16]
 80008a2:	f04f 0300 	mov.w	r3, #0
 80008a6:	617b      	str	r3, [r7, #20]
  for (int i=0; i<3; ++i)
 80008a8:	f04f 0300 	mov.w	r3, #0
 80008ac:	66fb      	str	r3, [r7, #108]	; 0x6c
 80008ae:	e051      	b.n	8000954 <transformation+0xe4>
	  for (int j=0; j<3; ++j)
 80008b0:	f04f 0300 	mov.w	r3, #0
 80008b4:	66bb      	str	r3, [r7, #104]	; 0x68
 80008b6:	e046      	b.n	8000946 <transformation+0xd6>
		  result[i] += transformation_matrix[i][j] * values[j];
 80008b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80008ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80008be:	f107 0170 	add.w	r1, r7, #112	; 0x70
 80008c2:	18cb      	adds	r3, r1, r3
 80008c4:	f1a3 0364 	sub.w	r3, r3, #100	; 0x64
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4618      	mov	r0, r3
 80008cc:	f025 fbf8 	bl	80260c0 <__aeabi_f2d>
 80008d0:	4604      	mov	r4, r0
 80008d2:	460d      	mov	r5, r1
 80008d4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80008d6:	4613      	mov	r3, r2
 80008d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008dc:	189b      	adds	r3, r3, r2
 80008de:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80008e0:	189b      	adds	r3, r3, r2
 80008e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e6:	f107 0270 	add.w	r2, r7, #112	; 0x70
 80008ea:	18d3      	adds	r3, r2, r3
 80008ec:	f1a3 0358 	sub.w	r3, r3, #88	; 0x58
 80008f0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80008f4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80008f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80008fa:	687a      	ldr	r2, [r7, #4]
 80008fc:	18d3      	adds	r3, r2, r3
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4618      	mov	r0, r3
 8000902:	f025 fbdd 	bl	80260c0 <__aeabi_f2d>
 8000906:	4602      	mov	r2, r0
 8000908:	460b      	mov	r3, r1
 800090a:	4640      	mov	r0, r8
 800090c:	4649      	mov	r1, r9
 800090e:	f025 fc2b 	bl	8026168 <__aeabi_dmul>
 8000912:	4602      	mov	r2, r0
 8000914:	460b      	mov	r3, r1
 8000916:	4620      	mov	r0, r4
 8000918:	4629      	mov	r1, r5
 800091a:	f025 fa73 	bl	8025e04 <__adddf3>
 800091e:	4602      	mov	r2, r0
 8000920:	460b      	mov	r3, r1
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	f025 ff01 	bl	802672c <__aeabi_d2f>
 800092a:	4602      	mov	r2, r0
 800092c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800092e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000932:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8000936:	18cb      	adds	r3, r1, r3
 8000938:	f1a3 0364 	sub.w	r3, r3, #100	; 0x64
 800093c:	601a      	str	r2, [r3, #0]
    {0, 0, 1}
  };
  //calculation
  float result[3] = {0, 0, 0};
  for (int i=0; i<3; ++i)
	  for (int j=0; j<3; ++j)
 800093e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000940:	f103 0301 	add.w	r3, r3, #1
 8000944:	66bb      	str	r3, [r7, #104]	; 0x68
 8000946:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000948:	2b02      	cmp	r3, #2
 800094a:	ddb5      	ble.n	80008b8 <transformation+0x48>
    {0.70710678118654752440084436210485, -0.70710678118654752440084436210485, 0},
    {0, 0, 1}
  };
  //calculation
  float result[3] = {0, 0, 0};
  for (int i=0; i<3; ++i)
 800094c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800094e:	f103 0301 	add.w	r3, r3, #1
 8000952:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000954:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000956:	2b02      	cmp	r3, #2
 8000958:	ddaa      	ble.n	80008b0 <transformation+0x40>
	  for (int j=0; j<3; ++j)
		  result[i] += transformation_matrix[i][j] * values[j];

  for (int i=0; i<3; ++i)
 800095a:	f04f 0300 	mov.w	r3, #0
 800095e:	667b      	str	r3, [r7, #100]	; 0x64
 8000960:	e012      	b.n	8000988 <transformation+0x118>
	  values[i] = result[i];
 8000962:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000964:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000968:	687a      	ldr	r2, [r7, #4]
 800096a:	18d3      	adds	r3, r2, r3
 800096c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800096e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8000972:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8000976:	188a      	adds	r2, r1, r2
 8000978:	f1a2 0264 	sub.w	r2, r2, #100	; 0x64
 800097c:	6812      	ldr	r2, [r2, #0]
 800097e:	601a      	str	r2, [r3, #0]
  float result[3] = {0, 0, 0};
  for (int i=0; i<3; ++i)
	  for (int j=0; j<3; ++j)
		  result[i] += transformation_matrix[i][j] * values[j];

  for (int i=0; i<3; ++i)
 8000980:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000982:	f103 0301 	add.w	r3, r3, #1
 8000986:	667b      	str	r3, [r7, #100]	; 0x64
 8000988:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800098a:	2b02      	cmp	r3, #2
 800098c:	dde9      	ble.n	8000962 <transformation+0xf2>
	  values[i] = result[i];
}
 800098e:	f107 0770 	add.w	r7, r7, #112	; 0x70
 8000992:	46bd      	mov	sp, r7
 8000994:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08000998 <transformation_mag>:

void transformation_mag(float* values)
{
 8000998:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800099c:	b0a2      	sub	sp, #136	; 0x88
 800099e:	af00      	add	r7, sp, #0
 80009a0:	6078      	str	r0, [r7, #4]
  double calibration_matrix[3][3] =
 80009a2:	f64c 5318 	movw	r3, #52504	; 0xcd18
 80009a6:	f6c0 0302 	movt	r3, #2050	; 0x802
 80009aa:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80009ae:	461a      	mov	r2, r3
 80009b0:	f04f 0348 	mov.w	r3, #72	; 0x48
 80009b4:	4608      	mov	r0, r1
 80009b6:	4611      	mov	r1, r2
 80009b8:	461a      	mov	r2, r3
 80009ba:	f026 fabd 	bl	8026f38 <memcpy>
    {-0.707106781186548, -0.707106781186547, 0},
    {-0.707106781186547, 0.707106781186548, 0},
    {0, 0, -1}
  };

  double bias[3] =
 80009be:	f64c 5360 	movw	r3, #52576	; 0xcd60
 80009c2:	f6c0 0302 	movt	r3, #2050	; 0x802
 80009c6:	f107 0418 	add.w	r4, r7, #24
 80009ca:	461d      	mov	r5, r3
 80009cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009d0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80009d4:	e884 0003 	stmia.w	r4, {r0, r1}
	  -0.557,
	  217.116,
	  -446.63
  };
  //calculation
  for (int i=0; i<3; ++i) values[i] = values[i] - bias[i];
 80009d8:	f04f 0300 	mov.w	r3, #0
 80009dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80009e0:	e02a      	b.n	8000a38 <transformation_mag+0xa0>
 80009e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80009e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80009ea:	687a      	ldr	r2, [r7, #4]
 80009ec:	18d4      	adds	r4, r2, r3
 80009ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80009f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80009f6:	687a      	ldr	r2, [r7, #4]
 80009f8:	18d3      	adds	r3, r2, r3
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4618      	mov	r0, r3
 80009fe:	f025 fb5f 	bl	80260c0 <__aeabi_f2d>
 8000a02:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000a06:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a0a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8000a0e:	18d3      	adds	r3, r2, r3
 8000a10:	f1a3 0370 	sub.w	r3, r3, #112	; 0x70
 8000a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a18:	f025 f9f2 	bl	8025e00 <__aeabi_dsub>
 8000a1c:	4602      	mov	r2, r0
 8000a1e:	460b      	mov	r3, r1
 8000a20:	4610      	mov	r0, r2
 8000a22:	4619      	mov	r1, r3
 8000a24:	f025 fe82 	bl	802672c <__aeabi_d2f>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	6023      	str	r3, [r4, #0]
 8000a2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000a30:	f103 0301 	add.w	r3, r3, #1
 8000a34:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8000a38:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000a3c:	2b02      	cmp	r3, #2
 8000a3e:	ddd0      	ble.n	80009e2 <transformation_mag+0x4a>
  float result[3] = {0, 0, 0};
 8000a40:	f04f 0300 	mov.w	r3, #0
 8000a44:	60fb      	str	r3, [r7, #12]
 8000a46:	f04f 0300 	mov.w	r3, #0
 8000a4a:	613b      	str	r3, [r7, #16]
 8000a4c:	f04f 0300 	mov.w	r3, #0
 8000a50:	617b      	str	r3, [r7, #20]
  for (int i=0; i<3; ++i)
 8000a52:	f04f 0300 	mov.w	r3, #0
 8000a56:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8000a5a:	e056      	b.n	8000b0a <transformation_mag+0x172>
    for (int j=0; j<3; ++j)
 8000a5c:	f04f 0300 	mov.w	r3, #0
 8000a60:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000a62:	e049      	b.n	8000af8 <transformation_mag+0x160>
      result[i] += calibration_matrix[i][j] * values[j];
 8000a64:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000a68:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000a6c:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8000a70:	18cb      	adds	r3, r1, r3
 8000a72:	f1a3 037c 	sub.w	r3, r3, #124	; 0x7c
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f025 fb21 	bl	80260c0 <__aeabi_f2d>
 8000a7e:	4604      	mov	r4, r0
 8000a80:	460d      	mov	r5, r1
 8000a82:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8000a86:	4613      	mov	r3, r2
 8000a88:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a8c:	189b      	adds	r3, r3, r2
 8000a8e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8000a90:	189b      	adds	r3, r3, r2
 8000a92:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a96:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8000a9a:	18d3      	adds	r3, r2, r3
 8000a9c:	f1a3 0358 	sub.w	r3, r3, #88	; 0x58
 8000aa0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8000aa4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000aa6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000aaa:	687a      	ldr	r2, [r7, #4]
 8000aac:	18d3      	adds	r3, r2, r3
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f025 fb05 	bl	80260c0 <__aeabi_f2d>
 8000ab6:	4602      	mov	r2, r0
 8000ab8:	460b      	mov	r3, r1
 8000aba:	4640      	mov	r0, r8
 8000abc:	4649      	mov	r1, r9
 8000abe:	f025 fb53 	bl	8026168 <__aeabi_dmul>
 8000ac2:	4602      	mov	r2, r0
 8000ac4:	460b      	mov	r3, r1
 8000ac6:	4620      	mov	r0, r4
 8000ac8:	4629      	mov	r1, r5
 8000aca:	f025 f99b 	bl	8025e04 <__adddf3>
 8000ace:	4602      	mov	r2, r0
 8000ad0:	460b      	mov	r3, r1
 8000ad2:	4610      	mov	r0, r2
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	f025 fe29 	bl	802672c <__aeabi_d2f>
 8000ada:	4602      	mov	r2, r0
 8000adc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000ae0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000ae4:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8000ae8:	18cb      	adds	r3, r1, r3
 8000aea:	f1a3 037c 	sub.w	r3, r3, #124	; 0x7c
 8000aee:	601a      	str	r2, [r3, #0]
  };
  //calculation
  for (int i=0; i<3; ++i) values[i] = values[i] - bias[i];
  float result[3] = {0, 0, 0};
  for (int i=0; i<3; ++i)
    for (int j=0; j<3; ++j)
 8000af0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000af2:	f103 0301 	add.w	r3, r3, #1
 8000af6:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000af8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000afa:	2b02      	cmp	r3, #2
 8000afc:	ddb2      	ble.n	8000a64 <transformation_mag+0xcc>
	  -446.63
  };
  //calculation
  for (int i=0; i<3; ++i) values[i] = values[i] - bias[i];
  float result[3] = {0, 0, 0};
  for (int i=0; i<3; ++i)
 8000afe:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000b02:	f103 0301 	add.w	r3, r3, #1
 8000b06:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8000b0a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000b0e:	2b02      	cmp	r3, #2
 8000b10:	dda4      	ble.n	8000a5c <transformation_mag+0xc4>
    for (int j=0; j<3; ++j)
      result[i] += calibration_matrix[i][j] * values[j];
  for (int i=0; i<3; ++i) values[i] = result[i];
 8000b12:	f04f 0300 	mov.w	r3, #0
 8000b16:	67bb      	str	r3, [r7, #120]	; 0x78
 8000b18:	e012      	b.n	8000b40 <transformation_mag+0x1a8>
 8000b1a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000b1c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000b20:	687a      	ldr	r2, [r7, #4]
 8000b22:	18d3      	adds	r3, r2, r3
 8000b24:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8000b26:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8000b2a:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8000b2e:	188a      	adds	r2, r1, r2
 8000b30:	f1a2 027c 	sub.w	r2, r2, #124	; 0x7c
 8000b34:	6812      	ldr	r2, [r2, #0]
 8000b36:	601a      	str	r2, [r3, #0]
 8000b38:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000b3a:	f103 0301 	add.w	r3, r3, #1
 8000b3e:	67bb      	str	r3, [r7, #120]	; 0x78
 8000b40:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000b42:	2b02      	cmp	r3, #2
 8000b44:	dde9      	ble.n	8000b1a <transformation_mag+0x182>
}
 8000b46:	f107 0788 	add.w	r7, r7, #136	; 0x88
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08000b50 <FIR_FILTER>:
#include "FIR_Filter.h"


//# never called.
struct structFIR FIR_FILTER(struct structFIR temp, float NewValue)
{
 8000b50:	b084      	sub	sp, #16
 8000b52:	b4b0      	push	{r4, r5, r7}
 8000b54:	b085      	sub	sp, #20
 8000b56:	af00      	add	r7, sp, #0
 8000b58:	6078      	str	r0, [r7, #4]
 8000b5a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8000b5e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	//Neuen Wert in den Ringbuffer schreiben
	temp.CIRC_BUFF[temp.POS] = NewValue;
 8000b62:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000b64:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000b68:	f107 0020 	add.w	r0, r7, #32
 8000b6c:	18c3      	adds	r3, r0, r3
 8000b6e:	f103 0304 	add.w	r3, r3, #4
 8000b72:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8000b74:	601a      	str	r2, [r3, #0]

	//Neuen Zeiger auf das Array berrechnen
	temp.POS = ((temp.POS+1)%FIR_SIZE);
 8000b76:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000b78:	f103 0101 	add.w	r1, r3, #1
 8000b7c:	f64a 23ab 	movw	r3, #43691	; 0xaaab
 8000b80:	f6c2 23aa 	movt	r3, #10922	; 0x2aaa
 8000b84:	fb83 0201 	smull	r0, r2, r3, r1
 8000b88:	ea4f 73e1 	mov.w	r3, r1, asr #31
 8000b8c:	1ad2      	subs	r2, r2, r3
 8000b8e:	4613      	mov	r3, r2
 8000b90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b94:	189b      	adds	r3, r3, r2
 8000b96:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b9a:	1aca      	subs	r2, r1, r3
 8000b9c:	65ba      	str	r2, [r7, #88]	; 0x58

	//Rï¿½ckgabewert erstmal resetten
	temp.VALUE = 0;
 8000b9e:	f04f 0300 	mov.w	r3, #0
 8000ba2:	657b      	str	r3, [r7, #84]	; 0x54

	//Eigentliches Werteberechnung durch Faltungsintegral
	for(int i = 0; i < FIR_SIZE; i++)
 8000ba4:	f04f 0300 	mov.w	r3, #0
 8000ba8:	60fb      	str	r3, [r7, #12]
 8000baa:	e033      	b.n	8000c14 <FIR_FILTER+0xc4>
	{
		temp.VALUE += (temp.FIR_COEFF[i] * temp.CIRC_BUFF[(temp.POS+i)%FIR_SIZE]);
 8000bac:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	f103 0306 	add.w	r3, r3, #6
 8000bb6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000bba:	f107 0220 	add.w	r2, r7, #32
 8000bbe:	18d3      	adds	r3, r2, r3
 8000bc0:	f103 0304 	add.w	r3, r3, #4
 8000bc4:	edd3 6a00 	vldr	s13, [r3]
 8000bc8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	18d1      	adds	r1, r2, r3
 8000bce:	f64a 23ab 	movw	r3, #43691	; 0xaaab
 8000bd2:	f6c2 23aa 	movt	r3, #10922	; 0x2aaa
 8000bd6:	fb83 0201 	smull	r0, r2, r3, r1
 8000bda:	ea4f 73e1 	mov.w	r3, r1, asr #31
 8000bde:	1ad2      	subs	r2, r2, r3
 8000be0:	4613      	mov	r3, r2
 8000be2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be6:	189b      	adds	r3, r3, r2
 8000be8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bec:	1aca      	subs	r2, r1, r3
 8000bee:	ea4f 0382 	mov.w	r3, r2, lsl #2
 8000bf2:	f107 0220 	add.w	r2, r7, #32
 8000bf6:	18d3      	adds	r3, r2, r3
 8000bf8:	f103 0304 	add.w	r3, r3, #4
 8000bfc:	edd3 7a00 	vldr	s15, [r3]
 8000c00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000c04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c08:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

	//Rï¿½ckgabewert erstmal resetten
	temp.VALUE = 0;

	//Eigentliches Werteberechnung durch Faltungsintegral
	for(int i = 0; i < FIR_SIZE; i++)
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	f103 0301 	add.w	r3, r3, #1
 8000c12:	60fb      	str	r3, [r7, #12]
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	2b05      	cmp	r3, #5
 8000c18:	ddc8      	ble.n	8000bac <FIR_FILTER+0x5c>
	{
		temp.VALUE += (temp.FIR_COEFF[i] * temp.CIRC_BUFF[(temp.POS+i)%FIR_SIZE]);
	}

	//Rï¿½ckgabewert des neuen Buffers
	return temp;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	461c      	mov	r4, r3
 8000c1e:	f107 0524 	add.w	r5, r7, #36	; 0x24
 8000c22:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c24:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c26:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c28:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c2e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000c32:	e884 0003 	stmia.w	r4, {r0, r1}
}
 8000c36:	6878      	ldr	r0, [r7, #4]
 8000c38:	f107 0714 	add.w	r7, r7, #20
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bcb0      	pop	{r4, r5, r7}
 8000c40:	b004      	add	sp, #16
 8000c42:	4770      	bx	lr

08000c44 <Initialize_FIR_Filter>:


struct structFIR Initialize_FIR_Filter(struct structFIR temp, int type)
{
 8000c44:	b084      	sub	sp, #16
 8000c46:	b4b0      	push	{r4, r5, r7}
 8000c48:	b085      	sub	sp, #20
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	6078      	str	r0, [r7, #4]
 8000c4e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8000c52:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	//Alle Werte im Ringbuffer auf 0 setzen
	for(int i = 0; i < FIR_SIZE; i++)
 8000c56:	f04f 0300 	mov.w	r3, #0
 8000c5a:	60fb      	str	r3, [r7, #12]
 8000c5c:	e00e      	b.n	8000c7c <Initialize_FIR_Filter+0x38>
		temp.CIRC_BUFF[i] = 0.0;
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000c64:	f107 0220 	add.w	r2, r7, #32
 8000c68:	18d3      	adds	r3, r2, r3
 8000c6a:	f103 0304 	add.w	r3, r3, #4
 8000c6e:	f04f 0200 	mov.w	r2, #0
 8000c72:	601a      	str	r2, [r3, #0]


struct structFIR Initialize_FIR_Filter(struct structFIR temp, int type)
{
	//Alle Werte im Ringbuffer auf 0 setzen
	for(int i = 0; i < FIR_SIZE; i++)
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	f103 0301 	add.w	r3, r3, #1
 8000c7a:	60fb      	str	r3, [r7, #12]
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	2b05      	cmp	r3, #5
 8000c80:	dded      	ble.n	8000c5e <Initialize_FIR_Filter+0x1a>
		temp.CIRC_BUFF[i] = 0.0;

	//Pointer im Circ-Buffer auf 0 setzen
	temp.POS = 0;
 8000c82:	f04f 0300 	mov.w	r3, #0
 8000c86:	65bb      	str	r3, [r7, #88]	; 0x58
	//Filter-Koeffizienten erstellen und im Array befï¿½llen
	switch(type)
	{
	case MOVING_AVERAGE:
	default:
		for(int i = 0; i < FIR_SIZE; i++)
 8000c88:	f04f 0300 	mov.w	r3, #0
 8000c8c:	60bb      	str	r3, [r7, #8]
 8000c8e:	e012      	b.n	8000cb6 <Initialize_FIR_Filter+0x72>
			temp.FIR_COEFF[i] = 1.0/FIR_SIZE;
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	f103 0306 	add.w	r3, r3, #6
 8000c96:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000c9a:	f107 0220 	add.w	r2, r7, #32
 8000c9e:	18d3      	adds	r3, r2, r3
 8000ca0:	f103 0304 	add.w	r3, r3, #4
 8000ca4:	f64a 22ab 	movw	r2, #43691	; 0xaaab
 8000ca8:	f6c3 622a 	movt	r2, #15914	; 0x3e2a
 8000cac:	601a      	str	r2, [r3, #0]
	//Filter-Koeffizienten erstellen und im Array befï¿½llen
	switch(type)
	{
	case MOVING_AVERAGE:
	default:
		for(int i = 0; i < FIR_SIZE; i++)
 8000cae:	68bb      	ldr	r3, [r7, #8]
 8000cb0:	f103 0301 	add.w	r3, r3, #1
 8000cb4:	60bb      	str	r3, [r7, #8]
 8000cb6:	68bb      	ldr	r3, [r7, #8]
 8000cb8:	2b05      	cmp	r3, #5
 8000cba:	dde9      	ble.n	8000c90 <Initialize_FIR_Filter+0x4c>
			temp.FIR_COEFF[i] = 1.0/FIR_SIZE;
		break;
 8000cbc:	bf00      	nop
	}

	return temp;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	461c      	mov	r4, r3
 8000cc2:	f107 0524 	add.w	r5, r7, #36	; 0x24
 8000cc6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cc8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ccc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cd0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cd2:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000cd6:	e884 0003 	stmia.w	r4, {r0, r1}
}
 8000cda:	6878      	ldr	r0, [r7, #4]
 8000cdc:	f107 0714 	add.w	r7, r7, #20
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bcb0      	pop	{r4, r5, r7}
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b083      	sub	sp, #12
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	4603      	mov	r3, r0
 8000cf0:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8000cf2:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8000cf6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000cfa:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000cfe:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8000d02:	79f9      	ldrb	r1, [r7, #7]
 8000d04:	f001 011f 	and.w	r1, r1, #31
 8000d08:	f04f 0001 	mov.w	r0, #1
 8000d0c:	fa00 f101 	lsl.w	r1, r0, r1
 8000d10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000d14:	f107 070c 	add.w	r7, r7, #12
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bc80      	pop	{r7}
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop

08000d20 <NVIC002_EnableIRQ>:
 *    NVIC002_EnableIRQ(&NVIC002_Handle0);
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void NVIC002_EnableIRQ (const NVIC002_HandleType *const Handle) {
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
    NVIC_EnableIRQ((IRQn_Type)(Handle->NodeID));
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	b25b      	sxtb	r3, r3
 8000d30:	4618      	mov	r0, r3
 8000d32:	f7ff ffd9 	bl	8000ce8 <NVIC_EnableIRQ>
}
 8000d36:	f107 0708 	add.w	r7, r7, #8
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop

08000d40 <MPU9150_Setup>:

uint32_t lastUpdate = 0; // used to calculate integration interval
uint16_t counterSensor = 0;

void MPU9150_Setup()
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
	// Read the WHO_AM_I register, this is a good test of communication
	uint8_t c = I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, WHO_AM_I_MPU9150);  // Read WHO_AM_I register for MPU-9150
 8000d46:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8000d4a:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000d4e:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000d52:	f04f 0275 	mov.w	r2, #117	; 0x75
 8000d56:	f7ff fce7 	bl	8000728 <I2Cdev_readByte>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	71fb      	strb	r3, [r7, #7]

	if (c == 0x68 || c == 0x71 || c == 0x73) // WHO_AM_I should always be 0x68 (MPU9150 or MPU9250)
 8000d5e:	79fb      	ldrb	r3, [r7, #7]
 8000d60:	2b68      	cmp	r3, #104	; 0x68
 8000d62:	d005      	beq.n	8000d70 <MPU9150_Setup+0x30>
 8000d64:	79fb      	ldrb	r3, [r7, #7]
 8000d66:	2b71      	cmp	r3, #113	; 0x71
 8000d68:	d002      	beq.n	8000d70 <MPU9150_Setup+0x30>
 8000d6a:	79fb      	ldrb	r3, [r7, #7]
 8000d6c:	2b73      	cmp	r3, #115	; 0x73
 8000d6e:	d112      	bne.n	8000d96 <MPU9150_Setup+0x56>
	{
		if (MPU9150_SelfTest())
 8000d70:	f000 fe16 	bl	80019a0 <MPU9150_SelfTest>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d00d      	beq.n	8000d96 <MPU9150_Setup+0x56>
		{
			MPU9150_Calibrate(); // Calibrate gyro and accelerometers, load biases in bias registers
 8000d7a:	f000 fa89 	bl	8001290 <MPU9150_Calibrate>
			delay(1000);
 8000d7e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d82:	f7ff fd4f 	bl	8000824 <delay>
			MPU9150_Init(); // Inititalize and configure accelerometer and gyroscope
 8000d86:	f000 f80b 	bl	8000da0 <MPU9150_Init>

			NVIC002_EnableIRQ(&NVIC002_Handle3);
 8000d8a:	f24d 3020 	movw	r0, #54048	; 0xd320
 8000d8e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000d92:	f7ff ffc5 	bl	8000d20 <NVIC002_EnableIRQ>
		}
	}
}
 8000d96:	f107 0708 	add.w	r7, r7, #8
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop

08000da0 <MPU9150_Init>:

void MPU9150_Init()
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
	// wake up device
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, PWR_MGMT_1, 0x00); // Clear sleep mode bit (6), enable all sensors
 8000da6:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8000daa:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000dae:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000db2:	f04f 026b 	mov.w	r2, #107	; 0x6b
 8000db6:	f04f 0300 	mov.w	r3, #0
 8000dba:	f7ff fb53 	bl	8000464 <I2Cdev_writeByte>
	delay(100); // Delay 100 ms for PLL to get established on x-axis gyro; should check for PLL ready interrupt
 8000dbe:	f04f 0064 	mov.w	r0, #100	; 0x64
 8000dc2:	f7ff fd2f 	bl	8000824 <delay>

	// get stable time source
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, PWR_MGMT_1, 0x01);  // Set clock source to be PLL with x-axis gyroscope reference, bits 2:0 = 001
 8000dc6:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8000dca:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000dce:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000dd2:	f04f 026b 	mov.w	r2, #107	; 0x6b
 8000dd6:	f04f 0301 	mov.w	r3, #1
 8000dda:	f7ff fb43 	bl	8000464 <I2Cdev_writeByte>
	delay(200);
 8000dde:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 8000de2:	f7ff fd1f 	bl	8000824 <delay>

	// Configure Gyro and Accelerometer
	// Disable FSYNC and set accelerometer and gyro bandwidth to 44 and 42 Hz, respectively;
	// DLPF_CFG = bits 2:0 = 010; this sets the sample rate at 1 kHz for both
	// Minimum delay time is 4.9 ms which sets the fastest rate at ~200 Hz
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, CONFIG, 0x01);
 8000de6:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8000dea:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000dee:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000df2:	f04f 021a 	mov.w	r2, #26
 8000df6:	f04f 0301 	mov.w	r3, #1
 8000dfa:	f7ff fb33 	bl	8000464 <I2Cdev_writeByte>

	// Set sample rate = gyroscope output rate/(1 + SMPLRT_DIV)
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, SMPLRT_DIV, 0x01);  // Use a 200 Hz rate; the same rate set in CONFIG above
 8000dfe:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8000e02:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000e06:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000e0a:	f04f 0219 	mov.w	r2, #25
 8000e0e:	f04f 0301 	mov.w	r3, #1
 8000e12:	f7ff fb27 	bl	8000464 <I2Cdev_writeByte>

	// Set gyroscope full scale range
	// Range selects FS_SEL and AFS_SEL are 0 - 3, so 2-bit values are left-shifted into positions 4:3
	uint8_t c =  I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, GYRO_CONFIG);
 8000e16:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8000e1a:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000e1e:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000e22:	f04f 021b 	mov.w	r2, #27
 8000e26:	f7ff fc7f 	bl	8000728 <I2Cdev_readByte>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	71fb      	strb	r3, [r7, #7]
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, GYRO_CONFIG, c & ~0xE0); // Clear self-test bits [7:5]
 8000e2e:	79fb      	ldrb	r3, [r7, #7]
 8000e30:	f003 031f 	and.w	r3, r3, #31
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8000e3a:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000e3e:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000e42:	f04f 021b 	mov.w	r2, #27
 8000e46:	f7ff fb0d 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, GYRO_CONFIG, c & ~0x18); // Clear AFS bits [4:3]
 8000e4a:	79fb      	ldrb	r3, [r7, #7]
 8000e4c:	f023 0318 	bic.w	r3, r3, #24
 8000e50:	b2db      	uxtb	r3, r3
 8000e52:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8000e56:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000e5a:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000e5e:	f04f 021b 	mov.w	r2, #27
 8000e62:	f7ff faff 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, GYRO_CONFIG, c | Gscale << 3); // Set full scale range for the gyro
 8000e66:	f240 6394 	movw	r3, #1684	; 0x694
 8000e6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000e74:	b2da      	uxtb	r2, r3
 8000e76:	79fb      	ldrb	r3, [r7, #7]
 8000e78:	4313      	orrs	r3, r2
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	b2db      	uxtb	r3, r3
 8000e7e:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8000e82:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000e86:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000e8a:	f04f 021b 	mov.w	r2, #27
 8000e8e:	f7ff fae9 	bl	8000464 <I2Cdev_writeByte>

	// Set accelerometer configuration
	c =  I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ACCEL_CONFIG);
 8000e92:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8000e96:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000e9a:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000e9e:	f04f 021c 	mov.w	r2, #28
 8000ea2:	f7ff fc41 	bl	8000728 <I2Cdev_readByte>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	71fb      	strb	r3, [r7, #7]
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ACCEL_CONFIG, c & ~0xE0); // Clear self-test bits [7:5]
 8000eaa:	79fb      	ldrb	r3, [r7, #7]
 8000eac:	f003 031f 	and.w	r3, r3, #31
 8000eb0:	b2db      	uxtb	r3, r3
 8000eb2:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8000eb6:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000eba:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000ebe:	f04f 021c 	mov.w	r2, #28
 8000ec2:	f7ff facf 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ACCEL_CONFIG, c & ~0x18); // Clear AFS bits [4:3]
 8000ec6:	79fb      	ldrb	r3, [r7, #7]
 8000ec8:	f023 0318 	bic.w	r3, r3, #24
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8000ed2:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000ed6:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000eda:	f04f 021c 	mov.w	r2, #28
 8000ede:	f7ff fac1 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ACCEL_CONFIG, c | Ascale << 3); // Set full scale range for the accelerometer
 8000ee2:	f240 6395 	movw	r3, #1685	; 0x695
 8000ee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000ef0:	b2da      	uxtb	r2, r3
 8000ef2:	79fb      	ldrb	r3, [r7, #7]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8000efe:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000f02:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000f06:	f04f 021c 	mov.w	r2, #28
 8000f0a:	f7ff faab 	bl	8000464 <I2Cdev_writeByte>

	// Configure FIFO
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, INT_ENABLE, 0x00); // Disable all interrupts
 8000f0e:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8000f12:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000f16:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000f1a:	f04f 0238 	mov.w	r2, #56	; 0x38
 8000f1e:	f04f 0300 	mov.w	r3, #0
 8000f22:	f7ff fa9f 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_EN, 0x00);    // Disable FIFO
 8000f26:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8000f2a:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000f2e:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000f32:	f04f 0223 	mov.w	r2, #35	; 0x23
 8000f36:	f04f 0300 	mov.w	r3, #0
 8000f3a:	f7ff fa93 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, USER_CTRL, 0x02);  // Reset I2C master and FIFO and DMP
 8000f3e:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8000f42:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000f46:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000f4a:	f04f 026a 	mov.w	r2, #106	; 0x6a
 8000f4e:	f04f 0302 	mov.w	r3, #2
 8000f52:	f7ff fa87 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, USER_CTRL, 0x00);  // Disable FIFO
 8000f56:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8000f5a:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000f5e:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000f62:	f04f 026a 	mov.w	r2, #106	; 0x6a
 8000f66:	f04f 0300 	mov.w	r3, #0
 8000f6a:	f7ff fa7b 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, INT_PIN_CFG, 0x02);
 8000f6e:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8000f72:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000f76:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000f7a:	f04f 0237 	mov.w	r2, #55	; 0x37
 8000f7e:	f04f 0302 	mov.w	r3, #2
 8000f82:	f7ff fa6f 	bl	8000464 <I2Cdev_writeByte>
	delay(100);
 8000f86:	f04f 0064 	mov.w	r0, #100	; 0x64
 8000f8a:	f7ff fc4b 	bl	8000824 <delay>

	// Read the WHO_AM_I register of the magnetometer, this is a good test of communication
	c = I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,AK8975A_ADDRESS, WHO_AM_I_AK8975A);  // Read WHO_AM_I register for AK8975A
 8000f8e:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8000f92:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000f96:	f04f 0118 	mov.w	r1, #24
 8000f9a:	f04f 0200 	mov.w	r2, #0
 8000f9e:	f7ff fbc3 	bl	8000728 <I2Cdev_readByte>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	71fb      	strb	r3, [r7, #7]
	if (c == 0x48)
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	2b48      	cmp	r3, #72	; 0x48
 8000faa:	d105      	bne.n	8000fb8 <MPU9150_Init+0x218>
		MPU9150_InitAK8975A(magCalibration);
 8000fac:	f240 60bc 	movw	r0, #1724	; 0x6bc
 8000fb0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000fb4:	f000 f8ac 	bl	8001110 <MPU9150_InitAK8975A>

	// Configure Magnetometer for FIFO
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_EN, 0x79); // Enable all sensors for FIFO
 8000fb8:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8000fbc:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000fc0:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000fc4:	f04f 0223 	mov.w	r2, #35	; 0x23
 8000fc8:	f04f 0379 	mov.w	r3, #121	; 0x79
 8000fcc:	f7ff fa4a 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_MST_CTRL, 0x5D);
 8000fd0:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8000fd4:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000fd8:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000fdc:	f04f 0224 	mov.w	r2, #36	; 0x24
 8000fe0:	f04f 035d 	mov.w	r3, #93	; 0x5d
 8000fe4:	f7ff fa3e 	bl	8000464 <I2Cdev_writeByte>
	// Set up auxilliary communication with AK8975A for FIFO read
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_SLV0_ADDR, 0x8C); // Enable and read address (0x0C) of the AK8975A
 8000fe8:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8000fec:	f6c0 0002 	movt	r0, #2050	; 0x802
 8000ff0:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8000ff4:	f04f 0225 	mov.w	r2, #37	; 0x25
 8000ff8:	f04f 038c 	mov.w	r3, #140	; 0x8c
 8000ffc:	f7ff fa32 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_SLV0_REG, 0x02);  // Register within AK8975A from which to start data read
 8001000:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8001004:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001008:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800100c:	f04f 0226 	mov.w	r2, #38	; 0x26
 8001010:	f04f 0302 	mov.w	r3, #2
 8001014:	f7ff fa26 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_SLV0_CTRL, 0xD7); // Read six bytes and swap bytes
 8001018:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 800101c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001020:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001024:	f04f 0227 	mov.w	r2, #39	; 0x27
 8001028:	f04f 03d7 	mov.w	r3, #215	; 0xd7
 800102c:	f7ff fa1a 	bl	8000464 <I2Cdev_writeByte>
	// Initialize AK8975A for write
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_SLV1_ADDR, 0x0C);  // Write address of AK8975A
 8001030:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8001034:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001038:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800103c:	f04f 0228 	mov.w	r2, #40	; 0x28
 8001040:	f04f 030c 	mov.w	r3, #12
 8001044:	f7ff fa0e 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_SLV1_REG, 0x0A);   // Register from within the AK8975 to which to write
 8001048:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 800104c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001050:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001054:	f04f 0229 	mov.w	r2, #41	; 0x29
 8001058:	f04f 030a 	mov.w	r3, #10
 800105c:	f7ff fa02 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_SLV1_DO, 0x01);    // Register that holds output data written into Slave 1 when in write mode
 8001060:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8001064:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001068:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800106c:	f04f 0264 	mov.w	r2, #100	; 0x64
 8001070:	f04f 0301 	mov.w	r3, #1
 8001074:	f7ff f9f6 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_SLV1_CTRL, 0x81);  // Enable Slave 1
 8001078:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 800107c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001080:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001084:	f04f 022a 	mov.w	r2, #42	; 0x2a
 8001088:	f04f 0381 	mov.w	r3, #129	; 0x81
 800108c:	f7ff f9ea 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_SLV4_CTRL, 0x04);
 8001090:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8001094:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001098:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800109c:	f04f 0234 	mov.w	r2, #52	; 0x34
 80010a0:	f04f 0304 	mov.w	r3, #4
 80010a4:	f7ff f9de 	bl	8000464 <I2Cdev_writeByte>

	// Configure Interrupts and Bypass Enable
	// Set interrupt pin active high, push-pull, and clear on read of INT_STATUS, enable I2C_BYPASS_EN so additional chips
	// can join the I2C bus and all can be controlled by the Arduino as master
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, INT_PIN_CFG, 0x00);
 80010a8:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 80010ac:	f6c0 0002 	movt	r0, #2050	; 0x802
 80010b0:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80010b4:	f04f 0237 	mov.w	r2, #55	; 0x37
 80010b8:	f04f 0300 	mov.w	r3, #0
 80010bc:	f7ff f9d2 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, INT_ENABLE, 0x11);  // Enable data ready (bit 0) interrupt
 80010c0:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 80010c4:	f6c0 0002 	movt	r0, #2050	; 0x802
 80010c8:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80010cc:	f04f 0238 	mov.w	r2, #56	; 0x38
 80010d0:	f04f 0311 	mov.w	r3, #17
 80010d4:	f7ff f9c6 	bl	8000464 <I2Cdev_writeByte>

	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_MST_DELAY_CTRL, 0x83); // Enable delay of external sensor data until all data registers have been read
 80010d8:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 80010dc:	f6c0 0002 	movt	r0, #2050	; 0x802
 80010e0:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80010e4:	f04f 0267 	mov.w	r2, #103	; 0x67
 80010e8:	f04f 0383 	mov.w	r3, #131	; 0x83
 80010ec:	f7ff f9ba 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, USER_CTRL, 0x64);
 80010f0:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 80010f4:	f6c0 0002 	movt	r0, #2050	; 0x802
 80010f8:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80010fc:	f04f 026a 	mov.w	r2, #106	; 0x6a
 8001100:	f04f 0364 	mov.w	r3, #100	; 0x64
 8001104:	f7ff f9ae 	bl	8000464 <I2Cdev_writeByte>
#if ATTITUDEALGORITHM == 1
	KALMAN_Init(&kalmanX, 0.01, 0.03, 0.3);
	KALMAN_Init(&kalmanY, 0.01, 0.03, 0.3);
	KALMAN_Init(&kalmanZ, 0.01, 0.03, 0.3);
#endif
}
 8001108:	f107 0708 	add.w	r7, r7, #8
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}

08001110 <MPU9150_InitAK8975A>:

void MPU9150_InitAK8975A(float * destination)
{
 8001110:	b590      	push	{r4, r7, lr}
 8001112:	b087      	sub	sp, #28
 8001114:	af02      	add	r7, sp, #8
 8001116:	6078      	str	r0, [r7, #4]
  uint8_t rawData[3];  // x/y/z gyro register data stored here
  I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,AK8975A_ADDRESS, AK8975A_CNTL, 0x00); // Power down
 8001118:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 800111c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001120:	f04f 0118 	mov.w	r1, #24
 8001124:	f04f 020a 	mov.w	r2, #10
 8001128:	f04f 0300 	mov.w	r3, #0
 800112c:	f7ff f99a 	bl	8000464 <I2Cdev_writeByte>
  delay(10);
 8001130:	f04f 000a 	mov.w	r0, #10
 8001134:	f7ff fb76 	bl	8000824 <delay>
  I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,AK8975A_ADDRESS, AK8975A_CNTL, 0x0F); // Enter Fuse ROM access mode
 8001138:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 800113c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001140:	f04f 0118 	mov.w	r1, #24
 8001144:	f04f 020a 	mov.w	r2, #10
 8001148:	f04f 030f 	mov.w	r3, #15
 800114c:	f7ff f98a 	bl	8000464 <I2Cdev_writeByte>
  delay(10);
 8001150:	f04f 000a 	mov.w	r0, #10
 8001154:	f7ff fb66 	bl	8000824 <delay>
  I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,AK8975A_ADDRESS, AK8975A_ASAX, 3, &rawData[0]);  // Read the x-, y-, and z-axis calibration values
 8001158:	f107 030c 	add.w	r3, r7, #12
 800115c:	9300      	str	r3, [sp, #0]
 800115e:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8001162:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001166:	f04f 0118 	mov.w	r1, #24
 800116a:	f04f 0210 	mov.w	r2, #16
 800116e:	f04f 0303 	mov.w	r3, #3
 8001172:	f7ff f991 	bl	8000498 <I2Cdev_readBytes>
  destination[0] =  (float)(rawData[0] - 128)/256. + 1.; // Return x-axis sensitivity adjustment values
 8001176:	7b3b      	ldrb	r3, [r7, #12]
 8001178:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
 800117c:	ee07 3a10 	vmov	s14, r3
 8001180:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 8001184:	ee17 0a90 	vmov	r0, s15
 8001188:	f024 ff9a 	bl	80260c0 <__aeabi_f2d>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	4610      	mov	r0, r2
 8001192:	4619      	mov	r1, r3
 8001194:	f04f 0200 	mov.w	r2, #0
 8001198:	f04f 0300 	mov.w	r3, #0
 800119c:	f2c4 0370 	movt	r3, #16496	; 0x4070
 80011a0:	f025 f90c 	bl	80263bc <__aeabi_ddiv>
 80011a4:	4602      	mov	r2, r0
 80011a6:	460b      	mov	r3, r1
 80011a8:	4610      	mov	r0, r2
 80011aa:	4619      	mov	r1, r3
 80011ac:	f04f 0200 	mov.w	r2, #0
 80011b0:	f04f 0300 	mov.w	r3, #0
 80011b4:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80011b8:	f024 fe24 	bl	8025e04 <__adddf3>
 80011bc:	4602      	mov	r2, r0
 80011be:	460b      	mov	r3, r1
 80011c0:	4610      	mov	r0, r2
 80011c2:	4619      	mov	r1, r3
 80011c4:	f025 fab2 	bl	802672c <__aeabi_d2f>
 80011c8:	4602      	mov	r2, r0
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	601a      	str	r2, [r3, #0]
  destination[1] =  (float)(rawData[1] - 128)/256. + 1.;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	f103 0404 	add.w	r4, r3, #4
 80011d4:	7b7b      	ldrb	r3, [r7, #13]
 80011d6:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
 80011da:	ee07 3a10 	vmov	s14, r3
 80011de:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 80011e2:	ee17 0a90 	vmov	r0, s15
 80011e6:	f024 ff6b 	bl	80260c0 <__aeabi_f2d>
 80011ea:	4602      	mov	r2, r0
 80011ec:	460b      	mov	r3, r1
 80011ee:	4610      	mov	r0, r2
 80011f0:	4619      	mov	r1, r3
 80011f2:	f04f 0200 	mov.w	r2, #0
 80011f6:	f04f 0300 	mov.w	r3, #0
 80011fa:	f2c4 0370 	movt	r3, #16496	; 0x4070
 80011fe:	f025 f8dd 	bl	80263bc <__aeabi_ddiv>
 8001202:	4602      	mov	r2, r0
 8001204:	460b      	mov	r3, r1
 8001206:	4610      	mov	r0, r2
 8001208:	4619      	mov	r1, r3
 800120a:	f04f 0200 	mov.w	r2, #0
 800120e:	f04f 0300 	mov.w	r3, #0
 8001212:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8001216:	f024 fdf5 	bl	8025e04 <__adddf3>
 800121a:	4602      	mov	r2, r0
 800121c:	460b      	mov	r3, r1
 800121e:	4610      	mov	r0, r2
 8001220:	4619      	mov	r1, r3
 8001222:	f025 fa83 	bl	802672c <__aeabi_d2f>
 8001226:	4603      	mov	r3, r0
 8001228:	6023      	str	r3, [r4, #0]
  destination[2] =  (float)(rawData[2] - 128)/256. + 1.;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	f103 0408 	add.w	r4, r3, #8
 8001230:	7bbb      	ldrb	r3, [r7, #14]
 8001232:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
 8001236:	ee07 3a10 	vmov	s14, r3
 800123a:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 800123e:	ee17 0a90 	vmov	r0, s15
 8001242:	f024 ff3d 	bl	80260c0 <__aeabi_f2d>
 8001246:	4602      	mov	r2, r0
 8001248:	460b      	mov	r3, r1
 800124a:	4610      	mov	r0, r2
 800124c:	4619      	mov	r1, r3
 800124e:	f04f 0200 	mov.w	r2, #0
 8001252:	f04f 0300 	mov.w	r3, #0
 8001256:	f2c4 0370 	movt	r3, #16496	; 0x4070
 800125a:	f025 f8af 	bl	80263bc <__aeabi_ddiv>
 800125e:	4602      	mov	r2, r0
 8001260:	460b      	mov	r3, r1
 8001262:	4610      	mov	r0, r2
 8001264:	4619      	mov	r1, r3
 8001266:	f04f 0200 	mov.w	r2, #0
 800126a:	f04f 0300 	mov.w	r3, #0
 800126e:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8001272:	f024 fdc7 	bl	8025e04 <__adddf3>
 8001276:	4602      	mov	r2, r0
 8001278:	460b      	mov	r3, r1
 800127a:	4610      	mov	r0, r2
 800127c:	4619      	mov	r1, r3
 800127e:	f025 fa55 	bl	802672c <__aeabi_d2f>
 8001282:	4603      	mov	r3, r0
 8001284:	6023      	str	r3, [r4, #0]
}
 8001286:	f107 0714 	add.w	r7, r7, #20
 800128a:	46bd      	mov	sp, r7
 800128c:	bd90      	pop	{r4, r7, pc}
 800128e:	bf00      	nop

08001290 <MPU9150_Calibrate>:

// Function which accumulates gyro and accelerometer data after device initialization. It calculates the average
// of the at-rest readings and then loads the resulting offsets into accelerometer and gyro bias registers.
void MPU9150_Calibrate()
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b096      	sub	sp, #88	; 0x58
 8001294:	af02      	add	r7, sp, #8
	uint8_t data[12]; // data array to hold accelerometer and gyro x, y, z, data
	uint16_t ii, packet_count, fifo_count;
	int32_t gyro_bias[3]  = {0, 0, 0}, accel_bias[3] = {0, 0, 0};
 8001296:	f04f 0300 	mov.w	r3, #0
 800129a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800129c:	f04f 0300 	mov.w	r3, #0
 80012a0:	633b      	str	r3, [r7, #48]	; 0x30
 80012a2:	f04f 0300 	mov.w	r3, #0
 80012a6:	637b      	str	r3, [r7, #52]	; 0x34
 80012a8:	f04f 0300 	mov.w	r3, #0
 80012ac:	623b      	str	r3, [r7, #32]
 80012ae:	f04f 0300 	mov.w	r3, #0
 80012b2:	627b      	str	r3, [r7, #36]	; 0x24
 80012b4:	f04f 0300 	mov.w	r3, #0
 80012b8:	62bb      	str	r3, [r7, #40]	; 0x28

	// reset device, reset all registers, clear gyro and accelerometer bias registers
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, PWR_MGMT_1, 0x80); // Write a one to bit 7 reset bit; toggle reset device
 80012ba:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 80012be:	f6c0 0002 	movt	r0, #2050	; 0x802
 80012c2:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80012c6:	f04f 026b 	mov.w	r2, #107	; 0x6b
 80012ca:	f04f 0380 	mov.w	r3, #128	; 0x80
 80012ce:	f7ff f8c9 	bl	8000464 <I2Cdev_writeByte>
	delay(100);
 80012d2:	f04f 0064 	mov.w	r0, #100	; 0x64
 80012d6:	f7ff faa5 	bl	8000824 <delay>

	// get stable time source
	// Set clock source to be PLL with x-axis gyroscope reference, bits 2:0 = 001
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, PWR_MGMT_1, 0x01);
 80012da:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 80012de:	f6c0 0002 	movt	r0, #2050	; 0x802
 80012e2:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80012e6:	f04f 026b 	mov.w	r2, #107	; 0x6b
 80012ea:	f04f 0301 	mov.w	r3, #1
 80012ee:	f7ff f8b9 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, PWR_MGMT_2, 0x00);
 80012f2:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 80012f6:	f6c0 0002 	movt	r0, #2050	; 0x802
 80012fa:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80012fe:	f04f 026c 	mov.w	r2, #108	; 0x6c
 8001302:	f04f 0300 	mov.w	r3, #0
 8001306:	f7ff f8ad 	bl	8000464 <I2Cdev_writeByte>
	delay(200);
 800130a:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 800130e:	f7ff fa89 	bl	8000824 <delay>

	// Configure device for bias calculation
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, INT_ENABLE, 0x00);   // Disable all interrupts
 8001312:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8001316:	f6c0 0002 	movt	r0, #2050	; 0x802
 800131a:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800131e:	f04f 0238 	mov.w	r2, #56	; 0x38
 8001322:	f04f 0300 	mov.w	r3, #0
 8001326:	f7ff f89d 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_EN, 0x00);      // Disable FIFO
 800132a:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 800132e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001332:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001336:	f04f 0223 	mov.w	r2, #35	; 0x23
 800133a:	f04f 0300 	mov.w	r3, #0
 800133e:	f7ff f891 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, PWR_MGMT_1, 0x00);   // Turn on internal clock source
 8001342:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8001346:	f6c0 0002 	movt	r0, #2050	; 0x802
 800134a:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800134e:	f04f 026b 	mov.w	r2, #107	; 0x6b
 8001352:	f04f 0300 	mov.w	r3, #0
 8001356:	f7ff f885 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, I2C_MST_CTRL, 0x00); // Disable I2C master
 800135a:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 800135e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001362:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001366:	f04f 0224 	mov.w	r2, #36	; 0x24
 800136a:	f04f 0300 	mov.w	r3, #0
 800136e:	f7ff f879 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, USER_CTRL, 0x00);    // Disable FIFO and I2C master modes
 8001372:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8001376:	f6c0 0002 	movt	r0, #2050	; 0x802
 800137a:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800137e:	f04f 026a 	mov.w	r2, #106	; 0x6a
 8001382:	f04f 0300 	mov.w	r3, #0
 8001386:	f7ff f86d 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, USER_CTRL, 0x0C);    // Reset FIFO and DMP
 800138a:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 800138e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001392:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001396:	f04f 026a 	mov.w	r2, #106	; 0x6a
 800139a:	f04f 030c 	mov.w	r3, #12
 800139e:	f7ff f861 	bl	8000464 <I2Cdev_writeByte>
	delay(15);
 80013a2:	f04f 000f 	mov.w	r0, #15
 80013a6:	f7ff fa3d 	bl	8000824 <delay>

	// Configure MPU6050 gyro and accelerometer for bias calculation
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, CONFIG, 0x01);      // Set low-pass filter to 188 Hz
 80013aa:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 80013ae:	f6c0 0002 	movt	r0, #2050	; 0x802
 80013b2:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80013b6:	f04f 021a 	mov.w	r2, #26
 80013ba:	f04f 0301 	mov.w	r3, #1
 80013be:	f7ff f851 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, SMPLRT_DIV, 0x00);  // Set sample rate to 1 kHz
 80013c2:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 80013c6:	f6c0 0002 	movt	r0, #2050	; 0x802
 80013ca:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80013ce:	f04f 0219 	mov.w	r2, #25
 80013d2:	f04f 0300 	mov.w	r3, #0
 80013d6:	f7ff f845 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, GYRO_CONFIG, 0x00);  // Set gyro full-scale to 250 degrees per second, maximum sensitivity
 80013da:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 80013de:	f6c0 0002 	movt	r0, #2050	; 0x802
 80013e2:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80013e6:	f04f 021b 	mov.w	r2, #27
 80013ea:	f04f 0300 	mov.w	r3, #0
 80013ee:	f7ff f839 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ACCEL_CONFIG, 0x00); // Set accelerometer full-scale to 2 g, maximum sensitivity
 80013f2:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 80013f6:	f6c0 0002 	movt	r0, #2050	; 0x802
 80013fa:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80013fe:	f04f 021c 	mov.w	r2, #28
 8001402:	f04f 0300 	mov.w	r3, #0
 8001406:	f7ff f82d 	bl	8000464 <I2Cdev_writeByte>

	uint16_t  accelsensitivity = 16384;  // = 16384 LSB/g
 800140a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800140e:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

	// Configure FIFO to capture accelerometer and gyro data for bias calculation
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, USER_CTRL, 0x40);   // Enable FIFO
 8001412:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8001416:	f6c0 0002 	movt	r0, #2050	; 0x802
 800141a:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800141e:	f04f 026a 	mov.w	r2, #106	; 0x6a
 8001422:	f04f 0340 	mov.w	r3, #64	; 0x40
 8001426:	f7ff f81d 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_EN, 0x78);     // Enable gyro and accelerometer sensors for FIFO  (max size 1024 bytes in MPU-6050)
 800142a:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 800142e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001432:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001436:	f04f 0223 	mov.w	r2, #35	; 0x23
 800143a:	f04f 0378 	mov.w	r3, #120	; 0x78
 800143e:	f7ff f811 	bl	8000464 <I2Cdev_writeByte>
	delay(80); // accumulate 80 samples in 80 milliseconds = 960 bytes
 8001442:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001446:	f7ff f9ed 	bl	8000824 <delay>

	// At end of sample accumulation, turn off FIFO sensor read
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_EN, 0x00);        // Disable gyro and accelerometer sensors for FIFO
 800144a:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 800144e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001452:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001456:	f04f 0223 	mov.w	r2, #35	; 0x23
 800145a:	f04f 0300 	mov.w	r3, #0
 800145e:	f7ff f801 	bl	8000464 <I2Cdev_writeByte>
	I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_COUNTH, 2, &data[0]); // read FIFO sample count
 8001462:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001466:	9300      	str	r3, [sp, #0]
 8001468:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 800146c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001470:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001474:	f04f 0272 	mov.w	r2, #114	; 0x72
 8001478:	f04f 0302 	mov.w	r3, #2
 800147c:	f7ff f80c 	bl	8000498 <I2Cdev_readBytes>
	fifo_count = ((uint16_t)data[0] << 8) | data[1];
 8001480:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001484:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001488:	b29a      	uxth	r2, r3
 800148a:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800148e:	4313      	orrs	r3, r2
 8001490:	b29b      	uxth	r3, r3
 8001492:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	packet_count = fifo_count/12;// How many sets of full gyro and accelerometer data for averaging
 8001496:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 800149a:	f64a 23ab 	movw	r3, #43691	; 0xaaab
 800149e:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
 80014a2:	fba3 1302 	umull	r1, r3, r3, r2
 80014a6:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80014aa:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

	for (ii = 0; ii < packet_count; ii++)
 80014ae:	f04f 0300 	mov.w	r3, #0
 80014b2:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80014b6:	e080      	b.n	80015ba <MPU9150_Calibrate+0x32a>
	{
		int16_t accel_temp[3] = {0, 0, 0}, gyro_temp[3] = {0, 0, 0};
 80014b8:	f04f 0300 	mov.w	r3, #0
 80014bc:	813b      	strh	r3, [r7, #8]
 80014be:	f04f 0300 	mov.w	r3, #0
 80014c2:	817b      	strh	r3, [r7, #10]
 80014c4:	f04f 0300 	mov.w	r3, #0
 80014c8:	81bb      	strh	r3, [r7, #12]
 80014ca:	f04f 0300 	mov.w	r3, #0
 80014ce:	803b      	strh	r3, [r7, #0]
 80014d0:	f04f 0300 	mov.w	r3, #0
 80014d4:	807b      	strh	r3, [r7, #2]
 80014d6:	f04f 0300 	mov.w	r3, #0
 80014da:	80bb      	strh	r3, [r7, #4]
		I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_R_W, 12, &data[0]); // read data for averaging
 80014dc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80014e0:	9300      	str	r3, [sp, #0]
 80014e2:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 80014e6:	f6c0 0002 	movt	r0, #2050	; 0x802
 80014ea:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80014ee:	f04f 0274 	mov.w	r2, #116	; 0x74
 80014f2:	f04f 030c 	mov.w	r3, #12
 80014f6:	f7fe ffcf 	bl	8000498 <I2Cdev_readBytes>
		accel_temp[0] = (int16_t) (((int16_t)data[0] << 8) | data[1]  ) ;  // Form signed 16-bit integer for each sample in FIFO
 80014fa:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80014fe:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001502:	b29a      	uxth	r2, r3
 8001504:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001508:	4313      	orrs	r3, r2
 800150a:	b29b      	uxth	r3, r3
 800150c:	813b      	strh	r3, [r7, #8]
		accel_temp[1] = (int16_t) (((int16_t)data[2] << 8) | data[3]  ) ;
 800150e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8001512:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001516:	b29a      	uxth	r2, r3
 8001518:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800151c:	4313      	orrs	r3, r2
 800151e:	b29b      	uxth	r3, r3
 8001520:	817b      	strh	r3, [r7, #10]
		accel_temp[2] = (int16_t) (((int16_t)data[4] << 8) | data[5]  ) ;
 8001522:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001526:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800152a:	b29a      	uxth	r2, r3
 800152c:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8001530:	4313      	orrs	r3, r2
 8001532:	b29b      	uxth	r3, r3
 8001534:	81bb      	strh	r3, [r7, #12]
		gyro_temp[0]  = (int16_t) (((int16_t)data[6] << 8) | data[7]  ) ;
 8001536:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800153a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800153e:	b29a      	uxth	r2, r3
 8001540:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001544:	4313      	orrs	r3, r2
 8001546:	b29b      	uxth	r3, r3
 8001548:	803b      	strh	r3, [r7, #0]
		gyro_temp[1]  = (int16_t) (((int16_t)data[8] << 8) | data[9]  ) ;
 800154a:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 800154e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001552:	b29a      	uxth	r2, r3
 8001554:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8001558:	4313      	orrs	r3, r2
 800155a:	b29b      	uxth	r3, r3
 800155c:	807b      	strh	r3, [r7, #2]
		gyro_temp[2]  = (int16_t) (((int16_t)data[10] << 8) | data[11]) ;
 800155e:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8001562:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001566:	b29a      	uxth	r2, r3
 8001568:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800156c:	4313      	orrs	r3, r2
 800156e:	b29b      	uxth	r3, r3
 8001570:	80bb      	strh	r3, [r7, #4]

		accel_bias[0] += (int32_t) accel_temp[0]; // Sum individual signed 16-bit biases to get accumulated signed 32-bit biases
 8001572:	6a3a      	ldr	r2, [r7, #32]
 8001574:	893b      	ldrh	r3, [r7, #8]
 8001576:	b21b      	sxth	r3, r3
 8001578:	18d3      	adds	r3, r2, r3
 800157a:	623b      	str	r3, [r7, #32]
		accel_bias[1] += (int32_t) accel_temp[1];
 800157c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800157e:	897b      	ldrh	r3, [r7, #10]
 8001580:	b21b      	sxth	r3, r3
 8001582:	18d3      	adds	r3, r2, r3
 8001584:	627b      	str	r3, [r7, #36]	; 0x24
		accel_bias[2] += (int32_t) accel_temp[2];
 8001586:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001588:	89bb      	ldrh	r3, [r7, #12]
 800158a:	b21b      	sxth	r3, r3
 800158c:	18d3      	adds	r3, r2, r3
 800158e:	62bb      	str	r3, [r7, #40]	; 0x28
		gyro_bias[0]  += (int32_t) gyro_temp[0];
 8001590:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001592:	883b      	ldrh	r3, [r7, #0]
 8001594:	b21b      	sxth	r3, r3
 8001596:	18d3      	adds	r3, r2, r3
 8001598:	62fb      	str	r3, [r7, #44]	; 0x2c
		gyro_bias[1]  += (int32_t) gyro_temp[1];
 800159a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800159c:	887b      	ldrh	r3, [r7, #2]
 800159e:	b21b      	sxth	r3, r3
 80015a0:	18d3      	adds	r3, r2, r3
 80015a2:	633b      	str	r3, [r7, #48]	; 0x30
		gyro_bias[2]  += (int32_t) gyro_temp[2];
 80015a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80015a6:	88bb      	ldrh	r3, [r7, #4]
 80015a8:	b21b      	sxth	r3, r3
 80015aa:	18d3      	adds	r3, r2, r3
 80015ac:	637b      	str	r3, [r7, #52]	; 0x34
	I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_EN, 0x00);        // Disable gyro and accelerometer sensors for FIFO
	I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_COUNTH, 2, &data[0]); // read FIFO sample count
	fifo_count = ((uint16_t)data[0] << 8) | data[1];
	packet_count = fifo_count/12;// How many sets of full gyro and accelerometer data for averaging

	for (ii = 0; ii < packet_count; ii++)
 80015ae:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80015b2:	f103 0301 	add.w	r3, r3, #1
 80015b6:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80015ba:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 80015be:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80015c2:	429a      	cmp	r2, r3
 80015c4:	f4ff af78 	bcc.w	80014b8 <MPU9150_Calibrate+0x228>
		gyro_bias[0]  += (int32_t) gyro_temp[0];
		gyro_bias[1]  += (int32_t) gyro_temp[1];
		gyro_bias[2]  += (int32_t) gyro_temp[2];
	}

	accel_bias[0] /= (int32_t) packet_count; // Normalize sums to get average count biases
 80015c8:	6a3a      	ldr	r2, [r7, #32]
 80015ca:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80015ce:	fb92 f3f3 	sdiv	r3, r2, r3
 80015d2:	623b      	str	r3, [r7, #32]
    accel_bias[1] /= (int32_t) packet_count;
 80015d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015d6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80015da:	fb92 f3f3 	sdiv	r3, r2, r3
 80015de:	627b      	str	r3, [r7, #36]	; 0x24
    accel_bias[2] /= (int32_t) packet_count;
 80015e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80015e2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80015e6:	fb92 f3f3 	sdiv	r3, r2, r3
 80015ea:	62bb      	str	r3, [r7, #40]	; 0x28
    gyro_bias[0]  /= (int32_t) packet_count;
 80015ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80015ee:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80015f2:	fb92 f3f3 	sdiv	r3, r2, r3
 80015f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    gyro_bias[1]  /= (int32_t) packet_count;
 80015f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80015fa:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80015fe:	fb92 f3f3 	sdiv	r3, r2, r3
 8001602:	633b      	str	r3, [r7, #48]	; 0x30
    gyro_bias[2]  /= (int32_t) packet_count;
 8001604:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001606:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800160a:	fb92 f3f3 	sdiv	r3, r2, r3
 800160e:	637b      	str	r3, [r7, #52]	; 0x34

    if(accel_bias[2] > 0L)
 8001610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001612:	2b00      	cmp	r3, #0
 8001614:	dd05      	ble.n	8001622 <MPU9150_Calibrate+0x392>
    	accel_bias[2] -= (int32_t) accelsensitivity;  // Remove gravity from the z-axis accelerometer bias calculation
 8001616:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001618:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001620:	e004      	b.n	800162c <MPU9150_Calibrate+0x39c>
    else
    	accel_bias[2] += (int32_t) accelsensitivity;
 8001622:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001624:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8001628:	18d3      	adds	r3, r2, r3
 800162a:	62bb      	str	r3, [r7, #40]	; 0x28

    // Construct the gyro biases for push to the hardware gyro bias registers, which are reset to zero upon device startup
    data[0] = (-gyro_bias[0]/4  >> 8) & 0xFF; // Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format
 800162c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800162e:	f1c3 0300 	rsb	r3, r3, #0
 8001632:	2b00      	cmp	r3, #0
 8001634:	da01      	bge.n	800163a <MPU9150_Calibrate+0x3aa>
 8001636:	f103 0303 	add.w	r3, r3, #3
 800163a:	ea4f 03a3 	mov.w	r3, r3, asr #2
 800163e:	ea4f 2323 	mov.w	r3, r3, asr #8
 8001642:	b2db      	uxtb	r3, r3
 8001644:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    data[1] = (-gyro_bias[0]/4)       & 0xFF; // Biases are additive, so change sign on calculated average gyro biases
 8001648:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800164a:	f1c3 0300 	rsb	r3, r3, #0
 800164e:	2b00      	cmp	r3, #0
 8001650:	da01      	bge.n	8001656 <MPU9150_Calibrate+0x3c6>
 8001652:	f103 0303 	add.w	r3, r3, #3
 8001656:	ea4f 03a3 	mov.w	r3, r3, asr #2
 800165a:	b2db      	uxtb	r3, r3
 800165c:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
    data[2] = (-gyro_bias[1]/4  >> 8) & 0xFF;
 8001660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001662:	f1c3 0300 	rsb	r3, r3, #0
 8001666:	2b00      	cmp	r3, #0
 8001668:	da01      	bge.n	800166e <MPU9150_Calibrate+0x3de>
 800166a:	f103 0303 	add.w	r3, r3, #3
 800166e:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8001672:	ea4f 2323 	mov.w	r3, r3, asr #8
 8001676:	b2db      	uxtb	r3, r3
 8001678:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    data[3] = (-gyro_bias[1]/4)       & 0xFF;
 800167c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800167e:	f1c3 0300 	rsb	r3, r3, #0
 8001682:	2b00      	cmp	r3, #0
 8001684:	da01      	bge.n	800168a <MPU9150_Calibrate+0x3fa>
 8001686:	f103 0303 	add.w	r3, r3, #3
 800168a:	ea4f 03a3 	mov.w	r3, r3, asr #2
 800168e:	b2db      	uxtb	r3, r3
 8001690:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    data[4] = (-gyro_bias[2]/4  >> 8) & 0xFF;
 8001694:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001696:	f1c3 0300 	rsb	r3, r3, #0
 800169a:	2b00      	cmp	r3, #0
 800169c:	da01      	bge.n	80016a2 <MPU9150_Calibrate+0x412>
 800169e:	f103 0303 	add.w	r3, r3, #3
 80016a2:	ea4f 03a3 	mov.w	r3, r3, asr #2
 80016a6:	ea4f 2323 	mov.w	r3, r3, asr #8
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    data[5] = (-gyro_bias[2]/4)       & 0xFF;
 80016b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016b2:	f1c3 0300 	rsb	r3, r3, #0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	da01      	bge.n	80016be <MPU9150_Calibrate+0x42e>
 80016ba:	f103 0303 	add.w	r3, r3, #3
 80016be:	ea4f 03a3 	mov.w	r3, r3, asr #2
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

    // Push gyro biases to hardware registers
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, XG_OFFS_USRH, data[0]);
 80016c8:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80016cc:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 80016d0:	f6c0 0002 	movt	r0, #2050	; 0x802
 80016d4:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80016d8:	f04f 0213 	mov.w	r2, #19
 80016dc:	f7fe fec2 	bl	8000464 <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, XG_OFFS_USRL, data[1]);
 80016e0:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80016e4:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 80016e8:	f6c0 0002 	movt	r0, #2050	; 0x802
 80016ec:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80016f0:	f04f 0214 	mov.w	r2, #20
 80016f4:	f7fe feb6 	bl	8000464 <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, YG_OFFS_USRH, data[2]);
 80016f8:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80016fc:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8001700:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001704:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001708:	f04f 0215 	mov.w	r2, #21
 800170c:	f7fe feaa 	bl	8000464 <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, YG_OFFS_USRL, data[3]);
 8001710:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001714:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8001718:	f6c0 0002 	movt	r0, #2050	; 0x802
 800171c:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001720:	f04f 0216 	mov.w	r2, #22
 8001724:	f7fe fe9e 	bl	8000464 <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ZG_OFFS_USRH, data[4]);
 8001728:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800172c:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8001730:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001734:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001738:	f04f 0217 	mov.w	r2, #23
 800173c:	f7fe fe92 	bl	8000464 <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ZG_OFFS_USRL, data[5]);
 8001740:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8001744:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8001748:	f6c0 0002 	movt	r0, #2050	; 0x802
 800174c:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001750:	f04f 0218 	mov.w	r2, #24
 8001754:	f7fe fe86 	bl	8000464 <I2Cdev_writeByte>
    // factory trim values which must be added to the calculated accelerometer biases; on boot up these registers will hold
    // non-zero values. In addition, bit 0 of the lower byte must be preserved since it is used for temperature
    // compensation calculations. Accelerometer bias registers expect bias input as 2048 LSB per g, so that
    // the accelerometer biases calculated above must be divided by 8.

    int32_t accel_bias_reg[3] = {0, 0, 0}; // A place to hold the factory accelerometer trim biases
 8001758:	f04f 0300 	mov.w	r3, #0
 800175c:	617b      	str	r3, [r7, #20]
 800175e:	f04f 0300 	mov.w	r3, #0
 8001762:	61bb      	str	r3, [r7, #24]
 8001764:	f04f 0300 	mov.w	r3, #0
 8001768:	61fb      	str	r3, [r7, #28]
    I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, XA_OFFSET_H, 2, &data[0]); // Read factory accelerometer trim values
 800176a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800176e:	9300      	str	r3, [sp, #0]
 8001770:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8001774:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001778:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800177c:	f04f 0206 	mov.w	r2, #6
 8001780:	f04f 0302 	mov.w	r3, #2
 8001784:	f7fe fe88 	bl	8000498 <I2Cdev_readBytes>
    accel_bias_reg[0] = (int16_t) ((int16_t)data[0] << 8) | data[1];
 8001788:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800178c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001790:	b29b      	uxth	r3, r3
 8001792:	b21a      	sxth	r2, r3
 8001794:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001798:	4313      	orrs	r3, r2
 800179a:	617b      	str	r3, [r7, #20]
    I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, YA_OFFSET_H, 2, &data[0]);
 800179c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80017a0:	9300      	str	r3, [sp, #0]
 80017a2:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 80017a6:	f6c0 0002 	movt	r0, #2050	; 0x802
 80017aa:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80017ae:	f04f 0208 	mov.w	r2, #8
 80017b2:	f04f 0302 	mov.w	r3, #2
 80017b6:	f7fe fe6f 	bl	8000498 <I2Cdev_readBytes>
    accel_bias_reg[1] = (int16_t) ((int16_t)data[0] << 8) | data[1];
 80017ba:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80017be:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80017c2:	b29b      	uxth	r3, r3
 80017c4:	b21a      	sxth	r2, r3
 80017c6:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80017ca:	4313      	orrs	r3, r2
 80017cc:	61bb      	str	r3, [r7, #24]
    I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ZA_OFFSET_H, 2, &data[0]);
 80017ce:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80017d2:	9300      	str	r3, [sp, #0]
 80017d4:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 80017d8:	f6c0 0002 	movt	r0, #2050	; 0x802
 80017dc:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80017e0:	f04f 020a 	mov.w	r2, #10
 80017e4:	f04f 0302 	mov.w	r3, #2
 80017e8:	f7fe fe56 	bl	8000498 <I2Cdev_readBytes>
    accel_bias_reg[2] = (int16_t) ((int16_t)data[0] << 8) | data[1];
 80017ec:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80017f0:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80017f4:	b29b      	uxth	r3, r3
 80017f6:	b21a      	sxth	r2, r3
 80017f8:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80017fc:	4313      	orrs	r3, r2
 80017fe:	61fb      	str	r3, [r7, #28]

    uint32_t mask = 1uL; // Define mask for temperature compensation bit 0 of lower byte of accelerometer bias registers
 8001800:	f04f 0301 	mov.w	r3, #1
 8001804:	647b      	str	r3, [r7, #68]	; 0x44
    uint8_t mask_bit[3] = {0, 0, 0}; // Define array to hold mask bit for each accelerometer bias axis
 8001806:	f04f 0300 	mov.w	r3, #0
 800180a:	743b      	strb	r3, [r7, #16]
 800180c:	f04f 0300 	mov.w	r3, #0
 8001810:	747b      	strb	r3, [r7, #17]
 8001812:	f04f 0300 	mov.w	r3, #0
 8001816:	74bb      	strb	r3, [r7, #18]

    for(ii = 0; ii < 3; ii++)
 8001818:	f04f 0300 	mov.w	r3, #0
 800181c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8001820:	e01c      	b.n	800185c <MPU9150_Calibrate+0x5cc>
    {
    	if(accel_bias_reg[ii] & mask)
 8001822:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001826:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800182a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800182e:	18d3      	adds	r3, r2, r3
 8001830:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8001834:	461a      	mov	r2, r3
 8001836:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001838:	4013      	ands	r3, r2
 800183a:	2b00      	cmp	r3, #0
 800183c:	d008      	beq.n	8001850 <MPU9150_Calibrate+0x5c0>
    		mask_bit[ii] = 0x01; // If temperature compensation bit is set, record that fact in mask_bit
 800183e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001842:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001846:	18cb      	adds	r3, r1, r3
 8001848:	f04f 0201 	mov.w	r2, #1
 800184c:	f803 2c40 	strb.w	r2, [r3, #-64]
    accel_bias_reg[2] = (int16_t) ((int16_t)data[0] << 8) | data[1];

    uint32_t mask = 1uL; // Define mask for temperature compensation bit 0 of lower byte of accelerometer bias registers
    uint8_t mask_bit[3] = {0, 0, 0}; // Define array to hold mask bit for each accelerometer bias axis

    for(ii = 0; ii < 3; ii++)
 8001850:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001854:	f103 0301 	add.w	r3, r3, #1
 8001858:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800185c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001860:	2b02      	cmp	r3, #2
 8001862:	d9de      	bls.n	8001822 <MPU9150_Calibrate+0x592>
    	if(accel_bias_reg[ii] & mask)
    		mask_bit[ii] = 0x01; // If temperature compensation bit is set, record that fact in mask_bit
    }

    // Construct total accelerometer bias, including calculated average accelerometer bias from above
    accel_bias_reg[0] -= (accel_bias[0]/8); // Subtract calculated averaged accelerometer bias scaled to 2048 LSB/g (16 g full scale)
 8001864:	697a      	ldr	r2, [r7, #20]
 8001866:	6a3b      	ldr	r3, [r7, #32]
 8001868:	2b00      	cmp	r3, #0
 800186a:	da01      	bge.n	8001870 <MPU9150_Calibrate+0x5e0>
 800186c:	f103 0307 	add.w	r3, r3, #7
 8001870:	ea4f 03e3 	mov.w	r3, r3, asr #3
 8001874:	1ad3      	subs	r3, r2, r3
 8001876:	617b      	str	r3, [r7, #20]
    accel_bias_reg[1] -= (accel_bias[1]/8);
 8001878:	69ba      	ldr	r2, [r7, #24]
 800187a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800187c:	2b00      	cmp	r3, #0
 800187e:	da01      	bge.n	8001884 <MPU9150_Calibrate+0x5f4>
 8001880:	f103 0307 	add.w	r3, r3, #7
 8001884:	ea4f 03e3 	mov.w	r3, r3, asr #3
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	61bb      	str	r3, [r7, #24]
    accel_bias_reg[2] -= (accel_bias[2]/8);
 800188c:	69fa      	ldr	r2, [r7, #28]
 800188e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001890:	2b00      	cmp	r3, #0
 8001892:	da01      	bge.n	8001898 <MPU9150_Calibrate+0x608>
 8001894:	f103 0307 	add.w	r3, r3, #7
 8001898:	ea4f 03e3 	mov.w	r3, r3, asr #3
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	61fb      	str	r3, [r7, #28]

    data[0] = (accel_bias_reg[0] >> 8) & 0xFF;
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	ea4f 2323 	mov.w	r3, r3, asr #8
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    data[1] = (accel_bias_reg[0])      & 0xFF;
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	b2db      	uxtb	r3, r3
 80018b0:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
    data[1] = data[1] | mask_bit[0]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 80018b4:	f897 2039 	ldrb.w	r2, [r7, #57]	; 0x39
 80018b8:	7c3b      	ldrb	r3, [r7, #16]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
    data[2] = (accel_bias_reg[1] >> 8) & 0xFF;
 80018c2:	69bb      	ldr	r3, [r7, #24]
 80018c4:	ea4f 2323 	mov.w	r3, r3, asr #8
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    data[3] = (accel_bias_reg[1])      & 0xFF;
 80018ce:	69bb      	ldr	r3, [r7, #24]
 80018d0:	b2db      	uxtb	r3, r3
 80018d2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    data[3] = data[3] | mask_bit[1]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 80018d6:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 80018da:	7c7b      	ldrb	r3, [r7, #17]
 80018dc:	4313      	orrs	r3, r2
 80018de:	b2db      	uxtb	r3, r3
 80018e0:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    data[4] = (accel_bias_reg[2] >> 8) & 0xFF;
 80018e4:	69fb      	ldr	r3, [r7, #28]
 80018e6:	ea4f 2323 	mov.w	r3, r3, asr #8
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    data[5] = (accel_bias_reg[2])      & 0xFF;
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
    data[5] = data[5] | mask_bit[2]; // preserve temperature compensation bit when writing back to accelerometer bias registers
 80018f8:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80018fc:	7cbb      	ldrb	r3, [r7, #18]
 80018fe:	4313      	orrs	r3, r2
 8001900:	b2db      	uxtb	r3, r3
 8001902:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

    // Push accelerometer biases to hardware registers
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, XA_OFFSET_H, data[0]);
 8001906:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800190a:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 800190e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001912:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001916:	f04f 0206 	mov.w	r2, #6
 800191a:	f7fe fda3 	bl	8000464 <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, XA_OFFSET_L_TC, data[1]);
 800191e:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001922:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8001926:	f6c0 0002 	movt	r0, #2050	; 0x802
 800192a:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800192e:	f04f 0207 	mov.w	r2, #7
 8001932:	f7fe fd97 	bl	8000464 <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, YA_OFFSET_H, data[2]);
 8001936:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800193a:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 800193e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001942:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001946:	f04f 0208 	mov.w	r2, #8
 800194a:	f7fe fd8b 	bl	8000464 <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, YA_OFFSET_L_TC, data[3]);
 800194e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001952:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8001956:	f6c0 0002 	movt	r0, #2050	; 0x802
 800195a:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800195e:	f04f 0209 	mov.w	r2, #9
 8001962:	f7fe fd7f 	bl	8000464 <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ZA_OFFSET_H, data[4]);
 8001966:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800196a:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 800196e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001972:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001976:	f04f 020a 	mov.w	r2, #10
 800197a:	f7fe fd73 	bl	8000464 <I2Cdev_writeByte>
    I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ZA_OFFSET_L_TC, data[5]);
 800197e:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8001982:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8001986:	f6c0 0002 	movt	r0, #2050	; 0x802
 800198a:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800198e:	f04f 020b 	mov.w	r2, #11
 8001992:	f7fe fd67 	bl	8000464 <I2Cdev_writeByte>
}
 8001996:	f107 0750 	add.w	r7, r7, #80	; 0x50
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop

080019a0 <MPU9150_SelfTest>:

// Accelerometer and gyroscope self test; check calibration wrt factory settings
bool MPU9150_SelfTest() // Should return percent deviation from factory trim values, +/- 14 or less deviation is a pass
{
 80019a0:	b5b0      	push	{r4, r5, r7, lr}
 80019a2:	b090      	sub	sp, #64	; 0x40
 80019a4:	af00      	add	r7, sp, #0
   uint8_t selfTest[6];
   float factoryTrim[6];
   float result[6];

   // Configure the accelerometer for self-test
   I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, ACCEL_CONFIG, 0xF0); // Enable self test on all three axes and set accelerometer range to +/- 8 g
 80019a6:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 80019aa:	f6c0 0002 	movt	r0, #2050	; 0x802
 80019ae:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80019b2:	f04f 021c 	mov.w	r2, #28
 80019b6:	f04f 03f0 	mov.w	r3, #240	; 0xf0
 80019ba:	f7fe fd53 	bl	8000464 <I2Cdev_writeByte>
   I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, GYRO_CONFIG,  0xE0); // Enable self test on all three axes and set gyro range to +/- 250 degrees/s
 80019be:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 80019c2:	f6c0 0002 	movt	r0, #2050	; 0x802
 80019c6:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80019ca:	f04f 021b 	mov.w	r2, #27
 80019ce:	f04f 03e0 	mov.w	r3, #224	; 0xe0
 80019d2:	f7fe fd47 	bl	8000464 <I2Cdev_writeByte>
   delay(250);  // Delay a while to let the device execute the self-test
 80019d6:	f04f 00fa 	mov.w	r0, #250	; 0xfa
 80019da:	f7fe ff23 	bl	8000824 <delay>
   rawData[0] = I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, SELF_TEST_X); // X-axis self-test results
 80019de:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 80019e2:	f6c0 0002 	movt	r0, #2050	; 0x802
 80019e6:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80019ea:	f04f 020d 	mov.w	r2, #13
 80019ee:	f7fe fe9b 	bl	8000728 <I2Cdev_readByte>
 80019f2:	4603      	mov	r3, r0
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
   rawData[1] = I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, SELF_TEST_Y); // Y-axis self-test results
 80019fa:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 80019fe:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001a02:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001a06:	f04f 020e 	mov.w	r2, #14
 8001a0a:	f7fe fe8d 	bl	8000728 <I2Cdev_readByte>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
   rawData[2] = I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, SELF_TEST_Z); // Z-axis self-test results
 8001a16:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8001a1a:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001a1e:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001a22:	f04f 020f 	mov.w	r2, #15
 8001a26:	f7fe fe7f 	bl	8000728 <I2Cdev_readByte>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
   rawData[3] = I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, SELF_TEST_A); // Mixed-axis self-test results
 8001a32:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8001a36:	f6c0 0002 	movt	r0, #2050	; 0x802
 8001a3a:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8001a3e:	f04f 0210 	mov.w	r2, #16
 8001a42:	f7fe fe71 	bl	8000728 <I2Cdev_readByte>
 8001a46:	4603      	mov	r3, r0
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
   // Extract the acceleration test results first
   selfTest[0] = (rawData[0] >> 3) | (rawData[3] & 0x30) >> 4 ; // XA_TEST result is a five-bit unsigned integer
 8001a4e:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001a52:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001a56:	b2db      	uxtb	r3, r3
 8001a58:	b2da      	uxtb	r2, r3
 8001a5a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001a5e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001a62:	ea4f 1323 	mov.w	r3, r3, asr #4
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	b2db      	uxtb	r3, r3
 8001a6e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
   selfTest[1] = (rawData[1] >> 3) | (rawData[3] & 0x0C) >> 4 ; // YA_TEST result is a five-bit unsigned integer
 8001a72:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001a76:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
   selfTest[2] = (rawData[2] >> 3) | (rawData[3] & 0x03) >> 4 ; // ZA_TEST result is a five-bit unsigned integer
 8001a80:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8001a84:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
   // Extract the gyration test results first
   selfTest[3] = rawData[0]  & 0x1F ; // XG_TEST result is a five-bit unsigned integer
 8001a8e:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001a92:	f003 031f 	and.w	r3, r3, #31
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
   selfTest[4] = rawData[1]  & 0x1F ; // YG_TEST result is a five-bit unsigned integer
 8001a9c:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001aa0:	f003 031f 	and.w	r3, r3, #31
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
   selfTest[5] = rawData[2]  & 0x1F ; // ZG_TEST result is a five-bit unsigned integer
 8001aaa:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8001aae:	f003 031f 	and.w	r3, r3, #31
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
   // Process results to allow final comparison with factory set values
   factoryTrim[0] = (4096.0*0.34)*(pow( (0.92/0.34) , (((float)selfTest[0] - 1.0)/30.0))); // FT[Xa] factory trim calculation
 8001ab8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001abc:	ee07 3a10 	vmov	s14, r3
 8001ac0:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8001ac4:	ee17 0a90 	vmov	r0, s15
 8001ac8:	f024 fafa 	bl	80260c0 <__aeabi_f2d>
 8001acc:	4602      	mov	r2, r0
 8001ace:	460b      	mov	r3, r1
 8001ad0:	4610      	mov	r0, r2
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	f04f 0200 	mov.w	r2, #0
 8001ad8:	f04f 0300 	mov.w	r3, #0
 8001adc:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8001ae0:	f024 f98e 	bl	8025e00 <__aeabi_dsub>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	4610      	mov	r0, r2
 8001aea:	4619      	mov	r1, r3
 8001aec:	f04f 0200 	mov.w	r2, #0
 8001af0:	f04f 0300 	mov.w	r3, #0
 8001af4:	f2c4 033e 	movt	r3, #16446	; 0x403e
 8001af8:	f024 fc60 	bl	80263bc <__aeabi_ddiv>
 8001afc:	4602      	mov	r2, r0
 8001afe:	460b      	mov	r3, r1
 8001b00:	a1d9      	add	r1, pc, #868	; (adr r1, 8001e68 <MPU9150_SelfTest+0x4c8>)
 8001b02:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001b06:	f021 ff17 	bl	8023938 <pow>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	4610      	mov	r0, r2
 8001b10:	4619      	mov	r1, r3
 8001b12:	a3d7      	add	r3, pc, #860	; (adr r3, 8001e70 <MPU9150_SelfTest+0x4d0>)
 8001b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b18:	f024 fb26 	bl	8026168 <__aeabi_dmul>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	460b      	mov	r3, r1
 8001b20:	4610      	mov	r0, r2
 8001b22:	4619      	mov	r1, r3
 8001b24:	f024 fe02 	bl	802672c <__aeabi_d2f>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	61bb      	str	r3, [r7, #24]
   factoryTrim[1] = (4096.0*0.34)*(pow( (0.92/0.34) , (((float)selfTest[1] - 1.0)/30.0))); // FT[Ya] factory trim calculation
 8001b2c:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8001b30:	ee07 3a10 	vmov	s14, r3
 8001b34:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8001b38:	ee17 0a90 	vmov	r0, s15
 8001b3c:	f024 fac0 	bl	80260c0 <__aeabi_f2d>
 8001b40:	4602      	mov	r2, r0
 8001b42:	460b      	mov	r3, r1
 8001b44:	4610      	mov	r0, r2
 8001b46:	4619      	mov	r1, r3
 8001b48:	f04f 0200 	mov.w	r2, #0
 8001b4c:	f04f 0300 	mov.w	r3, #0
 8001b50:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8001b54:	f024 f954 	bl	8025e00 <__aeabi_dsub>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	460b      	mov	r3, r1
 8001b5c:	4610      	mov	r0, r2
 8001b5e:	4619      	mov	r1, r3
 8001b60:	f04f 0200 	mov.w	r2, #0
 8001b64:	f04f 0300 	mov.w	r3, #0
 8001b68:	f2c4 033e 	movt	r3, #16446	; 0x403e
 8001b6c:	f024 fc26 	bl	80263bc <__aeabi_ddiv>
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	a1bc      	add	r1, pc, #752	; (adr r1, 8001e68 <MPU9150_SelfTest+0x4c8>)
 8001b76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001b7a:	f021 fedd 	bl	8023938 <pow>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	460b      	mov	r3, r1
 8001b82:	4610      	mov	r0, r2
 8001b84:	4619      	mov	r1, r3
 8001b86:	a3ba      	add	r3, pc, #744	; (adr r3, 8001e70 <MPU9150_SelfTest+0x4d0>)
 8001b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b8c:	f024 faec 	bl	8026168 <__aeabi_dmul>
 8001b90:	4602      	mov	r2, r0
 8001b92:	460b      	mov	r3, r1
 8001b94:	4610      	mov	r0, r2
 8001b96:	4619      	mov	r1, r3
 8001b98:	f024 fdc8 	bl	802672c <__aeabi_d2f>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	61fb      	str	r3, [r7, #28]
   factoryTrim[2] = (4096.0*0.34)*(pow( (0.92/0.34) , (((float)selfTest[2] - 1.0)/30.0))); // FT[Za] factory trim calculation
 8001ba0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8001ba4:	ee07 3a10 	vmov	s14, r3
 8001ba8:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8001bac:	ee17 0a90 	vmov	r0, s15
 8001bb0:	f024 fa86 	bl	80260c0 <__aeabi_f2d>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	4610      	mov	r0, r2
 8001bba:	4619      	mov	r1, r3
 8001bbc:	f04f 0200 	mov.w	r2, #0
 8001bc0:	f04f 0300 	mov.w	r3, #0
 8001bc4:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8001bc8:	f024 f91a 	bl	8025e00 <__aeabi_dsub>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	460b      	mov	r3, r1
 8001bd0:	4610      	mov	r0, r2
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	f04f 0200 	mov.w	r2, #0
 8001bd8:	f04f 0300 	mov.w	r3, #0
 8001bdc:	f2c4 033e 	movt	r3, #16446	; 0x403e
 8001be0:	f024 fbec 	bl	80263bc <__aeabi_ddiv>
 8001be4:	4602      	mov	r2, r0
 8001be6:	460b      	mov	r3, r1
 8001be8:	a19f      	add	r1, pc, #636	; (adr r1, 8001e68 <MPU9150_SelfTest+0x4c8>)
 8001bea:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001bee:	f021 fea3 	bl	8023938 <pow>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	460b      	mov	r3, r1
 8001bf6:	4610      	mov	r0, r2
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	a39d      	add	r3, pc, #628	; (adr r3, 8001e70 <MPU9150_SelfTest+0x4d0>)
 8001bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c00:	f024 fab2 	bl	8026168 <__aeabi_dmul>
 8001c04:	4602      	mov	r2, r0
 8001c06:	460b      	mov	r3, r1
 8001c08:	4610      	mov	r0, r2
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	f024 fd8e 	bl	802672c <__aeabi_d2f>
 8001c10:	4603      	mov	r3, r0
 8001c12:	623b      	str	r3, [r7, #32]
   factoryTrim[3] =  ( 25.0*131.0)*(pow( 1.046 , ((float)selfTest[3] - 1.0) ));             // FT[Xg] factory trim calculation
 8001c14:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001c18:	ee07 3a10 	vmov	s14, r3
 8001c1c:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8001c20:	ee17 0a90 	vmov	r0, s15
 8001c24:	f024 fa4c 	bl	80260c0 <__aeabi_f2d>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	460b      	mov	r3, r1
 8001c2c:	4610      	mov	r0, r2
 8001c2e:	4619      	mov	r1, r3
 8001c30:	f04f 0200 	mov.w	r2, #0
 8001c34:	f04f 0300 	mov.w	r3, #0
 8001c38:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8001c3c:	f024 f8e0 	bl	8025e00 <__aeabi_dsub>
 8001c40:	4602      	mov	r2, r0
 8001c42:	460b      	mov	r3, r1
 8001c44:	a18c      	add	r1, pc, #560	; (adr r1, 8001e78 <MPU9150_SelfTest+0x4d8>)
 8001c46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001c4a:	f021 fe75 	bl	8023938 <pow>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	460b      	mov	r3, r1
 8001c52:	4610      	mov	r0, r2
 8001c54:	4619      	mov	r1, r3
 8001c56:	a38a      	add	r3, pc, #552	; (adr r3, 8001e80 <MPU9150_SelfTest+0x4e0>)
 8001c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c5c:	f024 fa84 	bl	8026168 <__aeabi_dmul>
 8001c60:	4602      	mov	r2, r0
 8001c62:	460b      	mov	r3, r1
 8001c64:	4610      	mov	r0, r2
 8001c66:	4619      	mov	r1, r3
 8001c68:	f024 fd60 	bl	802672c <__aeabi_d2f>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	627b      	str	r3, [r7, #36]	; 0x24
   factoryTrim[4] =  (-25.0*131.0)*(pow( 1.046 , ((float)selfTest[4] - 1.0) ));             // FT[Yg] factory trim calculation
 8001c70:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001c74:	ee07 3a10 	vmov	s14, r3
 8001c78:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8001c7c:	ee17 0a90 	vmov	r0, s15
 8001c80:	f024 fa1e 	bl	80260c0 <__aeabi_f2d>
 8001c84:	4602      	mov	r2, r0
 8001c86:	460b      	mov	r3, r1
 8001c88:	4610      	mov	r0, r2
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	f04f 0200 	mov.w	r2, #0
 8001c90:	f04f 0300 	mov.w	r3, #0
 8001c94:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8001c98:	f024 f8b2 	bl	8025e00 <__aeabi_dsub>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	460b      	mov	r3, r1
 8001ca0:	a175      	add	r1, pc, #468	; (adr r1, 8001e78 <MPU9150_SelfTest+0x4d8>)
 8001ca2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001ca6:	f021 fe47 	bl	8023938 <pow>
 8001caa:	4602      	mov	r2, r0
 8001cac:	460b      	mov	r3, r1
 8001cae:	4610      	mov	r0, r2
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	a375      	add	r3, pc, #468	; (adr r3, 8001e88 <MPU9150_SelfTest+0x4e8>)
 8001cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cb8:	f024 fa56 	bl	8026168 <__aeabi_dmul>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	4610      	mov	r0, r2
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	f024 fd32 	bl	802672c <__aeabi_d2f>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	62bb      	str	r3, [r7, #40]	; 0x28
   factoryTrim[5] =  ( 25.0*131.0)*(pow( 1.046 , ((float)selfTest[5] - 1.0) ));             // FT[Zg] factory trim calculation
 8001ccc:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001cd0:	ee07 3a10 	vmov	s14, r3
 8001cd4:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8001cd8:	ee17 0a90 	vmov	r0, s15
 8001cdc:	f024 f9f0 	bl	80260c0 <__aeabi_f2d>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	4610      	mov	r0, r2
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	f04f 0200 	mov.w	r2, #0
 8001cec:	f04f 0300 	mov.w	r3, #0
 8001cf0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8001cf4:	f024 f884 	bl	8025e00 <__aeabi_dsub>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	460b      	mov	r3, r1
 8001cfc:	a15e      	add	r1, pc, #376	; (adr r1, 8001e78 <MPU9150_SelfTest+0x4d8>)
 8001cfe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001d02:	f021 fe19 	bl	8023938 <pow>
 8001d06:	4602      	mov	r2, r0
 8001d08:	460b      	mov	r3, r1
 8001d0a:	4610      	mov	r0, r2
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	a35c      	add	r3, pc, #368	; (adr r3, 8001e80 <MPU9150_SelfTest+0x4e0>)
 8001d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d14:	f024 fa28 	bl	8026168 <__aeabi_dmul>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	460b      	mov	r3, r1
 8001d1c:	4610      	mov	r0, r2
 8001d1e:	4619      	mov	r1, r3
 8001d20:	f024 fd04 	bl	802672c <__aeabi_d2f>
 8001d24:	4603      	mov	r3, r0
 8001d26:	62fb      	str	r3, [r7, #44]	; 0x2c

   // Report results as a ratio of (STR - FT)/FT; the change from Factory Trim of the Self-Test Response
   // To get to percent, must multiply by 100 and subtract result from 100
   for (int i = 0; i < 6; i++)
 8001d28:	f04f 0300 	mov.w	r3, #0
 8001d2c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d2e:	e056      	b.n	8001dde <MPU9150_SelfTest+0x43e>
	   result[i] = 100.0 + 100.0*((float)selfTest[i] - factoryTrim[i])/factoryTrim[i]; // Report percent differences
 8001d30:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001d34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d36:	18d3      	adds	r3, r2, r3
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	ee07 3a90 	vmov	s15, r3
 8001d3e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001d42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d44:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001d48:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8001d4c:	18cb      	adds	r3, r1, r3
 8001d4e:	ed53 7a0a 	vldr	s15, [r3, #-40]	; 0xffffffd8
 8001d52:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d56:	ee17 0a90 	vmov	r0, s15
 8001d5a:	f024 f9b1 	bl	80260c0 <__aeabi_f2d>
 8001d5e:	4602      	mov	r2, r0
 8001d60:	460b      	mov	r3, r1
 8001d62:	4610      	mov	r0, r2
 8001d64:	4619      	mov	r1, r3
 8001d66:	f04f 0200 	mov.w	r2, #0
 8001d6a:	f04f 0300 	mov.w	r3, #0
 8001d6e:	f2c4 0359 	movt	r3, #16473	; 0x4059
 8001d72:	f024 f9f9 	bl	8026168 <__aeabi_dmul>
 8001d76:	4602      	mov	r2, r0
 8001d78:	460b      	mov	r3, r1
 8001d7a:	4614      	mov	r4, r2
 8001d7c:	461d      	mov	r5, r3
 8001d7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d80:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001d84:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001d88:	18d3      	adds	r3, r2, r3
 8001d8a:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f024 f996 	bl	80260c0 <__aeabi_f2d>
 8001d94:	4602      	mov	r2, r0
 8001d96:	460b      	mov	r3, r1
 8001d98:	4620      	mov	r0, r4
 8001d9a:	4629      	mov	r1, r5
 8001d9c:	f024 fb0e 	bl	80263bc <__aeabi_ddiv>
 8001da0:	4602      	mov	r2, r0
 8001da2:	460b      	mov	r3, r1
 8001da4:	4610      	mov	r0, r2
 8001da6:	4619      	mov	r1, r3
 8001da8:	f04f 0200 	mov.w	r2, #0
 8001dac:	f04f 0300 	mov.w	r3, #0
 8001db0:	f2c4 0359 	movt	r3, #16473	; 0x4059
 8001db4:	f024 f826 	bl	8025e04 <__adddf3>
 8001db8:	4602      	mov	r2, r0
 8001dba:	460b      	mov	r3, r1
 8001dbc:	4610      	mov	r0, r2
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	f024 fcb4 	bl	802672c <__aeabi_d2f>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dc8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001dcc:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8001dd0:	18cb      	adds	r3, r1, r3
 8001dd2:	f843 2c40 	str.w	r2, [r3, #-64]
   factoryTrim[4] =  (-25.0*131.0)*(pow( 1.046 , ((float)selfTest[4] - 1.0) ));             // FT[Yg] factory trim calculation
   factoryTrim[5] =  ( 25.0*131.0)*(pow( 1.046 , ((float)selfTest[5] - 1.0) ));             // FT[Zg] factory trim calculation

   // Report results as a ratio of (STR - FT)/FT; the change from Factory Trim of the Self-Test Response
   // To get to percent, must multiply by 100 and subtract result from 100
   for (int i = 0; i < 6; i++)
 8001dd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dd8:	f103 0301 	add.w	r3, r3, #1
 8001ddc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001dde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001de0:	2b05      	cmp	r3, #5
 8001de2:	dda5      	ble.n	8001d30 <MPU9150_SelfTest+0x390>
	   result[i] = 100.0 + 100.0*((float)selfTest[i] - factoryTrim[i])/factoryTrim[i]; // Report percent differences

   if(result[0] < 1.0f && result[1] < 1.0f && result[2] < 1.0f && result[3] < 1.0f && result[4] < 1.0f && result[5] < 1.0f)
 8001de4:	ed97 7a00 	vldr	s14, [r7]
 8001de8:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001dec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001df4:	d52f      	bpl.n	8001e56 <MPU9150_SelfTest+0x4b6>
 8001df6:	ed97 7a01 	vldr	s14, [r7, #4]
 8001dfa:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001dfe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e06:	d526      	bpl.n	8001e56 <MPU9150_SelfTest+0x4b6>
 8001e08:	ed97 7a02 	vldr	s14, [r7, #8]
 8001e0c:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001e10:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e18:	d51d      	bpl.n	8001e56 <MPU9150_SelfTest+0x4b6>
 8001e1a:	ed97 7a03 	vldr	s14, [r7, #12]
 8001e1e:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001e22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e2a:	d514      	bpl.n	8001e56 <MPU9150_SelfTest+0x4b6>
 8001e2c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001e30:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001e34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e3c:	d50b      	bpl.n	8001e56 <MPU9150_SelfTest+0x4b6>
 8001e3e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001e42:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001e46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e4e:	d502      	bpl.n	8001e56 <MPU9150_SelfTest+0x4b6>
	   return TRUE;
 8001e50:	f04f 0301 	mov.w	r3, #1
 8001e54:	e001      	b.n	8001e5a <MPU9150_SelfTest+0x4ba>
   else
	   return FALSE;
 8001e56:	f04f 0300 	mov.w	r3, #0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f107 0740 	add.w	r7, r7, #64	; 0x40
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bdb0      	pop	{r4, r5, r7, pc}
 8001e64:	f3af 8000 	nop.w
 8001e68:	a5a5a5a5 	.word	0xa5a5a5a5
 8001e6c:	4005a5a5 	.word	0x4005a5a5
 8001e70:	5c28f5c3 	.word	0x5c28f5c3
 8001e74:	4095c28f 	.word	0x4095c28f
 8001e78:	7ef9db23 	.word	0x7ef9db23
 8001e7c:	3ff0bc6a 	.word	0x3ff0bc6a
 8001e80:	00000000 	.word	0x00000000
 8001e84:	40a99600 	.word	0x40a99600
 8001e88:	00000000 	.word	0x00000000
 8001e8c:	c0a99600 	.word	0xc0a99600

08001e90 <getGres>:

void getGres()
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
	switch (Gscale)
 8001e94:	f240 6394 	movw	r3, #1684	; 0x694
 8001e98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	2b03      	cmp	r3, #3
 8001ea0:	d832      	bhi.n	8001f08 <getGres+0x78>
 8001ea2:	a201      	add	r2, pc, #4	; (adr r2, 8001ea8 <getGres+0x18>)
 8001ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ea8:	08001eb9 	.word	0x08001eb9
 8001eac:	08001ecd 	.word	0x08001ecd
 8001eb0:	08001ee1 	.word	0x08001ee1
 8001eb4:	08001ef5 	.word	0x08001ef5
	{
		// Possible gyro scales (and their register bit settings) are:
		// 250 DPS (00), 500 DPS (01), 1000 DPS (10), and 2000 DPS  (11).
        // Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
    	case GFS_250DPS:
    		gRes = 250.0/32768.0;
 8001eb8:	f640 03a4 	movw	r3, #2212	; 0x8a4
 8001ebc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ec0:	f04f 0200 	mov.w	r2, #0
 8001ec4:	f6c3 32fa 	movt	r2, #15354	; 0x3bfa
 8001ec8:	601a      	str	r2, [r3, #0]
    		break;
 8001eca:	e01d      	b.n	8001f08 <getGres+0x78>
    	case GFS_500DPS:
    		gRes = 500.0/32768.0;
 8001ecc:	f640 03a4 	movw	r3, #2212	; 0x8a4
 8001ed0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ed4:	f04f 0200 	mov.w	r2, #0
 8001ed8:	f6c3 427a 	movt	r2, #15482	; 0x3c7a
 8001edc:	601a      	str	r2, [r3, #0]
    		break;
 8001ede:	e013      	b.n	8001f08 <getGres+0x78>
    	case GFS_1000DPS:
    		gRes = 1000.0/32768.0;
 8001ee0:	f640 03a4 	movw	r3, #2212	; 0x8a4
 8001ee4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ee8:	f04f 0200 	mov.w	r2, #0
 8001eec:	f6c3 42fa 	movt	r2, #15610	; 0x3cfa
 8001ef0:	601a      	str	r2, [r3, #0]
    		break;
 8001ef2:	e009      	b.n	8001f08 <getGres+0x78>
    	case GFS_2000DPS:
    		gRes = 2000.0/32768.0;
 8001ef4:	f640 03a4 	movw	r3, #2212	; 0x8a4
 8001ef8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001efc:	f04f 0200 	mov.w	r2, #0
 8001f00:	f6c3 527a 	movt	r2, #15738	; 0x3d7a
 8001f04:	601a      	str	r2, [r3, #0]
    		break;
 8001f06:	bf00      	nop
	}
}
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bc80      	pop	{r7}
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop

08001f10 <getAres>:

void getAres()
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
	switch (Ascale)
 8001f14:	f240 6395 	movw	r3, #1685	; 0x695
 8001f18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f1c:	781b      	ldrb	r3, [r3, #0]
 8001f1e:	2b03      	cmp	r3, #3
 8001f20:	d82a      	bhi.n	8001f78 <getAres+0x68>
 8001f22:	a201      	add	r2, pc, #4	; (adr r2, 8001f28 <getAres+0x18>)
 8001f24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f28:	08001f39 	.word	0x08001f39
 8001f2c:	08001f49 	.word	0x08001f49
 8001f30:	08001f59 	.word	0x08001f59
 8001f34:	08001f69 	.word	0x08001f69
	{
		// Possible accelerometer scales (and their register bit settings) are:
		// 2 Gs (00), 4 Gs (01), 8 Gs (10), and 16 Gs  (11).
        // Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
    	case AFS_2G:
    		aRes = 2.0/32768.0;
 8001f38:	f640 03a0 	movw	r3, #2208	; 0x8a0
 8001f3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f40:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 8001f44:	601a      	str	r2, [r3, #0]
    		break;
 8001f46:	e017      	b.n	8001f78 <getAres+0x68>
    	case AFS_4G:
    		aRes = 4.0/32768.0;
 8001f48:	f640 03a0 	movw	r3, #2208	; 0x8a0
 8001f4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f50:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8001f54:	601a      	str	r2, [r3, #0]
    		break;
 8001f56:	e00f      	b.n	8001f78 <getAres+0x68>
    	case AFS_8G:
    		aRes = 8.0/32768.0;
 8001f58:	f640 03a0 	movw	r3, #2208	; 0x8a0
 8001f5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f60:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8001f64:	601a      	str	r2, [r3, #0]
    		break;
 8001f66:	e007      	b.n	8001f78 <getAres+0x68>
    	case AFS_16G:
    		aRes = 16.0/32768.0;
 8001f68:	f640 03a0 	movw	r3, #2208	; 0x8a0
 8001f6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f70:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 8001f74:	601a      	str	r2, [r3, #0]
    		break;
 8001f76:	bf00      	nop
	}
}
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bc80      	pop	{r7}
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop

08001f80 <GetSensorCount>:

uint16_t GetSensorCount()
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
	return counterSensor;
 8001f84:	f240 63e4 	movw	r3, #1764	; 0x6e4
 8001f88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f8c:	881b      	ldrh	r3, [r3, #0]
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bc80      	pop	{r7}
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop

08001f98 <GetAngles>:

void GetAngles(float* angles)
{
 8001f98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
	angles[2]=kalAngleX;
#elif ATTITUDEALGORITHM == 2
	/*if (YAW_OFFSET == 0.0)
		YAW_OFFSET = atan2(2.0f * (q[1] * q[2] + q[0] * q[3]), q[0] * q[0] + q[1] * q[1] - q[2] * q[2] - q[3] * q[3]) * RAD_TO_DEG;
	angles[0]=atan2(2.0f * (q[1] * q[2] + q[0] * q[3]), q[0] * q[0] + q[1] * q[1] - q[2] * q[2] - q[3] * q[3]) * RAD_TO_DEG - YAW_OFFSET;*/
	angles[0]=gyro[2]*RAD_TO_DEG;
 8001fa0:	f240 63a4 	movw	r3, #1700	; 0x6a4
 8001fa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fa8:	ed93 7a02 	vldr	s14, [r3, #8]
 8001fac:	eddf 7a68 	vldr	s15, [pc, #416]	; 8002150 <GetAngles+0x1b8>
 8001fb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	edc3 7a00 	vstr	s15, [r3]
	angles[1]=-asin(2.0f * (q[1] * q[3] - q[0] * q[2])) * RAD_TO_DEG;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	f103 0604 	add.w	r6, r3, #4
 8001fc0:	f240 0300 	movw	r3, #0
 8001fc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fc8:	ed93 7a01 	vldr	s14, [r3, #4]
 8001fcc:	f240 0300 	movw	r3, #0
 8001fd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fd4:	edd3 7a03 	vldr	s15, [r3, #12]
 8001fd8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fdc:	f240 0300 	movw	r3, #0
 8001fe0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fe4:	edd3 6a00 	vldr	s13, [r3]
 8001fe8:	f240 0300 	movw	r3, #0
 8001fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ff0:	edd3 7a02 	vldr	s15, [r3, #8]
 8001ff4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ff8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ffc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002000:	ee17 0a90 	vmov	r0, s15
 8002004:	f024 f85c 	bl	80260c0 <__aeabi_f2d>
 8002008:	4602      	mov	r2, r0
 800200a:	460b      	mov	r3, r1
 800200c:	4610      	mov	r0, r2
 800200e:	4619      	mov	r1, r3
 8002010:	f021 fc3e 	bl	8023890 <asin>
 8002014:	4602      	mov	r2, r0
 8002016:	460b      	mov	r3, r1
 8002018:	4614      	mov	r4, r2
 800201a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800201e:	4620      	mov	r0, r4
 8002020:	4629      	mov	r1, r5
 8002022:	a349      	add	r3, pc, #292	; (adr r3, 8002148 <GetAngles+0x1b0>)
 8002024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002028:	f024 f89e 	bl	8026168 <__aeabi_dmul>
 800202c:	4602      	mov	r2, r0
 800202e:	460b      	mov	r3, r1
 8002030:	4610      	mov	r0, r2
 8002032:	4619      	mov	r1, r3
 8002034:	f024 fb7a 	bl	802672c <__aeabi_d2f>
 8002038:	4603      	mov	r3, r0
 800203a:	6033      	str	r3, [r6, #0]
	angles[2]=atan2(2.0f * (q[0] * q[1] + q[2] * q[3]), q[0] * q[0] - q[1] * q[1] - q[2] * q[2] + q[3] * q[3]) * RAD_TO_DEG;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f103 0608 	add.w	r6, r3, #8
 8002042:	f240 0300 	movw	r3, #0
 8002046:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800204a:	ed93 7a00 	vldr	s14, [r3]
 800204e:	f240 0300 	movw	r3, #0
 8002052:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002056:	edd3 7a01 	vldr	s15, [r3, #4]
 800205a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800205e:	f240 0300 	movw	r3, #0
 8002062:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002066:	edd3 6a02 	vldr	s13, [r3, #8]
 800206a:	f240 0300 	movw	r3, #0
 800206e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002072:	edd3 7a03 	vldr	s15, [r3, #12]
 8002076:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800207a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800207e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002082:	ee17 0a90 	vmov	r0, s15
 8002086:	f024 f81b 	bl	80260c0 <__aeabi_f2d>
 800208a:	4604      	mov	r4, r0
 800208c:	460d      	mov	r5, r1
 800208e:	f240 0300 	movw	r3, #0
 8002092:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002096:	ed93 7a00 	vldr	s14, [r3]
 800209a:	f240 0300 	movw	r3, #0
 800209e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020a2:	edd3 7a00 	vldr	s15, [r3]
 80020a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020aa:	f240 0300 	movw	r3, #0
 80020ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020b2:	edd3 6a01 	vldr	s13, [r3, #4]
 80020b6:	f240 0300 	movw	r3, #0
 80020ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020be:	edd3 7a01 	vldr	s15, [r3, #4]
 80020c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020c6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020ca:	f240 0300 	movw	r3, #0
 80020ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020d2:	edd3 6a02 	vldr	s13, [r3, #8]
 80020d6:	f240 0300 	movw	r3, #0
 80020da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020de:	edd3 7a02 	vldr	s15, [r3, #8]
 80020e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020e6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020ea:	f240 0300 	movw	r3, #0
 80020ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020f2:	edd3 6a03 	vldr	s13, [r3, #12]
 80020f6:	f240 0300 	movw	r3, #0
 80020fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020fe:	edd3 7a03 	vldr	s15, [r3, #12]
 8002102:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002106:	ee77 7a27 	vadd.f32	s15, s14, s15
 800210a:	ee17 0a90 	vmov	r0, s15
 800210e:	f023 ffd7 	bl	80260c0 <__aeabi_f2d>
 8002112:	4602      	mov	r2, r0
 8002114:	460b      	mov	r3, r1
 8002116:	4620      	mov	r0, r4
 8002118:	4629      	mov	r1, r5
 800211a:	f021 fc0b 	bl	8023934 <atan2>
 800211e:	4602      	mov	r2, r0
 8002120:	460b      	mov	r3, r1
 8002122:	4610      	mov	r0, r2
 8002124:	4619      	mov	r1, r3
 8002126:	a308      	add	r3, pc, #32	; (adr r3, 8002148 <GetAngles+0x1b0>)
 8002128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800212c:	f024 f81c 	bl	8026168 <__aeabi_dmul>
 8002130:	4602      	mov	r2, r0
 8002132:	460b      	mov	r3, r1
 8002134:	4610      	mov	r0, r2
 8002136:	4619      	mov	r1, r3
 8002138:	f024 faf8 	bl	802672c <__aeabi_d2f>
 800213c:	4603      	mov	r3, r0
 800213e:	6033      	str	r3, [r6, #0]
#endif
}
 8002140:	f107 070c 	add.w	r7, r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002148:	20000000 	.word	0x20000000
 800214c:	404ca5dc 	.word	0x404ca5dc
 8002150:	42652ee1 	.word	0x42652ee1
 8002154:	f3af 8000 	nop.w

08002158 <GetMagData>:

void GetMagData(float* pt)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
	pt[0] = mag[0];
 8002160:	f240 63b0 	movw	r3, #1712	; 0x6b0
 8002164:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	601a      	str	r2, [r3, #0]
	pt[1] = mag[1];
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	f103 0204 	add.w	r2, r3, #4
 8002174:	f240 63b0 	movw	r3, #1712	; 0x6b0
 8002178:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	6013      	str	r3, [r2, #0]
	pt[2] = mag[2];
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f103 0208 	add.w	r2, r3, #8
 8002186:	f240 63b0 	movw	r3, #1712	; 0x6b0
 800218a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	6013      	str	r3, [r2, #0]
}
 8002192:	f107 070c 	add.w	r7, r7, #12
 8002196:	46bd      	mov	sp, r7
 8002198:	bc80      	pop	{r7}
 800219a:	4770      	bx	lr

0800219c <GetGyroData>:

void GetGyroData(float* pt)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
	pt[0] = gyro[0]*RAD_TO_DEG;
 80021a4:	f240 63a4 	movw	r3, #1700	; 0x6a4
 80021a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021ac:	ed93 7a00 	vldr	s14, [r3]
 80021b0:	eddf 7a14 	vldr	s15, [pc, #80]	; 8002204 <GetGyroData+0x68>
 80021b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	edc3 7a00 	vstr	s15, [r3]
	pt[1] = gyro[1]*RAD_TO_DEG;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	f103 0204 	add.w	r2, r3, #4
 80021c4:	f240 63a4 	movw	r3, #1700	; 0x6a4
 80021c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021cc:	ed93 7a01 	vldr	s14, [r3, #4]
 80021d0:	eddf 7a0c 	vldr	s15, [pc, #48]	; 8002204 <GetGyroData+0x68>
 80021d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021d8:	edc2 7a00 	vstr	s15, [r2]
	pt[2] = gyro[2]*RAD_TO_DEG;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	f103 0208 	add.w	r2, r3, #8
 80021e2:	f240 63a4 	movw	r3, #1700	; 0x6a4
 80021e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021ea:	ed93 7a02 	vldr	s14, [r3, #8]
 80021ee:	eddf 7a05 	vldr	s15, [pc, #20]	; 8002204 <GetGyroData+0x68>
 80021f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021f6:	edc2 7a00 	vstr	s15, [r2]
}
 80021fa:	f107 070c 	add.w	r7, r7, #12
 80021fe:	46bd      	mov	sp, r7
 8002200:	bc80      	pop	{r7}
 8002202:	4770      	bx	lr
 8002204:	42652ee1 	.word	0x42652ee1

08002208 <GetAccData>:

void GetAccData(float* pt)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
	pt[0] = acc[0];
 8002210:	f240 6398 	movw	r3, #1688	; 0x698
 8002214:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	601a      	str	r2, [r3, #0]
	pt[1] = acc[1];
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f103 0204 	add.w	r2, r3, #4
 8002224:	f240 6398 	movw	r3, #1688	; 0x698
 8002228:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	6013      	str	r3, [r2, #0]
	pt[2] = acc[2];
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f103 0208 	add.w	r2, r3, #8
 8002236:	f240 6398 	movw	r3, #1688	; 0x698
 800223a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	6013      	str	r3, [r2, #0]
}
 8002242:	f107 070c 	add.w	r7, r7, #12
 8002246:	46bd      	mov	sp, r7
 8002248:	bc80      	pop	{r7}
 800224a:	4770      	bx	lr

0800224c <ERU1_0_IRQHandler>:

void ERU_Event_Handler(void)
{
 800224c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800224e:	b093      	sub	sp, #76	; 0x4c
 8002250:	af08      	add	r7, sp, #32
	uint8_t data[19];
	uint8_t mpuIntStatus;
	uint8_t magDRDY;

	//Reads Status Flag
	status = RD_REG(ERU001_Handle0.ERURegs->EXICON[ERU001_Handle0.InputChannel],ERU_EXICON_FL_Msk , ERU_EXICON_FL_Pos);
 8002252:	f24d 4344 	movw	r3, #54340	; 0xd444
 8002256:	f6c0 0302 	movt	r3, #2050	; 0x802
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	f24d 4344 	movw	r3, #54340	; 0xd444
 8002260:	f6c0 0302 	movt	r3, #2050	; 0x802
 8002264:	791b      	ldrb	r3, [r3, #4]
 8002266:	f103 0304 	add.w	r3, r3, #4
 800226a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800226e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002272:	ea4f 13d3 	mov.w	r3, r3, lsr #7
 8002276:	627b      	str	r3, [r7, #36]	; 0x24

	if (status)
 8002278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800227a:	2b00      	cmp	r3, #0
 800227c:	f000 8255 	beq.w	800272a <ERU1_0_IRQHandler+0x4de>
	{
		mpuIntStatus = I2Cdev_readByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, INT_STATUS);
 8002280:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 8002284:	f6c0 0002 	movt	r0, #2050	; 0x802
 8002288:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 800228c:	f04f 023a 	mov.w	r2, #58	; 0x3a
 8002290:	f7fe fa4a 	bl	8000728 <I2Cdev_readByte>
 8002294:	4603      	mov	r3, r0
 8002296:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

		//FIFO-Count
		I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_COUNTH, 2, data);
 800229a:	463b      	mov	r3, r7
 800229c:	9300      	str	r3, [sp, #0]
 800229e:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 80022a2:	f6c0 0002 	movt	r0, #2050	; 0x802
 80022a6:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80022aa:	f04f 0272 	mov.w	r2, #114	; 0x72
 80022ae:	f04f 0302 	mov.w	r3, #2
 80022b2:	f7fe f8f1 	bl	8000498 <I2Cdev_readBytes>
		uint16_t fifoCount = (((uint16_t)data[0]) << 8) | data[1];
 80022b6:	783b      	ldrb	r3, [r7, #0]
 80022b8:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80022bc:	b29a      	uxth	r2, r3
 80022be:	787b      	ldrb	r3, [r7, #1]
 80022c0:	4313      	orrs	r3, r2
 80022c2:	b29b      	uxth	r3, r3
 80022c4:	843b      	strh	r3, [r7, #32]

		if ((mpuIntStatus & 0x10) || fifoCount == 1024)
 80022c6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80022ca:	f003 0310 	and.w	r3, r3, #16
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d103      	bne.n	80022da <ERU1_0_IRQHandler+0x8e>
 80022d2:	8c3b      	ldrh	r3, [r7, #32]
 80022d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022d8:	d10c      	bne.n	80022f4 <ERU1_0_IRQHandler+0xa8>
		{
			//Reset FIFO
			I2Cdev_writeByte((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, USER_CTRL, 0x64);
 80022da:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 80022de:	f6c0 0002 	movt	r0, #2050	; 0x802
 80022e2:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 80022e6:	f04f 026a 	mov.w	r2, #106	; 0x6a
 80022ea:	f04f 0364 	mov.w	r3, #100	; 0x64
 80022ee:	f7fe f8b9 	bl	8000464 <I2Cdev_writeByte>
 80022f2:	e212      	b.n	800271a <ERU1_0_IRQHandler+0x4ce>
		}
		else if (mpuIntStatus & 0x01)
 80022f4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80022f8:	f003 0301 	and.w	r3, r3, #1
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	f000 820c 	beq.w	800271a <ERU1_0_IRQHandler+0x4ce>
		{
			//Read from FIFO
			if (I2Cdev_readBytes((const I2C001Handle_type*)&MPU9150_I2C_Handle,MPU9150_ADDRESS, FIFO_R_W, 19, data))
 8002302:	463b      	mov	r3, r7
 8002304:	9300      	str	r3, [sp, #0]
 8002306:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 800230a:	f6c0 0002 	movt	r0, #2050	; 0x802
 800230e:	f04f 01d2 	mov.w	r1, #210	; 0xd2
 8002312:	f04f 0274 	mov.w	r2, #116	; 0x74
 8002316:	f04f 0313 	mov.w	r3, #19
 800231a:	f7fe f8bd 	bl	8000498 <I2Cdev_readBytes>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	f000 81fa 	beq.w	800271a <ERU1_0_IRQHandler+0x4ce>
			{
				// Read the x/y/z adc values
				accRaw[0]=((int16_t)data[0] << 8) | data[1];
 8002326:	783b      	ldrb	r3, [r7, #0]
 8002328:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800232c:	b29a      	uxth	r2, r3
 800232e:	787b      	ldrb	r3, [r7, #1]
 8002330:	4313      	orrs	r3, r2
 8002332:	b29a      	uxth	r2, r3
 8002334:	f640 0398 	movw	r3, #2200	; 0x898
 8002338:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800233c:	801a      	strh	r2, [r3, #0]
				accRaw[1]=((int16_t)data[2] << 8) | data[3];
 800233e:	78bb      	ldrb	r3, [r7, #2]
 8002340:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002344:	b29a      	uxth	r2, r3
 8002346:	78fb      	ldrb	r3, [r7, #3]
 8002348:	4313      	orrs	r3, r2
 800234a:	b29a      	uxth	r2, r3
 800234c:	f640 0398 	movw	r3, #2200	; 0x898
 8002350:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002354:	805a      	strh	r2, [r3, #2]
				accRaw[2]=((int16_t)data[4] << 8) | data[5];
 8002356:	793b      	ldrb	r3, [r7, #4]
 8002358:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800235c:	b29a      	uxth	r2, r3
 800235e:	797b      	ldrb	r3, [r7, #5]
 8002360:	4313      	orrs	r3, r2
 8002362:	b29a      	uxth	r2, r3
 8002364:	f640 0398 	movw	r3, #2200	; 0x898
 8002368:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800236c:	809a      	strh	r2, [r3, #4]

				getAres();
 800236e:	f7ff fdcf 	bl	8001f10 <getAres>

				// Now we'll calculate the accleration value into actual g's
				acc[0] = (float)accRaw[0]*aRes;  // get actual g value, this depends on scale being set
 8002372:	f640 0398 	movw	r3, #2200	; 0x898
 8002376:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800237a:	881b      	ldrh	r3, [r3, #0]
 800237c:	b21b      	sxth	r3, r3
 800237e:	ee07 3a90 	vmov	s15, r3
 8002382:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002386:	f640 03a0 	movw	r3, #2208	; 0x8a0
 800238a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800238e:	edd3 7a00 	vldr	s15, [r3]
 8002392:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002396:	f240 6398 	movw	r3, #1688	; 0x698
 800239a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800239e:	edc3 7a00 	vstr	s15, [r3]
				acc[1] = (float)accRaw[1]*aRes;
 80023a2:	f640 0398 	movw	r3, #2200	; 0x898
 80023a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023aa:	885b      	ldrh	r3, [r3, #2]
 80023ac:	b21b      	sxth	r3, r3
 80023ae:	ee07 3a90 	vmov	s15, r3
 80023b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023b6:	f640 03a0 	movw	r3, #2208	; 0x8a0
 80023ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023be:	edd3 7a00 	vldr	s15, [r3]
 80023c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023c6:	f240 6398 	movw	r3, #1688	; 0x698
 80023ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023ce:	edc3 7a01 	vstr	s15, [r3, #4]
				acc[2] = (float)accRaw[2]*aRes;
 80023d2:	f640 0398 	movw	r3, #2200	; 0x898
 80023d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023da:	889b      	ldrh	r3, [r3, #4]
 80023dc:	b21b      	sxth	r3, r3
 80023de:	ee07 3a90 	vmov	s15, r3
 80023e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023e6:	f640 03a0 	movw	r3, #2208	; 0x8a0
 80023ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023ee:	edd3 7a00 	vldr	s15, [r3]
 80023f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023f6:	f240 6398 	movw	r3, #1688	; 0x698
 80023fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023fe:	edc3 7a02 	vstr	s15, [r3, #8]
				transformation(acc);
 8002402:	f240 6098 	movw	r0, #1688	; 0x698
 8002406:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800240a:	f7fe fa31 	bl	8000870 <transformation>

				// Read the x/y/z adc values
				gyroRaw[0]=((int16_t)data[6] << 8) | data[7];
 800240e:	79bb      	ldrb	r3, [r7, #6]
 8002410:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002414:	b29a      	uxth	r2, r3
 8002416:	79fb      	ldrb	r3, [r7, #7]
 8002418:	4313      	orrs	r3, r2
 800241a:	b29a      	uxth	r2, r3
 800241c:	f640 0390 	movw	r3, #2192	; 0x890
 8002420:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002424:	801a      	strh	r2, [r3, #0]
				gyroRaw[1]=((int16_t)data[8] << 8) | data[9];
 8002426:	7a3b      	ldrb	r3, [r7, #8]
 8002428:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800242c:	b29a      	uxth	r2, r3
 800242e:	7a7b      	ldrb	r3, [r7, #9]
 8002430:	4313      	orrs	r3, r2
 8002432:	b29a      	uxth	r2, r3
 8002434:	f640 0390 	movw	r3, #2192	; 0x890
 8002438:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800243c:	805a      	strh	r2, [r3, #2]
				gyroRaw[2]=((int16_t)data[10] << 8) | data[11];
 800243e:	7abb      	ldrb	r3, [r7, #10]
 8002440:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002444:	b29a      	uxth	r2, r3
 8002446:	7afb      	ldrb	r3, [r7, #11]
 8002448:	4313      	orrs	r3, r2
 800244a:	b29a      	uxth	r2, r3
 800244c:	f640 0390 	movw	r3, #2192	; 0x890
 8002450:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002454:	809a      	strh	r2, [r3, #4]
				getGres();
 8002456:	f7ff fd1b 	bl	8001e90 <getGres>

				// Calculate the gyro value into actual degrees per rad
				gyro[0] = (float)gyroRaw[0]*gRes * DEG_TO_RAD;  // get actual gyro value, this depends on scale being set
 800245a:	f640 0390 	movw	r3, #2192	; 0x890
 800245e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002462:	881b      	ldrh	r3, [r3, #0]
 8002464:	b21b      	sxth	r3, r3
 8002466:	ee07 3a90 	vmov	s15, r3
 800246a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800246e:	f640 03a4 	movw	r3, #2212	; 0x8a4
 8002472:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002476:	edd3 7a00 	vldr	s15, [r3]
 800247a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800247e:	eddf 7aad 	vldr	s15, [pc, #692]	; 8002734 <ERU1_0_IRQHandler+0x4e8>
 8002482:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002486:	f240 63a4 	movw	r3, #1700	; 0x6a4
 800248a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800248e:	edc3 7a00 	vstr	s15, [r3]
				gyro[1] = (float)gyroRaw[1]*gRes * DEG_TO_RAD;
 8002492:	f640 0390 	movw	r3, #2192	; 0x890
 8002496:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800249a:	885b      	ldrh	r3, [r3, #2]
 800249c:	b21b      	sxth	r3, r3
 800249e:	ee07 3a90 	vmov	s15, r3
 80024a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024a6:	f640 03a4 	movw	r3, #2212	; 0x8a4
 80024aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024ae:	edd3 7a00 	vldr	s15, [r3]
 80024b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024b6:	eddf 7a9f 	vldr	s15, [pc, #636]	; 8002734 <ERU1_0_IRQHandler+0x4e8>
 80024ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024be:	f240 63a4 	movw	r3, #1700	; 0x6a4
 80024c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024c6:	edc3 7a01 	vstr	s15, [r3, #4]
				gyro[2] = (float)gyroRaw[2]*gRes * DEG_TO_RAD;
 80024ca:	f640 0390 	movw	r3, #2192	; 0x890
 80024ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024d2:	889b      	ldrh	r3, [r3, #4]
 80024d4:	b21b      	sxth	r3, r3
 80024d6:	ee07 3a90 	vmov	s15, r3
 80024da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024de:	f640 03a4 	movw	r3, #2212	; 0x8a4
 80024e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024e6:	edd3 7a00 	vldr	s15, [r3]
 80024ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024ee:	eddf 7a91 	vldr	s15, [pc, #580]	; 8002734 <ERU1_0_IRQHandler+0x4e8>
 80024f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024f6:	f240 63a4 	movw	r3, #1700	; 0x6a4
 80024fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024fe:	edc3 7a02 	vstr	s15, [r3, #8]
				transformation(gyro);
 8002502:	f240 60a4 	movw	r0, #1700	; 0x6a4
 8002506:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800250a:	f7fe f9b1 	bl	8000870 <transformation>

				//Magnetometer
				magDRDY = data[12];
 800250e:	7b3b      	ldrb	r3, [r7, #12]
 8002510:	77fb      	strb	r3, [r7, #31]
				if (magDRDY & 0x01)
 8002512:	7ffb      	ldrb	r3, [r7, #31]
 8002514:	f003 0301 	and.w	r3, r3, #1
 8002518:	2b00      	cmp	r3, #0
 800251a:	f000 8094 	beq.w	8002646 <ERU1_0_IRQHandler+0x3fa>
				{
					// Read the x/y/z adc values
					magRaw[0]=(((int16_t)data[13] << 8) | data[14]);
 800251e:	7b7b      	ldrb	r3, [r7, #13]
 8002520:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002524:	b29a      	uxth	r2, r3
 8002526:	7bbb      	ldrb	r3, [r7, #14]
 8002528:	4313      	orrs	r3, r2
 800252a:	b29a      	uxth	r2, r3
 800252c:	f640 0388 	movw	r3, #2184	; 0x888
 8002530:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002534:	801a      	strh	r2, [r3, #0]
					magRaw[1]=(((int16_t)data[15] << 8) | data[16]);
 8002536:	7bfb      	ldrb	r3, [r7, #15]
 8002538:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800253c:	b29a      	uxth	r2, r3
 800253e:	7c3b      	ldrb	r3, [r7, #16]
 8002540:	4313      	orrs	r3, r2
 8002542:	b29a      	uxth	r2, r3
 8002544:	f640 0388 	movw	r3, #2184	; 0x888
 8002548:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800254c:	805a      	strh	r2, [r3, #2]
					magRaw[2]=(((int16_t)data[17] << 8) | data[18]);
 800254e:	7c7b      	ldrb	r3, [r7, #17]
 8002550:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002554:	b29a      	uxth	r2, r3
 8002556:	7cbb      	ldrb	r3, [r7, #18]
 8002558:	4313      	orrs	r3, r2
 800255a:	b29a      	uxth	r2, r3
 800255c:	f640 0388 	movw	r3, #2184	; 0x888
 8002560:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002564:	809a      	strh	r2, [r3, #4]

					mRes = 10.*1229./4096.; // Conversion from 1229 microTesla full scale (4096) to 12.29 Gauss full scale
 8002566:	f640 03a8 	movw	r3, #2216	; 0x8a8
 800256a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800256e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002572:	f2c4 0240 	movt	r2, #16448	; 0x4040
 8002576:	601a      	str	r2, [r3, #0]

					// Calculate the magnetometer values in milliGauss
					// Include factory calibration per data sheet and user environmental corrections
					mag[0] = (float)magRaw[0]*mRes*magCalibration[0];
 8002578:	f640 0388 	movw	r3, #2184	; 0x888
 800257c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002580:	881b      	ldrh	r3, [r3, #0]
 8002582:	b21b      	sxth	r3, r3
 8002584:	ee07 3a90 	vmov	s15, r3
 8002588:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800258c:	f640 03a8 	movw	r3, #2216	; 0x8a8
 8002590:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002594:	edd3 7a00 	vldr	s15, [r3]
 8002598:	ee27 7a27 	vmul.f32	s14, s14, s15
 800259c:	f240 63bc 	movw	r3, #1724	; 0x6bc
 80025a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025a4:	edd3 7a00 	vldr	s15, [r3]
 80025a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ac:	f240 63b0 	movw	r3, #1712	; 0x6b0
 80025b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025b4:	edc3 7a00 	vstr	s15, [r3]
					mag[1] = (float)magRaw[1]*mRes*magCalibration[1];
 80025b8:	f640 0388 	movw	r3, #2184	; 0x888
 80025bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025c0:	885b      	ldrh	r3, [r3, #2]
 80025c2:	b21b      	sxth	r3, r3
 80025c4:	ee07 3a90 	vmov	s15, r3
 80025c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025cc:	f640 03a8 	movw	r3, #2216	; 0x8a8
 80025d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025d4:	edd3 7a00 	vldr	s15, [r3]
 80025d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025dc:	f240 63bc 	movw	r3, #1724	; 0x6bc
 80025e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025e4:	edd3 7a01 	vldr	s15, [r3, #4]
 80025e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ec:	f240 63b0 	movw	r3, #1712	; 0x6b0
 80025f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025f4:	edc3 7a01 	vstr	s15, [r3, #4]
					mag[2] = (float)magRaw[2]*mRes*magCalibration[2];
 80025f8:	f640 0388 	movw	r3, #2184	; 0x888
 80025fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002600:	889b      	ldrh	r3, [r3, #4]
 8002602:	b21b      	sxth	r3, r3
 8002604:	ee07 3a90 	vmov	s15, r3
 8002608:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800260c:	f640 03a8 	movw	r3, #2216	; 0x8a8
 8002610:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002614:	edd3 7a00 	vldr	s15, [r3]
 8002618:	ee27 7a27 	vmul.f32	s14, s14, s15
 800261c:	f240 63bc 	movw	r3, #1724	; 0x6bc
 8002620:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002624:	edd3 7a02 	vldr	s15, [r3, #8]
 8002628:	ee67 7a27 	vmul.f32	s15, s14, s15
 800262c:	f240 63b0 	movw	r3, #1712	; 0x6b0
 8002630:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002634:	edc3 7a02 	vstr	s15, [r3, #8]
					transformation_mag(mag);
 8002638:	f240 60b0 	movw	r0, #1712	; 0x6b0
 800263c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8002640:	f7fe f9aa 	bl	8000998 <transformation_mag>
 8002644:	e002      	b.n	800264c <ERU1_0_IRQHandler+0x400>
				}
				else
					magDRDY = 0x00;
 8002646:	f04f 0300 	mov.w	r3, #0
 800264a:	77fb      	strb	r3, [r7, #31]

				uint32_t Now = millis();
 800264c:	f7fe f904 	bl	8000858 <millis>
 8002650:	61b8      	str	r0, [r7, #24]
				float dt = ((Now - lastUpdate)/1000.0f); // set integration time by time elapsed since last filter update
 8002652:	f240 63e0 	movw	r3, #1760	; 0x6e0
 8002656:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	69ba      	ldr	r2, [r7, #24]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	ee07 3a90 	vmov	s15, r3
 8002664:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002668:	eddf 7a33 	vldr	s15, [pc, #204]	; 8002738 <ERU1_0_IRQHandler+0x4ec>
 800266c:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8002670:	edc7 7a05 	vstr	s15, [r7, #20]
				lastUpdate = Now;
 8002674:	f240 63e0 	movw	r3, #1760	; 0x6e0
 8002678:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800267c:	69ba      	ldr	r2, [r7, #24]
 800267e:	601a      	str	r2, [r3, #0]
				// We have to make some allowance for this orientation mismatch in feeding the output to the quaternion filter.
				// For the MPU-9150, we have chosen a magnetic rotation that keeps the sensor forward along the x-axis just like
				// in the LSM9DS0 sensor. This rotation can be modified to allow any convenient orientation convention.
				// This is ok by aircraft orientation standards!
				// Pass gyro rate as rad/s
				MadgwickQuaternionUpdate(q, dt, acc[0], acc[1], acc[2], gyro[0], gyro[1], gyro[2], mag[0], mag[1], mag[2]);
 8002680:	f240 6398 	movw	r3, #1688	; 0x698
 8002684:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	f240 6398 	movw	r3, #1688	; 0x698
 800268e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002692:	685c      	ldr	r4, [r3, #4]
 8002694:	f240 6398 	movw	r3, #1688	; 0x698
 8002698:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800269c:	f8d3 c008 	ldr.w	ip, [r3, #8]
 80026a0:	f240 63a4 	movw	r3, #1700	; 0x6a4
 80026a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026a8:	f8d3 e000 	ldr.w	lr, [r3]
 80026ac:	f240 63a4 	movw	r3, #1700	; 0x6a4
 80026b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026b4:	685e      	ldr	r6, [r3, #4]
 80026b6:	f240 63a4 	movw	r3, #1700	; 0x6a4
 80026ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026be:	689d      	ldr	r5, [r3, #8]
 80026c0:	f240 63b0 	movw	r3, #1712	; 0x6b0
 80026c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026c8:	6818      	ldr	r0, [r3, #0]
 80026ca:	f240 63b0 	movw	r3, #1712	; 0x6b0
 80026ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026d2:	6859      	ldr	r1, [r3, #4]
 80026d4:	f240 63b0 	movw	r3, #1712	; 0x6b0
 80026d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	f8cd c000 	str.w	ip, [sp]
 80026e2:	f8cd e004 	str.w	lr, [sp, #4]
 80026e6:	9602      	str	r6, [sp, #8]
 80026e8:	9503      	str	r5, [sp, #12]
 80026ea:	9004      	str	r0, [sp, #16]
 80026ec:	9105      	str	r1, [sp, #20]
 80026ee:	9306      	str	r3, [sp, #24]
 80026f0:	f240 0000 	movw	r0, #0
 80026f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80026f8:	6979      	ldr	r1, [r7, #20]
 80026fa:	4623      	mov	r3, r4
 80026fc:	f000 f81e 	bl	800273c <MadgwickQuaternionUpdate>
				//MahonyQuaternionUpdate(q, eInt, dt, acc[0], acc[1], acc[2], gyro[0], gyro[1], gyro[2], mag[0], mag[1], mag[2]);

#endif
				counterSensor++;
 8002700:	f240 63e4 	movw	r3, #1764	; 0x6e4
 8002704:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002708:	881b      	ldrh	r3, [r3, #0]
 800270a:	f103 0301 	add.w	r3, r3, #1
 800270e:	b29a      	uxth	r2, r3
 8002710:	f240 63e4 	movw	r3, #1764	; 0x6e4
 8002714:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002718:	801a      	strh	r2, [r3, #0]
			}
		}
		ERU001_ClearFlag(ERU001_Handle0);	// Clears the Status Flag
 800271a:	f24d 4344 	movw	r3, #54340	; 0xd444
 800271e:	f6c0 0302 	movt	r3, #2050	; 0x802
 8002722:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002726:	f01d fdbf 	bl	80202a8 <ERU001_ClearFlag>
	}
}
 800272a:	f107 072c 	add.w	r7, r7, #44	; 0x2c
 800272e:	46bd      	mov	sp, r7
 8002730:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002732:	bf00      	nop
 8002734:	3c8efa35 	.word	0x3c8efa35
 8002738:	447a0000 	.word	0x447a0000

0800273c <MadgwickQuaternionUpdate>:
// which fuses acceleration, rotation rate, and magnetic moments to produce a quaternion-based estimate of absolute
// device orientation -- which can be converted to yaw, pitch, and roll. Useful for stabilizing quadcopters, etc.
// The performance of the orientation filter is at least as good as conventional Kalman-based filtering algorithms
// but is much less computationally intensive---it can be performed on a 3.3 V Pro Mini operating at 8 MHz!
void MadgwickQuaternionUpdate(float* q, float deltat, float ax, float ay, float az, float gx, float gy, float gz, float mx, float my, float mz)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b0ac      	sub	sp, #176	; 0xb0
 8002740:	af00      	add	r7, sp, #0
 8002742:	60f8      	str	r0, [r7, #12]
 8002744:	60b9      	str	r1, [r7, #8]
 8002746:	607a      	str	r2, [r7, #4]
 8002748:	603b      	str	r3, [r7, #0]
	float q1 = q[0], q2 = q[1], q3 = q[2], q4 = q[3];   // short name local variable for readability
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	68db      	ldr	r3, [r3, #12]
 8002766:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	float norm;
	float hx, hy, _2bx, _2bz;
	float s1, s2, s3, s4;
	float qDot1, qDot2, qDot3, qDot4;

	float beta = sqrt(3.0f / 4.0f) * GYROMEASERROR;
 800276a:	f24c 730e 	movw	r3, #50958	; 0xc70e
 800276e:	f6c3 731a 	movt	r3, #16154	; 0x3f1a
 8002772:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	float _2q1my;
	float _2q1mz;
	float _2q2mx;
	float _4bx;
	float _4bz;
	float _2q1 = 2.0f * q1;
 8002776:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800277a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800277e:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
	float _2q2 = 2.0f * q2;
 8002782:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002786:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800278a:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
	float _2q3 = 2.0f * q3;
 800278e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002792:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002796:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
	float _2q4 = 2.0f * q4;
 800279a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800279e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80027a2:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
	float _2q1q3 = 2.0f * q1 * q3;
 80027a6:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80027aa:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80027ae:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80027b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027b6:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
	float _2q3q4 = 2.0f * q3 * q4;
 80027ba:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80027be:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80027c2:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80027c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ca:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
	float q1q1 = q1 * q1;
 80027ce:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80027d2:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80027d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027da:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
	float q1q2 = q1 * q2;
 80027de:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80027e2:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80027e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ea:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
	float q1q3 = q1 * q3;
 80027ee:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80027f2:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80027f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027fa:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	float q1q4 = q1 * q4;
 80027fe:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8002802:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002806:	ee67 7a27 	vmul.f32	s15, s14, s15
 800280a:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
	float q2q2 = q2 * q2;
 800280e:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8002812:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002816:	ee67 7a27 	vmul.f32	s15, s14, s15
 800281a:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
	float q2q3 = q2 * q3;
 800281e:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8002822:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800282a:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
	float q2q4 = q2 * q4;
 800282e:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8002832:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002836:	ee67 7a27 	vmul.f32	s15, s14, s15
 800283a:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
	float q3q3 = q3 * q3;
 800283e:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8002842:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002846:	ee67 7a27 	vmul.f32	s15, s14, s15
 800284a:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	float q3q4 = q3 * q4;
 800284e:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8002852:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002856:	ee67 7a27 	vmul.f32	s15, s14, s15
 800285a:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
	float q4q4 = q4 * q4;
 800285e:	ed97 7a28 	vldr	s14, [r7, #160]	; 0xa0
 8002862:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002866:	ee67 7a27 	vmul.f32	s15, s14, s15
 800286a:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c

	// Normalise accelerometer measurement
	norm = sqrt(ax * ax + ay * ay + az * az);
 800286e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002872:	edd7 7a01 	vldr	s15, [r7, #4]
 8002876:	ee27 7a27 	vmul.f32	s14, s14, s15
 800287a:	edd7 6a00 	vldr	s13, [r7]
 800287e:	edd7 7a00 	vldr	s15, [r7]
 8002882:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002886:	ee37 7a27 	vadd.f32	s14, s14, s15
 800288a:	edd7 6a2e 	vldr	s13, [r7, #184]	; 0xb8
 800288e:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8002892:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002896:	ee77 7a27 	vadd.f32	s15, s14, s15
 800289a:	ee17 0a90 	vmov	r0, s15
 800289e:	f023 fc0f 	bl	80260c0 <__aeabi_f2d>
 80028a2:	4602      	mov	r2, r0
 80028a4:	460b      	mov	r3, r1
 80028a6:	4610      	mov	r0, r2
 80028a8:	4619      	mov	r1, r3
 80028aa:	f021 f9cd 	bl	8023c48 <sqrt>
 80028ae:	4602      	mov	r2, r0
 80028b0:	460b      	mov	r3, r1
 80028b2:	4610      	mov	r0, r2
 80028b4:	4619      	mov	r1, r3
 80028b6:	f023 ff39 	bl	802672c <__aeabi_d2f>
 80028ba:	4603      	mov	r3, r0
 80028bc:	65bb      	str	r3, [r7, #88]	; 0x58
	if (norm == 0.0f) return; // handle NaN
 80028be:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80028c2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80028c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028ca:	f000 85fc 	beq.w	80034c6 <MadgwickQuaternionUpdate+0xd8a>
	norm = 0.1f/norm;
 80028ce:	ed9f 7af4 	vldr	s14, [pc, #976]	; 8002ca0 <MadgwickQuaternionUpdate+0x564>
 80028d2:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80028d6:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80028da:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	ax *= norm;
 80028de:	ed97 7a01 	vldr	s14, [r7, #4]
 80028e2:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80028e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028ea:	edc7 7a01 	vstr	s15, [r7, #4]
	ay *= norm;
 80028ee:	ed97 7a00 	vldr	s14, [r7]
 80028f2:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80028f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028fa:	edc7 7a00 	vstr	s15, [r7]
	az *= norm;
 80028fe:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8002902:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002906:	ee67 7a27 	vmul.f32	s15, s14, s15
 800290a:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8

	// Normalise magnetometer measurement
	norm = sqrt(mx * mx + my * my + mz * mz);
 800290e:	ed97 7a32 	vldr	s14, [r7, #200]	; 0xc8
 8002912:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 8002916:	ee27 7a27 	vmul.f32	s14, s14, s15
 800291a:	edd7 6a33 	vldr	s13, [r7, #204]	; 0xcc
 800291e:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8002922:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002926:	ee37 7a27 	vadd.f32	s14, s14, s15
 800292a:	edd7 6a34 	vldr	s13, [r7, #208]	; 0xd0
 800292e:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002932:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002936:	ee77 7a27 	vadd.f32	s15, s14, s15
 800293a:	ee17 0a90 	vmov	r0, s15
 800293e:	f023 fbbf 	bl	80260c0 <__aeabi_f2d>
 8002942:	4602      	mov	r2, r0
 8002944:	460b      	mov	r3, r1
 8002946:	4610      	mov	r0, r2
 8002948:	4619      	mov	r1, r3
 800294a:	f021 f97d 	bl	8023c48 <sqrt>
 800294e:	4602      	mov	r2, r0
 8002950:	460b      	mov	r3, r1
 8002952:	4610      	mov	r0, r2
 8002954:	4619      	mov	r1, r3
 8002956:	f023 fee9 	bl	802672c <__aeabi_d2f>
 800295a:	4603      	mov	r3, r0
 800295c:	65bb      	str	r3, [r7, #88]	; 0x58
	if (norm == 0.0f) return; // handle NaN
 800295e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002962:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800296a:	f000 85ae 	beq.w	80034ca <MadgwickQuaternionUpdate+0xd8e>
	norm = 0.001f/norm;
 800296e:	ed9f 7acd 	vldr	s14, [pc, #820]	; 8002ca4 <MadgwickQuaternionUpdate+0x568>
 8002972:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002976:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800297a:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	mx *= norm;
 800297e:	ed97 7a32 	vldr	s14, [r7, #200]	; 0xc8
 8002982:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002986:	ee67 7a27 	vmul.f32	s15, s14, s15
 800298a:	edc7 7a32 	vstr	s15, [r7, #200]	; 0xc8
	my *= norm;
 800298e:	ed97 7a33 	vldr	s14, [r7, #204]	; 0xcc
 8002992:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002996:	ee67 7a27 	vmul.f32	s15, s14, s15
 800299a:	edc7 7a33 	vstr	s15, [r7, #204]	; 0xcc
	mz *= norm;
 800299e:	ed97 7a34 	vldr	s14, [r7, #208]	; 0xd0
 80029a2:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80029a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029aa:	edc7 7a34 	vstr	s15, [r7, #208]	; 0xd0

	// Reference direction of Earth's magnetic field
	_2q1mx = 2.0f * q1 * mx;
 80029ae:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80029b2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80029b6:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 80029ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029be:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
	_2q1my = 2.0f * q1 * my;
 80029c2:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80029c6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80029ca:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 80029ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029d2:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
	_2q1mz = 2.0f * q1 * mz;
 80029d6:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80029da:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80029de:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 80029e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029e6:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	_2q2mx = 2.0f * q2 * mx;
 80029ea:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80029ee:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80029f2:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 80029f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029fa:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
	hx = mx * q1q1 - _2q1my * q4 + _2q1mz * q3 + mx * q2q2 + _2q2 * my * q3 + _2q2 * mz * q4 - mx * q3q3 - mx * q4q4;
 80029fe:	ed97 7a32 	vldr	s14, [r7, #200]	; 0xc8
 8002a02:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8002a06:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a0a:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 8002a0e:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002a12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a16:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a1a:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8002a1e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002a22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a26:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a2a:	edd7 6a32 	vldr	s13, [r7, #200]	; 0xc8
 8002a2e:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002a32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a36:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a3a:	edd7 6a25 	vldr	s13, [r7, #148]	; 0x94
 8002a3e:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8002a42:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002a46:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002a4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a4e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a52:	edd7 6a25 	vldr	s13, [r7, #148]	; 0x94
 8002a56:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002a5a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002a5e:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002a62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a66:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a6a:	edd7 6a32 	vldr	s13, [r7, #200]	; 0xc8
 8002a6e:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002a72:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a76:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a7a:	edd7 6a32 	vldr	s13, [r7, #200]	; 0xc8
 8002a7e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002a82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a8a:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	hy = _2q1mx * q4 + my * q1q1 - _2q1mz * q2 + _2q2mx * q3 - my * q2q2 + my * q3q3 + _2q3 * mz * q4 - my * q4q4;
 8002a8e:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8002a92:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002a96:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a9a:	edd7 6a33 	vldr	s13, [r7, #204]	; 0xcc
 8002a9e:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8002aa2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002aa6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002aaa:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8002aae:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002ab2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ab6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002aba:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8002abe:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002ac2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ac6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002aca:	edd7 6a33 	vldr	s13, [r7, #204]	; 0xcc
 8002ace:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002ad2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ad6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ada:	edd7 6a33 	vldr	s13, [r7, #204]	; 0xcc
 8002ade:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002ae2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ae6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002aea:	edd7 6a24 	vldr	s13, [r7, #144]	; 0x90
 8002aee:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002af2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002af6:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002afa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002afe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b02:	edd7 6a33 	vldr	s13, [r7, #204]	; 0xcc
 8002b06:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002b0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b12:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
	_2bx = sqrt(hx * hx + hy * hy);
 8002b16:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002b1a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002b1e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b22:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 8002b26:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002b2a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b32:	ee17 0a90 	vmov	r0, s15
 8002b36:	f023 fac3 	bl	80260c0 <__aeabi_f2d>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	4610      	mov	r0, r2
 8002b40:	4619      	mov	r1, r3
 8002b42:	f021 f881 	bl	8023c48 <sqrt>
 8002b46:	4602      	mov	r2, r0
 8002b48:	460b      	mov	r3, r1
 8002b4a:	4610      	mov	r0, r2
 8002b4c:	4619      	mov	r1, r3
 8002b4e:	f023 fded 	bl	802672c <__aeabi_d2f>
 8002b52:	4603      	mov	r3, r0
 8002b54:	63fb      	str	r3, [r7, #60]	; 0x3c
	_2bz = -_2q1mx * q3 + _2q1my * q2 + mz * q1q1 + _2q2mx * q4 - mz * q2q2 + _2q3 * my * q4 - mz * q3q3 + mz * q4q4;
 8002b56:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8002b5a:	eeb1 7a67 	vneg.f32	s14, s15
 8002b5e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002b62:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b66:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 8002b6a:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002b6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b72:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b76:	edd7 6a34 	vldr	s13, [r7, #208]	; 0xd0
 8002b7a:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8002b7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b82:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b86:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8002b8a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002b8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b92:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b96:	edd7 6a34 	vldr	s13, [r7, #208]	; 0xd0
 8002b9a:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002b9e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ba2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ba6:	edd7 6a24 	vldr	s13, [r7, #144]	; 0x90
 8002baa:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8002bae:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002bb2:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002bb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bba:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bbe:	edd7 6a34 	vldr	s13, [r7, #208]	; 0xd0
 8002bc2:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002bc6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bca:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002bce:	edd7 6a34 	vldr	s13, [r7, #208]	; 0xd0
 8002bd2:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002bd6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bde:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	_4bx = 2.0f * _2bx;
 8002be2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002be6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002bea:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	_4bz = 2.0f * _2bz;
 8002bee:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002bf2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002bf6:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

	// Gradient decent algorithm corrective step
	s1 = -_2q3 * (2.0f * q2q4 - _2q1q3 - ax) + _2q2 * (2.0f * q1q2 + _2q3q4 - ay) - _2bz * q3 * (_2bx * (0.5f - q3q3 - q4q4) + _2bz * (q2q4 - q1q3) - mx) + (-_2bx * q4 + _2bz * q2) * (_2bx * (q2q3 - q1q4) + _2bz * (q1q2 + q3q4) - my) + _2bx * q3 * (_2bx * (q1q3 + q2q4) + _2bz * (0.5f - q2q2 - q3q3) - mz);
 8002bfa:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8002bfe:	eeb1 7a67 	vneg.f32	s14, s15
 8002c02:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002c06:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002c0a:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8002c0e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c12:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c16:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002c1a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c1e:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8002c22:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002c26:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002c2a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002c2e:	edd7 7a00 	vldr	s15, [r7]
 8002c32:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c36:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8002c3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c3e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c42:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8002c46:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002c4a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002c4e:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 8002c52:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002c56:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002c5a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002c5e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002c62:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002c66:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002c6a:	edd7 5a1a 	vldr	s11, [r7, #104]	; 0x68
 8002c6e:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8002c72:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002c76:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002c7a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002c7e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002c82:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 8002c86:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002c8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c8e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c92:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002c96:	eef1 6a67 	vneg.f32	s13, s15
 8002c9a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002c9e:	e003      	b.n	8002ca8 <MadgwickQuaternionUpdate+0x56c>
 8002ca0:	3dcccccd 	.word	0x3dcccccd
 8002ca4:	3a83126f 	.word	0x3a83126f
 8002ca8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002cac:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 8002cb0:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002cb4:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002cb8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002cbc:	ed97 6a1b 	vldr	s12, [r7, #108]	; 0x6c
 8002cc0:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002cc4:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002cc8:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002ccc:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002cd0:	edd7 5a1f 	vldr	s11, [r7, #124]	; 0x7c
 8002cd4:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002cd8:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002cdc:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002ce0:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002ce4:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002ce8:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8002cec:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002cf0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cf4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cf8:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8002cfc:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002d00:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002d04:	ed97 6a1e 	vldr	s12, [r7, #120]	; 0x78
 8002d08:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002d0c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002d10:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002d14:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002d18:	eef6 5a00 	vmov.f32	s11, #96	; 0x60
 8002d1c:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002d20:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002d24:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002d28:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002d2c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002d30:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002d34:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002d38:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002d3c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002d40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d48:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	s2 = _2q4 * (2.0f * q2q4 - _2q1q3 - ax) + _2q1 * (2.0f * q1q2 + _2q3q4 - ay) - 4.0f * q2 * (1.0f - 2.0f * q2q2 - 2.0f * q3q3 - az) + _2bz * q4 * (_2bx * (0.5f - q3q3 - q4q4) + _2bz * (q2q4 - q1q3) - mx) + (_2bx * q3 + _2bz * q1) * (_2bx * (q2q3 - q1q4) + _2bz * (q1q2 + q3q4) - my) + (_2bx * q4 - _4bz * q2) * (_2bx * (q1q3 + q2q4) + _2bz * (0.5f - q2q2 - q3q3) - mz);
 8002d4c:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002d50:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002d54:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8002d58:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d5c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002d60:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d64:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8002d68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d6c:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8002d70:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002d74:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002d78:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002d7c:	edd7 7a00 	vldr	s15, [r7]
 8002d80:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002d84:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8002d88:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d8c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d90:	edd7 6a2a 	vldr	s13, [r7, #168]	; 0xa8
 8002d94:	eef1 7a00 	vmov.f32	s15, #16
 8002d98:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002d9c:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002da0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002da4:	eeb7 6a00 	vmov.f32	s12, #112	; 0x70
 8002da8:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002dac:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002db0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002db4:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002db8:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8002dbc:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002dc0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002dc4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002dc8:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8002dcc:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002dd0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002dd4:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 8002dd8:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002ddc:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002de0:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002de4:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002de8:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002dec:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002df0:	edd7 5a1a 	vldr	s11, [r7, #104]	; 0x68
 8002df4:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8002df8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002dfc:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002e00:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002e04:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002e08:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 8002e0c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002e10:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e14:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e18:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8002e1c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002e20:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002e24:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 8002e28:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002e2c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002e30:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002e34:	ed97 6a1b 	vldr	s12, [r7, #108]	; 0x6c
 8002e38:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002e3c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002e40:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002e44:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002e48:	edd7 5a1f 	vldr	s11, [r7, #124]	; 0x7c
 8002e4c:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002e50:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002e54:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002e58:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002e5c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002e60:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8002e64:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002e68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e6c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e70:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8002e74:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002e78:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002e7c:	ed97 6a0c 	vldr	s12, [r7, #48]	; 0x30
 8002e80:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002e84:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002e88:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002e8c:	ed97 6a1e 	vldr	s12, [r7, #120]	; 0x78
 8002e90:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002e94:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002e98:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002e9c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002ea0:	eef6 5a00 	vmov.f32	s11, #96	; 0x60
 8002ea4:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002ea8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002eac:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002eb0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002eb4:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002eb8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002ebc:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002ec0:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002ec4:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002ec8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ecc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ed0:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	s3 = -_2q1 * (2.0f * q2q4 - _2q1q3 - ax) + _2q4 * (2.0f * q1q2 + _2q3q4 - ay) - 4.0f * q3 * (1.0f - 2.0f * q2q2 - 2.0f * q3q3 - az) + (-_4bx * q3 - _2bz * q1) * (_2bx * (0.5f - q3q3 - q4q4) + _2bz * (q2q4 - q1q3) - mx) + (_2bx * q2 + _2bz * q4) * (_2bx * (q2q3 - q1q4) + _2bz * (q1q2 + q3q4) - my) + (_2bx * q1 - _4bz * q3) * (_2bx * (q1q3 + q2q4) + _2bz * (0.5f - q2q2 - q3q3) - mz);
 8002ed4:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8002ed8:	eeb1 7a67 	vneg.f32	s14, s15
 8002edc:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002ee0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002ee4:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8002ee8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002eec:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ef0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002ef4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ef8:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8002efc:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002f00:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002f04:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002f08:	edd7 7a00 	vldr	s15, [r7]
 8002f0c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002f10:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8002f14:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f18:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f1c:	edd7 6a29 	vldr	s13, [r7, #164]	; 0xa4
 8002f20:	eef1 7a00 	vmov.f32	s15, #16
 8002f24:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f28:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002f2c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002f30:	eeb7 6a00 	vmov.f32	s12, #112	; 0x70
 8002f34:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002f38:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002f3c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002f40:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002f44:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8002f48:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002f4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f50:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f54:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002f58:	eef1 6a67 	vneg.f32	s13, s15
 8002f5c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002f60:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f64:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 8002f68:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002f6c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002f70:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002f74:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 8002f78:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002f7c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002f80:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002f84:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002f88:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002f8c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002f90:	edd7 5a1a 	vldr	s11, [r7, #104]	; 0x68
 8002f94:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8002f98:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002f9c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002fa0:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002fa4:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002fa8:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 8002fac:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002fb0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fb4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fb8:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8002fbc:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002fc0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002fc4:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 8002fc8:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002fcc:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002fd0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002fd4:	ed97 6a1b 	vldr	s12, [r7, #108]	; 0x6c
 8002fd8:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002fdc:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002fe0:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002fe4:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002fe8:	edd7 5a1f 	vldr	s11, [r7, #124]	; 0x7c
 8002fec:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002ff0:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002ff4:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002ff8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002ffc:	ee36 6a27 	vadd.f32	s12, s12, s15
 8003000:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8003004:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003008:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800300c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003010:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8003014:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8003018:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800301c:	ed97 6a0c 	vldr	s12, [r7, #48]	; 0x30
 8003020:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8003024:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003028:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800302c:	ed97 6a1e 	vldr	s12, [r7, #120]	; 0x78
 8003030:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8003034:	ee36 6a27 	vadd.f32	s12, s12, s15
 8003038:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800303c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8003040:	eef6 5a00 	vmov.f32	s11, #96	; 0x60
 8003044:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8003048:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800304c:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8003050:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8003054:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003058:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800305c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8003060:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8003064:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003068:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800306c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003070:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	s4 = _2q2 * (2.0f * q2q4 - _2q1q3 - ax) + _2q3 * (2.0f * q1q2 + _2q3q4 - ay) + (-_4bx * q4 + _2bz * q2) * (_2bx * (0.5f - q3q3 - q4q4) + _2bz * (q2q4 - q1q3) - mx) + (-_2bx * q1 + _2bz * q3) * (_2bx * (q2q3 - q1q4) + _2bz * (q1q2 + q3q4) - my) + _2bx * q2 * (_2bx * (q1q3 + q2q4) + _2bz * (0.5f - q2q2 - q3q3) - mz);
 8003074:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8003078:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800307c:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8003080:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003084:	edd7 7a01 	vldr	s15, [r7, #4]
 8003088:	ee37 7a67 	vsub.f32	s14, s14, s15
 800308c:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8003090:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003094:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8003098:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800309c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80030a0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80030a4:	edd7 7a00 	vldr	s15, [r7]
 80030a8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80030ac:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80030b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030b8:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80030bc:	eef1 6a67 	vneg.f32	s13, s15
 80030c0:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80030c4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80030c8:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 80030cc:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80030d0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80030d4:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80030d8:	eeb6 6a00 	vmov.f32	s12, #96	; 0x60
 80030dc:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80030e0:	ee36 6a67 	vsub.f32	s12, s12, s15
 80030e4:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80030e8:	ee36 6a67 	vsub.f32	s12, s12, s15
 80030ec:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80030f0:	ee26 6a27 	vmul.f32	s12, s12, s15
 80030f4:	edd7 5a1a 	vldr	s11, [r7, #104]	; 0x68
 80030f8:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80030fc:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8003100:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003104:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8003108:	ee36 6a27 	vadd.f32	s12, s12, s15
 800310c:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 8003110:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003114:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003118:	ee37 7a27 	vadd.f32	s14, s14, s15
 800311c:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003120:	eef1 6a67 	vneg.f32	s13, s15
 8003124:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8003128:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800312c:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 8003130:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8003134:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003138:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800313c:	ed97 6a1b 	vldr	s12, [r7, #108]	; 0x6c
 8003140:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8003144:	ee36 6a67 	vsub.f32	s12, s12, s15
 8003148:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800314c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8003150:	edd7 5a1f 	vldr	s11, [r7, #124]	; 0x7c
 8003154:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8003158:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800315c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003160:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8003164:	ee36 6a27 	vadd.f32	s12, s12, s15
 8003168:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 800316c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003170:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003174:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003178:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 800317c:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8003180:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003184:	ed97 6a1e 	vldr	s12, [r7, #120]	; 0x78
 8003188:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800318c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8003190:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003194:	ee26 6a27 	vmul.f32	s12, s12, s15
 8003198:	eef6 5a00 	vmov.f32	s11, #96	; 0x60
 800319c:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80031a0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80031a4:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80031a8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80031ac:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80031b0:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80031b4:	ee36 6a27 	vadd.f32	s12, s12, s15
 80031b8:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 80031bc:	ee76 7a67 	vsub.f32	s15, s12, s15
 80031c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031c8:	edc7 7a08 	vstr	s15, [r7, #32]
	norm = sqrt(s1 * s1 + s2 * s2 + s3 * s3 + s4 * s4);    // normalise step magnitude
 80031cc:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80031d0:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80031d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031d8:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80031dc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80031e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80031e8:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80031ec:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80031f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80031f8:	edd7 6a08 	vldr	s13, [r7, #32]
 80031fc:	edd7 7a08 	vldr	s15, [r7, #32]
 8003200:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003204:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003208:	ee17 0a90 	vmov	r0, s15
 800320c:	f022 ff58 	bl	80260c0 <__aeabi_f2d>
 8003210:	4602      	mov	r2, r0
 8003212:	460b      	mov	r3, r1
 8003214:	4610      	mov	r0, r2
 8003216:	4619      	mov	r1, r3
 8003218:	f020 fd16 	bl	8023c48 <sqrt>
 800321c:	4602      	mov	r2, r0
 800321e:	460b      	mov	r3, r1
 8003220:	4610      	mov	r0, r2
 8003222:	4619      	mov	r1, r3
 8003224:	f023 fa82 	bl	802672c <__aeabi_d2f>
 8003228:	4603      	mov	r3, r0
 800322a:	65bb      	str	r3, [r7, #88]	; 0x58
	norm = 1.0f/norm;
 800322c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 8003230:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003234:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8003238:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	s1 *= norm;
 800323c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8003240:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003244:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003248:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	s2 *= norm;
 800324c:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003250:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003254:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003258:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	s3 *= norm;
 800325c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003260:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003264:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003268:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	s4 *= norm;
 800326c:	ed97 7a08 	vldr	s14, [r7, #32]
 8003270:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003274:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003278:	edc7 7a08 	vstr	s15, [r7, #32]

	// Compute rate of change of quaternion
	qDot1 = 0.5f * (-q2 * gx - q3 * gy - q4 * gz) - beta * s1;
 800327c:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8003280:	eeb1 7a67 	vneg.f32	s14, s15
 8003284:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8003288:	ee27 7a27 	vmul.f32	s14, s14, s15
 800328c:	edd7 6a29 	vldr	s13, [r7, #164]	; 0xa4
 8003290:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 8003294:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003298:	ee37 7a67 	vsub.f32	s14, s14, s15
 800329c:	edd7 6a28 	vldr	s13, [r7, #160]	; 0xa0
 80032a0:	edd7 7a31 	vldr	s15, [r7, #196]	; 0xc4
 80032a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032a8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80032ac:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 80032b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032b4:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
 80032b8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80032bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032c4:	edc7 7a07 	vstr	s15, [r7, #28]
	qDot2 = 0.5f * ( q1 * gx + q3 * gz - q4 * gy) - beta * s2;
 80032c8:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80032cc:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 80032d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032d4:	edd7 6a29 	vldr	s13, [r7, #164]	; 0xa4
 80032d8:	edd7 7a31 	vldr	s15, [r7, #196]	; 0xc4
 80032dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032e4:	edd7 6a28 	vldr	s13, [r7, #160]	; 0xa0
 80032e8:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 80032ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032f0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80032f4:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 80032f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032fc:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
 8003300:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003304:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003308:	ee77 7a67 	vsub.f32	s15, s14, s15
 800330c:	edc7 7a06 	vstr	s15, [r7, #24]
	qDot3 = 0.5f * ( q1 * gy - q2 * gz + q4 * gx) - beta * s3;
 8003310:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8003314:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 8003318:	ee27 7a27 	vmul.f32	s14, s14, s15
 800331c:	edd7 6a2a 	vldr	s13, [r7, #168]	; 0xa8
 8003320:	edd7 7a31 	vldr	s15, [r7, #196]	; 0xc4
 8003324:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003328:	ee37 7a67 	vsub.f32	s14, s14, s15
 800332c:	edd7 6a28 	vldr	s13, [r7, #160]	; 0xa0
 8003330:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8003334:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003338:	ee37 7a27 	vadd.f32	s14, s14, s15
 800333c:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 8003340:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003344:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
 8003348:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800334c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003350:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003354:	edc7 7a05 	vstr	s15, [r7, #20]
	qDot4 = 0.5f * ( q1 * gz + q2 * gy - q3 * gx) - beta * s4;
 8003358:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 800335c:	edd7 7a31 	vldr	s15, [r7, #196]	; 0xc4
 8003360:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003364:	edd7 6a2a 	vldr	s13, [r7, #168]	; 0xa8
 8003368:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 800336c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003370:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003374:	edd7 6a29 	vldr	s13, [r7, #164]	; 0xa4
 8003378:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 800337c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003380:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003384:	eef6 7a00 	vmov.f32	s15, #96	; 0x60
 8003388:	ee27 7a27 	vmul.f32	s14, s14, s15
 800338c:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
 8003390:	edd7 7a08 	vldr	s15, [r7, #32]
 8003394:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003398:	ee77 7a67 	vsub.f32	s15, s14, s15
 800339c:	edc7 7a04 	vstr	s15, [r7, #16]

	// Integrate to yield quaternion
	q1 += qDot1 * deltat;
 80033a0:	ed97 7a07 	vldr	s14, [r7, #28]
 80033a4:	edd7 7a02 	vldr	s15, [r7, #8]
 80033a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033ac:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80033b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033b4:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
	q2 += qDot2 * deltat;
 80033b8:	ed97 7a06 	vldr	s14, [r7, #24]
 80033bc:	edd7 7a02 	vldr	s15, [r7, #8]
 80033c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033c4:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 80033c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033cc:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
	q3 += qDot3 * deltat;
 80033d0:	ed97 7a05 	vldr	s14, [r7, #20]
 80033d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80033d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033dc:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 80033e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033e4:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
	q4 += qDot4 * deltat;
 80033e8:	ed97 7a04 	vldr	s14, [r7, #16]
 80033ec:	edd7 7a02 	vldr	s15, [r7, #8]
 80033f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033f4:	ed97 7a28 	vldr	s14, [r7, #160]	; 0xa0
 80033f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033fc:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
	norm = sqrt(q1 * q1 + q2 * q2 + q3 * q3 + q4 * q4);    // normalise quaternion
 8003400:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8003404:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8003408:	ee27 7a27 	vmul.f32	s14, s14, s15
 800340c:	edd7 6a2a 	vldr	s13, [r7, #168]	; 0xa8
 8003410:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8003414:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003418:	ee37 7a27 	vadd.f32	s14, s14, s15
 800341c:	edd7 6a29 	vldr	s13, [r7, #164]	; 0xa4
 8003420:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8003424:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003428:	ee37 7a27 	vadd.f32	s14, s14, s15
 800342c:	edd7 6a28 	vldr	s13, [r7, #160]	; 0xa0
 8003430:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8003434:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003438:	ee77 7a27 	vadd.f32	s15, s14, s15
 800343c:	ee17 0a90 	vmov	r0, s15
 8003440:	f022 fe3e 	bl	80260c0 <__aeabi_f2d>
 8003444:	4602      	mov	r2, r0
 8003446:	460b      	mov	r3, r1
 8003448:	4610      	mov	r0, r2
 800344a:	4619      	mov	r1, r3
 800344c:	f020 fbfc 	bl	8023c48 <sqrt>
 8003450:	4602      	mov	r2, r0
 8003452:	460b      	mov	r3, r1
 8003454:	4610      	mov	r0, r2
 8003456:	4619      	mov	r1, r3
 8003458:	f023 f968 	bl	802672c <__aeabi_d2f>
 800345c:	4603      	mov	r3, r0
 800345e:	65bb      	str	r3, [r7, #88]	; 0x58
	norm = 1.0f/norm;
 8003460:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 8003464:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003468:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800346c:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	q[0] = q1 * norm;
 8003470:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8003474:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003478:	ee67 7a27 	vmul.f32	s15, s14, s15
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	edc3 7a00 	vstr	s15, [r3]
	q[1] = q2 * norm;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	f103 0304 	add.w	r3, r3, #4
 8003488:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 800348c:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003490:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003494:	edc3 7a00 	vstr	s15, [r3]
	q[2] = q3 * norm;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	f103 0308 	add.w	r3, r3, #8
 800349e:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 80034a2:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80034a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034aa:	edc3 7a00 	vstr	s15, [r3]
	q[3] = q4 * norm;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	f103 030c 	add.w	r3, r3, #12
 80034b4:	ed97 7a28 	vldr	s14, [r7, #160]	; 0xa0
 80034b8:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80034bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034c0:	edc3 7a00 	vstr	s15, [r3]
 80034c4:	e002      	b.n	80034cc <MadgwickQuaternionUpdate+0xd90>
	float q3q4 = q3 * q4;
	float q4q4 = q4 * q4;

	// Normalise accelerometer measurement
	norm = sqrt(ax * ax + ay * ay + az * az);
	if (norm == 0.0f) return; // handle NaN
 80034c6:	bf00      	nop
 80034c8:	e000      	b.n	80034cc <MadgwickQuaternionUpdate+0xd90>
	ay *= norm;
	az *= norm;

	// Normalise magnetometer measurement
	norm = sqrt(mx * mx + my * my + mz * mz);
	if (norm == 0.0f) return; // handle NaN
 80034ca:	bf00      	nop
	norm = 1.0f/norm;
	q[0] = q1 * norm;
	q[1] = q2 * norm;
	q[2] = q3 * norm;
	q[3] = q4 * norm;
}
 80034cc:	f107 07b0 	add.w	r7, r7, #176	; 0xb0
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}

080034d4 <KALMAN_getAngle>:

#include "kalman.h"

// The angle should be in degrees and the rate should be in degrees per second and the delta time in seconds
float KALMAN_getAngle(KALMAN_t *handle, float newAngle, float newRate, float dt)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b08b      	sub	sp, #44	; 0x2c
 80034d8:	af00      	add	r7, sp, #0
 80034da:	60f8      	str	r0, [r7, #12]
 80034dc:	60b9      	str	r1, [r7, #8]
 80034de:	607a      	str	r2, [r7, #4]
 80034e0:	603b      	str	r3, [r7, #0]
	// See my blog post for more information: http://blog.tkjelectronics.dk/2012/09/a-practical-approach-to-kalman-filter-and-how-to-implement-it

	// Discrete Kalman filter time update equations - Time Update ("Predict")
	// Update xhat - Project the state ahead
	/* Step 1 */
	handle->rate = newRate - handle->bias;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	edd3 7a04 	vldr	s15, [r3, #16]
 80034e8:	ed97 7a01 	vldr	s14, [r7, #4]
 80034ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	edc3 7a05 	vstr	s15, [r3, #20]
	handle->angle += dt * handle->rate;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	ed93 7a03 	vldr	s14, [r3, #12]
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	edd3 6a05 	vldr	s13, [r3, #20]
 8003502:	edd7 7a00 	vldr	s15, [r7]
 8003506:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800350a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	edc3 7a03 	vstr	s15, [r3, #12]

	// Update estimation error covariance - Project the error covariance ahead
	/* Step 2 */
	handle->P[0][0] += dt * (dt*handle->P[1][1] - handle->P[0][1] - handle->P[1][0] + handle->Q_angle);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	ed93 7a06 	vldr	s14, [r3, #24]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8003520:	edd7 7a00 	vldr	s15, [r7]
 8003524:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	edd3 7a07 	vldr	s15, [r3, #28]
 800352e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	edd3 7a08 	vldr	s15, [r3, #32]
 8003538:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	edd3 7a00 	vldr	s15, [r3]
 8003542:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003546:	edd7 7a00 	vldr	s15, [r7]
 800354a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800354e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	edc3 7a06 	vstr	s15, [r3, #24]
	handle->P[0][1] -= dt * handle->P[1][1];
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	ed93 7a07 	vldr	s14, [r3, #28]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8003564:	edd7 7a00 	vldr	s15, [r7]
 8003568:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800356c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	edc3 7a07 	vstr	s15, [r3, #28]
	handle->P[1][0] -= dt * handle->P[1][1];
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	ed93 7a08 	vldr	s14, [r3, #32]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8003582:	edd7 7a00 	vldr	s15, [r7]
 8003586:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800358a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	edc3 7a08 	vstr	s15, [r3, #32]
	handle->P[1][1] += handle->Q_bias * dt;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	edd3 6a01 	vldr	s13, [r3, #4]
 80035a0:	edd7 7a00 	vldr	s15, [r7]
 80035a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	// Discrete Kalman filter measurement update equations - Measurement Update ("Correct")
	// Calculate Kalman gain - Compute the Kalman gain
	/* Step 4 */
	float S = handle->P[0][0] + handle->R_measure; // Estimate error
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	ed93 7a06 	vldr	s14, [r3, #24]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	edd3 7a02 	vldr	s15, [r3, #8]
 80035be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035c2:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	/* Step 5 */
	float K[2]; // Kalman gain - This is a 2x1 vector
	K[0] = handle->P[0][0] / S;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	ed93 7a06 	vldr	s14, [r3, #24]
 80035cc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80035d0:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80035d4:	edc7 7a04 	vstr	s15, [r7, #16]
	K[1] = handle->P[1][0] / S;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	ed93 7a08 	vldr	s14, [r3, #32]
 80035de:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80035e2:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80035e6:	edc7 7a05 	vstr	s15, [r7, #20]

	// Calculate angle and bias - Update estimate with measurement zk (newAngle)
	/* Step 3 */
	float y = newAngle - handle->angle; // Angle difference
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	edd3 7a03 	vldr	s15, [r3, #12]
 80035f0:	ed97 7a02 	vldr	s14, [r7, #8]
 80035f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035f8:	edc7 7a08 	vstr	s15, [r7, #32]
	/* Step 6 */
	handle->angle += K[0] * y;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	ed93 7a03 	vldr	s14, [r3, #12]
 8003602:	edd7 6a04 	vldr	s13, [r7, #16]
 8003606:	edd7 7a08 	vldr	s15, [r7, #32]
 800360a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800360e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	edc3 7a03 	vstr	s15, [r3, #12]
	handle->bias += K[1] * y;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	ed93 7a04 	vldr	s14, [r3, #16]
 800361e:	edd7 6a05 	vldr	s13, [r7, #20]
 8003622:	edd7 7a08 	vldr	s15, [r7, #32]
 8003626:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800362a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	edc3 7a04 	vstr	s15, [r3, #16]

	// Calculate estimation error covariance - Update the error covariance
	/* Step 7 */
	float P00_temp = handle->P[0][0];
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	699b      	ldr	r3, [r3, #24]
 8003638:	61fb      	str	r3, [r7, #28]
	float P01_temp = handle->P[0][1];
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	69db      	ldr	r3, [r3, #28]
 800363e:	61bb      	str	r3, [r7, #24]

	handle->P[0][0] -= K[0] * P00_temp;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	ed93 7a06 	vldr	s14, [r3, #24]
 8003646:	edd7 6a04 	vldr	s13, [r7, #16]
 800364a:	edd7 7a07 	vldr	s15, [r7, #28]
 800364e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003652:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	edc3 7a06 	vstr	s15, [r3, #24]
	handle->P[0][1] -= K[0] * P01_temp;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	ed93 7a07 	vldr	s14, [r3, #28]
 8003662:	edd7 6a04 	vldr	s13, [r7, #16]
 8003666:	edd7 7a06 	vldr	s15, [r7, #24]
 800366a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800366e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	edc3 7a07 	vstr	s15, [r3, #28]
	handle->P[1][0] -= K[1] * P00_temp;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	ed93 7a08 	vldr	s14, [r3, #32]
 800367e:	edd7 6a05 	vldr	s13, [r7, #20]
 8003682:	edd7 7a07 	vldr	s15, [r7, #28]
 8003686:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800368a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	edc3 7a08 	vstr	s15, [r3, #32]
	handle->P[1][1] -= K[1] * P01_temp;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800369a:	edd7 6a05 	vldr	s13, [r7, #20]
 800369e:	edd7 7a06 	vldr	s15, [r7, #24]
 80036a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	return handle->angle;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	68db      	ldr	r3, [r3, #12]
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	f107 072c 	add.w	r7, r7, #44	; 0x2c
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bc80      	pop	{r7}
 80036be:	4770      	bx	lr

080036c0 <KALMAN_Init>:

void KALMAN_Init(KALMAN_t *handle, float Q_angle, float Q_bias, float R_measure)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b085      	sub	sp, #20
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	607a      	str	r2, [r7, #4]
 80036cc:	603b      	str	r3, [r7, #0]
    /* We will set the variables like so, these can also be tuned by the user */
	handle->Q_angle = Q_angle;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	68ba      	ldr	r2, [r7, #8]
 80036d2:	601a      	str	r2, [r3, #0]
	handle->Q_bias = Q_bias;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	687a      	ldr	r2, [r7, #4]
 80036d8:	605a      	str	r2, [r3, #4]
	handle->R_measure = R_measure;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	683a      	ldr	r2, [r7, #0]
 80036de:	609a      	str	r2, [r3, #8]

	handle->angle = 0.0f; // Reset the angle
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	f04f 0200 	mov.w	r2, #0
 80036e6:	60da      	str	r2, [r3, #12]
	handle->bias = 0.0f; // Reset bias
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f04f 0200 	mov.w	r2, #0
 80036ee:	611a      	str	r2, [r3, #16]

	handle->P[0][0] = 0.0f; // Since we assume that the bias is 0 and we know the starting angle (use setAngle), the error covariance matrix is set like so - see: http://en.wikipedia.org/wiki/Kalman_filter#Example_application.2C_technical
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f04f 0200 	mov.w	r2, #0
 80036f6:	619a      	str	r2, [r3, #24]
	handle->P[0][1] = 0.0f;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f04f 0200 	mov.w	r2, #0
 80036fe:	61da      	str	r2, [r3, #28]
	handle->P[1][0] = 0.0f;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	f04f 0200 	mov.w	r2, #0
 8003706:	621a      	str	r2, [r3, #32]
	handle->P[1][1] = 0.0f;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f04f 0200 	mov.w	r2, #0
 800370e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003710:	f107 0714 	add.w	r7, r7, #20
 8003714:	46bd      	mov	sp, r7
 8003716:	bc80      	pop	{r7}
 8003718:	4770      	bx	lr
 800371a:	bf00      	nop

0800371c <KALMAN_setAngle>:

void KALMAN_setAngle(KALMAN_t *handle, float newAngle) { handle->angle = newAngle; } // Used to set angle, this should be set as the starting angle
 800371c:	b480      	push	{r7}
 800371e:	b083      	sub	sp, #12
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	683a      	ldr	r2, [r7, #0]
 800372a:	60da      	str	r2, [r3, #12]
 800372c:	f107 070c 	add.w	r7, r7, #12
 8003730:	46bd      	mov	sp, r7
 8003732:	bc80      	pop	{r7}
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop

08003738 <KALMAN_getRate>:
float KALMAN_getRate(KALMAN_t *handle) { return handle->rate; } // Return the unbiased rate
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	695b      	ldr	r3, [r3, #20]
 8003744:	4618      	mov	r0, r3
 8003746:	f107 070c 	add.w	r7, r7, #12
 800374a:	46bd      	mov	sp, r7
 800374c:	bc80      	pop	{r7}
 800374e:	4770      	bx	lr

08003750 <KALMAN_setQangle>:

/* These are used to tune the Kalman filter */
void KALMAN_setQangle(KALMAN_t *handle, float newQ_angle) { handle->Q_angle = newQ_angle; }
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	6039      	str	r1, [r7, #0]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	683a      	ldr	r2, [r7, #0]
 800375e:	601a      	str	r2, [r3, #0]
 8003760:	f107 070c 	add.w	r7, r7, #12
 8003764:	46bd      	mov	sp, r7
 8003766:	bc80      	pop	{r7}
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop

0800376c <KALMAN_setQbias>:
void KALMAN_setQbias(KALMAN_t *handle, float newQ_bias) { handle->Q_bias = newQ_bias; }
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
 8003774:	6039      	str	r1, [r7, #0]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	683a      	ldr	r2, [r7, #0]
 800377a:	605a      	str	r2, [r3, #4]
 800377c:	f107 070c 	add.w	r7, r7, #12
 8003780:	46bd      	mov	sp, r7
 8003782:	bc80      	pop	{r7}
 8003784:	4770      	bx	lr
 8003786:	bf00      	nop

08003788 <KALMAN_setRmeasure>:
void KALMAN_setRmeasure(KALMAN_t *handle, float newR_measure) { handle->R_measure = newR_measure; }
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	6039      	str	r1, [r7, #0]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	683a      	ldr	r2, [r7, #0]
 8003796:	609a      	str	r2, [r3, #8]
 8003798:	f107 070c 	add.w	r7, r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	bc80      	pop	{r7}
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop

080037a4 <KALMAN_getQangle>:

float KALMAN_getQangle(KALMAN_t *handle) { return handle->Q_angle; }
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4618      	mov	r0, r3
 80037b2:	f107 070c 	add.w	r7, r7, #12
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bc80      	pop	{r7}
 80037ba:	4770      	bx	lr

080037bc <KALMAN_getQbias>:
float KALMAN_getQbias(KALMAN_t *handle) { return handle->Q_bias; }
 80037bc:	b480      	push	{r7}
 80037be:	b083      	sub	sp, #12
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	4618      	mov	r0, r3
 80037ca:	f107 070c 	add.w	r7, r7, #12
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bc80      	pop	{r7}
 80037d2:	4770      	bx	lr

080037d4 <KALMAN_getRmeasure>:
float KALMAN_getRmeasure(KALMAN_t *handle) { return handle->R_measure; }
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	4618      	mov	r0, r3
 80037e2:	f107 070c 	add.w	r7, r7, #12
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bc80      	pop	{r7}
 80037ea:	4770      	bx	lr

080037ec <ERU1_3_IRQHandler>:
// compensation scale factors (data sheet page 15, table 9)
uint32_t kP = 0;
uint32_t kT = 0;

void DPS_EXT_INT_ISR(void)
{
 80037ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037f0:	b09a      	sub	sp, #104	; 0x68
 80037f2:	af0c      	add	r7, sp, #48	; 0x30
	updateValues(&pressure, &temperature);
 80037f4:	f240 708c 	movw	r0, #1932	; 0x78c
 80037f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80037fc:	f240 7190 	movw	r1, #1936	; 0x790
 8003800:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8003804:	f000 f9a2 	bl	8003b4c <updateValues>
    I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x0A);
 8003808:	f24d 400c 	movw	r0, #54284	; 0xd40c
 800380c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003810:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003814:	f04f 020a 	mov.w	r2, #10
 8003818:	f7fc ff86 	bl	8000728 <I2Cdev_readByte>
    PressureFIR = FIR_FILTER(PressureFIR, pressure);
 800381c:	f240 738c 	movw	r3, #1932	; 0x78c
 8003820:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f640 18ac 	movw	r8, #2476	; 0x9ac
 800382a:	f2c2 0800 	movt	r8, #8192	; 0x2000
 800382e:	46be      	mov	lr, r7
 8003830:	f640 16ac 	movw	r6, #2476	; 0x9ac
 8003834:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8003838:	930b      	str	r3, [sp, #44]	; 0x2c
 800383a:	466c      	mov	r4, sp
 800383c:	f106 050c 	add.w	r5, r6, #12
 8003840:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003842:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003844:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003846:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003848:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800384c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003850:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8003854:	4670      	mov	r0, lr
 8003856:	f7fd f97b 	bl	8000b50 <FIR_FILTER>
 800385a:	4644      	mov	r4, r8
 800385c:	463d      	mov	r5, r7
 800385e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003860:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003862:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003864:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003866:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003868:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800386a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800386e:	e884 0003 	stmia.w	r4, {r0, r1}
    //#>>>>>>>>>>
    //# due to the unstable performance of DPS310, I assign ground pressure and temperature here
    //# rather than in Initialize() to make sure they have legal values.
    //# These sentences will be executed only once.
    if(!(ground_pressure > 90000 && ground_pressure < 100000)) ground_pressure = pressure;
 8003872:	f640 0310 	movw	r3, #2064	; 0x810
 8003876:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800387a:	ed93 7a00 	vldr	s14, [r3]
 800387e:	eddf 7a32 	vldr	s15, [pc, #200]	; 8003948 <ERU1_3_IRQHandler+0x15c>
 8003882:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800388a:	bfd4      	ite	le
 800388c:	2300      	movle	r3, #0
 800388e:	2301      	movgt	r3, #1
 8003890:	b2db      	uxtb	r3, r3
 8003892:	f083 0301 	eor.w	r3, r3, #1
 8003896:	b2db      	uxtb	r3, r3
 8003898:	2b00      	cmp	r3, #0
 800389a:	d114      	bne.n	80038c6 <ERU1_3_IRQHandler+0xda>
 800389c:	f640 0310 	movw	r3, #2064	; 0x810
 80038a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038a4:	ed93 7a00 	vldr	s14, [r3]
 80038a8:	eddf 7a28 	vldr	s15, [pc, #160]	; 800394c <ERU1_3_IRQHandler+0x160>
 80038ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038b4:	bf54      	ite	pl
 80038b6:	2300      	movpl	r3, #0
 80038b8:	2301      	movmi	r3, #1
 80038ba:	b2db      	uxtb	r3, r3
 80038bc:	f083 0301 	eor.w	r3, r3, #1
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d009      	beq.n	80038da <ERU1_3_IRQHandler+0xee>
 80038c6:	f240 738c 	movw	r3, #1932	; 0x78c
 80038ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	f640 0310 	movw	r3, #2064	; 0x810
 80038d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038d8:	601a      	str	r2, [r3, #0]
    if(!(ground_temperature > 0 && ground_temperature < 50)) ground_temperature = temperature;
 80038da:	f640 0314 	movw	r3, #2068	; 0x814
 80038de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038e2:	edd3 7a00 	vldr	s15, [r3]
 80038e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80038ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038ee:	bfd4      	ite	le
 80038f0:	2300      	movle	r3, #0
 80038f2:	2301      	movgt	r3, #1
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	f083 0301 	eor.w	r3, r3, #1
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d114      	bne.n	800392a <ERU1_3_IRQHandler+0x13e>
 8003900:	f640 0314 	movw	r3, #2068	; 0x814
 8003904:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003908:	ed93 7a00 	vldr	s14, [r3]
 800390c:	eddf 7a10 	vldr	s15, [pc, #64]	; 8003950 <ERU1_3_IRQHandler+0x164>
 8003910:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003918:	bf54      	ite	pl
 800391a:	2300      	movpl	r3, #0
 800391c:	2301      	movmi	r3, #1
 800391e:	b2db      	uxtb	r3, r3
 8003920:	f083 0301 	eor.w	r3, r3, #1
 8003924:	b2db      	uxtb	r3, r3
 8003926:	2b00      	cmp	r3, #0
 8003928:	d009      	beq.n	800393e <ERU1_3_IRQHandler+0x152>
 800392a:	f240 7390 	movw	r3, #1936	; 0x790
 800392e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	f640 0314 	movw	r3, #2068	; 0x814
 8003938:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800393c:	601a      	str	r2, [r3, #0]
    //#<<<<<<<<<<
}
 800393e:	f107 0738 	add.w	r7, r7, #56	; 0x38
 8003942:	46bd      	mov	sp, r7
 8003944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003948:	47afc800 	.word	0x47afc800
 800394c:	47c35000 	.word	0x47c35000
 8003950:	42480000 	.word	0x42480000

08003954 <setupDPS310>:

SensorError setupDPS310()
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b084      	sub	sp, #16
 8003958:	af00      	add	r7, sp, #0
//					0x01	No Interrupts, FIFO disabled, 3-Wire Interface
//					0x11	Temperature Interrupt, FIFO disabled, 3-Wire Interface
//					0x21	Pressure Interrupt, FIFO disabled, 3-Wire Interface
//
//------------------------------configure sensor start------------------------------
	uint8_t P_config = PM_RATE_16 | PM_PRC_32;	// values/sec | oversampling rate
 800395a:	f04f 0345 	mov.w	r3, #69	; 0x45
 800395e:	73bb      	strb	r3, [r7, #14]
	uint8_t T_config = TMP_RATE_16 | TMP_PRC_4;	// values/sec | oversampling rate
 8003960:	f04f 0342 	mov.w	r3, #66	; 0x42
 8003964:	737b      	strb	r3, [r7, #13]
	int8_t	MEAS_config = 0x07;					// continuous pressure measurement
 8003966:	f04f 0307 	mov.w	r3, #7
 800396a:	733b      	strb	r3, [r7, #12]
	uint8_t CFG_config = 0x21;					// Pressure Interrupt, FIFO disabled, 3-Wire-SPI/I2C
 800396c:	f04f 0321 	mov.w	r3, #33	; 0x21
 8003970:	72fb      	strb	r3, [r7, #11]
//-------------------------------configure sensor end-------------------------------

	int t = SYSTM001_GetTime();				// wait 12ms for sensor to be ready
 8003972:	f017 fc29 	bl	801b1c8 <SYSTM001_GetTime>
 8003976:	4603      	mov	r3, r0
 8003978:	607b      	str	r3, [r7, #4]
	while (SYSTM001_GetTime() - t < 12);
 800397a:	bf00      	nop
 800397c:	f017 fc24 	bl	801b1c8 <SYSTM001_GetTime>
 8003980:	4602      	mov	r2, r0
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	1ad3      	subs	r3, r2, r3
 8003986:	2b0b      	cmp	r3, #11
 8003988:	d9f8      	bls.n	800397c <setupDPS310+0x28>
	SensorError result = I2Cdev_writeByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,RESET_REGISTER,SOFT_RESET);	// Software Reset
 800398a:	f24d 400c 	movw	r0, #54284	; 0xd40c
 800398e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003992:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003996:	f04f 020c 	mov.w	r2, #12
 800399a:	f04f 0309 	mov.w	r3, #9
 800399e:	f7fc fd61 	bl	8000464 <I2Cdev_writeByte>
 80039a2:	4603      	mov	r3, r0
 80039a4:	73fb      	strb	r3, [r7, #15]
	t = SYSTM001_GetTime();					// wait 40ms for coefficients to be ready
 80039a6:	f017 fc0f 	bl	801b1c8 <SYSTM001_GetTime>
 80039aa:	4603      	mov	r3, r0
 80039ac:	607b      	str	r3, [r7, #4]
	while (SYSTM001_GetTime() - t < 40);
 80039ae:	bf00      	nop
 80039b0:	f017 fc0a 	bl	801b1c8 <SYSTM001_GetTime>
 80039b4:	4602      	mov	r2, r0
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	2b27      	cmp	r3, #39	; 0x27
 80039bc:	d9f8      	bls.n	80039b0 <setupDPS310+0x5c>

	result = setRegister(DPS310_Address,PRS_CFG,P_config);
 80039be:	7bbb      	ldrb	r3, [r7, #14]
 80039c0:	f04f 00ee 	mov.w	r0, #238	; 0xee
 80039c4:	f04f 0106 	mov.w	r1, #6
 80039c8:	461a      	mov	r2, r3
 80039ca:	f000 ff41 	bl	8004850 <setRegister>
 80039ce:	4603      	mov	r3, r0
 80039d0:	73fb      	strb	r3, [r7, #15]
	if(result)return result;
 80039d2:	7bfb      	ldrb	r3, [r7, #15]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d001      	beq.n	80039dc <setupDPS310+0x88>
 80039d8:	7bfb      	ldrb	r3, [r7, #15]
 80039da:	e0b1      	b.n	8003b40 <setupDPS310+0x1ec>

	// check which temperature sensor is used (bit7 == 0 => ASIC, bit7 == 1 => MEMS)
	uint8_t x28 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle, DPS310_Address,COEF_SRC)>>7;
 80039dc:	f24d 400c 	movw	r0, #54284	; 0xd40c
 80039e0:	f6c0 0002 	movt	r0, #2050	; 0x802
 80039e4:	f04f 01ee 	mov.w	r1, #238	; 0xee
 80039e8:	f04f 0228 	mov.w	r2, #40	; 0x28
 80039ec:	f7fc fe9c 	bl	8000728 <I2Cdev_readByte>
 80039f0:	4603      	mov	r3, r0
 80039f2:	ea4f 13e3 	mov.w	r3, r3, asr #7
 80039f6:	b29b      	uxth	r3, r3
 80039f8:	70fb      	strb	r3, [r7, #3]
	if (x28 == 1)	result = setRegister(DPS310_Address,TMP_CFG,1<<7 | T_config);								// use external sensor (MEMS)
 80039fa:	78fb      	ldrb	r3, [r7, #3]
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d10d      	bne.n	8003a1c <setupDPS310+0xc8>
 8003a00:	7b7b      	ldrb	r3, [r7, #13]
 8003a02:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	f04f 00ee 	mov.w	r0, #238	; 0xee
 8003a0c:	f04f 0107 	mov.w	r1, #7
 8003a10:	461a      	mov	r2, r3
 8003a12:	f000 ff1d 	bl	8004850 <setRegister>
 8003a16:	4603      	mov	r3, r0
 8003a18:	73fb      	strb	r3, [r7, #15]
 8003a1a:	e009      	b.n	8003a30 <setupDPS310+0xdc>
	else			result = setRegister(DPS310_Address,TMP_CFG,T_config);										// use internal sensor (ASIC)
 8003a1c:	7b7b      	ldrb	r3, [r7, #13]
 8003a1e:	f04f 00ee 	mov.w	r0, #238	; 0xee
 8003a22:	f04f 0107 	mov.w	r1, #7
 8003a26:	461a      	mov	r2, r3
 8003a28:	f000 ff12 	bl	8004850 <setRegister>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	73fb      	strb	r3, [r7, #15]
	if(result)return result;
 8003a30:	7bfb      	ldrb	r3, [r7, #15]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d001      	beq.n	8003a3a <setupDPS310+0xe6>
 8003a36:	7bfb      	ldrb	r3, [r7, #15]
 8003a38:	e082      	b.n	8003b40 <setupDPS310+0x1ec>

	result = setRegister(DPS310_Address,MEAS_CFG,0xc0 | MEAS_config);
 8003a3a:	7b3b      	ldrb	r3, [r7, #12]
 8003a3c:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	f04f 00ee 	mov.w	r0, #238	; 0xee
 8003a48:	f04f 0108 	mov.w	r1, #8
 8003a4c:	461a      	mov	r2, r3
 8003a4e:	f000 feff 	bl	8004850 <setRegister>
 8003a52:	4603      	mov	r3, r0
 8003a54:	73fb      	strb	r3, [r7, #15]
	if(result)return result;
 8003a56:	7bfb      	ldrb	r3, [r7, #15]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <setupDPS310+0x10c>
 8003a5c:	7bfb      	ldrb	r3, [r7, #15]
 8003a5e:	e06f      	b.n	8003b40 <setupDPS310+0x1ec>

	// check if P-Shift and/or T-Shift is necessary (PM_PRC > 8 P-shift necessary; TMP_PRC > 8 -> T-shift necessary)
	uint8_t x06 = P_config<<4;
 8003a60:	7bbb      	ldrb	r3, [r7, #14]
 8003a62:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8003a66:	70bb      	strb	r3, [r7, #2]
	uint8_t x07 = T_config<<4;
 8003a68:	7b7b      	ldrb	r3, [r7, #13]
 8003a6a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8003a6e:	707b      	strb	r3, [r7, #1]
	if (x06>>4 > 3 && x07>>4 > 3)			result = setRegister(DPS310_Address,CFG_REG,3<<2 | CFG_config);		// P-Shift and T-Shift
 8003a70:	78bb      	ldrb	r3, [r7, #2]
 8003a72:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	2b03      	cmp	r3, #3
 8003a7a:	d913      	bls.n	8003aa4 <setupDPS310+0x150>
 8003a7c:	787b      	ldrb	r3, [r7, #1]
 8003a7e:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	2b03      	cmp	r3, #3
 8003a86:	d90d      	bls.n	8003aa4 <setupDPS310+0x150>
 8003a88:	7afb      	ldrb	r3, [r7, #11]
 8003a8a:	f043 030c 	orr.w	r3, r3, #12
 8003a8e:	b2db      	uxtb	r3, r3
 8003a90:	f04f 00ee 	mov.w	r0, #238	; 0xee
 8003a94:	f04f 0109 	mov.w	r1, #9
 8003a98:	461a      	mov	r2, r3
 8003a9a:	f000 fed9 	bl	8004850 <setRegister>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	73fb      	strb	r3, [r7, #15]
 8003aa2:	e03d      	b.n	8003b20 <setupDPS310+0x1cc>
	else if (x06>>4 <= 3 && x07>>4 > 3)		result = setRegister(DPS310_Address,CFG_REG,2<<2 | CFG_config);		// T-Shift
 8003aa4:	78bb      	ldrb	r3, [r7, #2]
 8003aa6:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8003aaa:	b2db      	uxtb	r3, r3
 8003aac:	2b03      	cmp	r3, #3
 8003aae:	d813      	bhi.n	8003ad8 <setupDPS310+0x184>
 8003ab0:	787b      	ldrb	r3, [r7, #1]
 8003ab2:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8003ab6:	b2db      	uxtb	r3, r3
 8003ab8:	2b03      	cmp	r3, #3
 8003aba:	d90d      	bls.n	8003ad8 <setupDPS310+0x184>
 8003abc:	7afb      	ldrb	r3, [r7, #11]
 8003abe:	f043 0308 	orr.w	r3, r3, #8
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	f04f 00ee 	mov.w	r0, #238	; 0xee
 8003ac8:	f04f 0109 	mov.w	r1, #9
 8003acc:	461a      	mov	r2, r3
 8003ace:	f000 febf 	bl	8004850 <setRegister>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	73fb      	strb	r3, [r7, #15]
 8003ad6:	e023      	b.n	8003b20 <setupDPS310+0x1cc>
	else if (x06>>4 > 3 && x07>>4 <= 3)		result = setRegister(DPS310_Address,CFG_REG,1<<2 | CFG_config);		// P-Shift
 8003ad8:	78bb      	ldrb	r3, [r7, #2]
 8003ada:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8003ade:	b2db      	uxtb	r3, r3
 8003ae0:	2b03      	cmp	r3, #3
 8003ae2:	d913      	bls.n	8003b0c <setupDPS310+0x1b8>
 8003ae4:	787b      	ldrb	r3, [r7, #1]
 8003ae6:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	2b03      	cmp	r3, #3
 8003aee:	d80d      	bhi.n	8003b0c <setupDPS310+0x1b8>
 8003af0:	7afb      	ldrb	r3, [r7, #11]
 8003af2:	f043 0304 	orr.w	r3, r3, #4
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	f04f 00ee 	mov.w	r0, #238	; 0xee
 8003afc:	f04f 0109 	mov.w	r1, #9
 8003b00:	461a      	mov	r2, r3
 8003b02:	f000 fea5 	bl	8004850 <setRegister>
 8003b06:	4603      	mov	r3, r0
 8003b08:	73fb      	strb	r3, [r7, #15]
 8003b0a:	e009      	b.n	8003b20 <setupDPS310+0x1cc>
	else									result = setRegister(DPS310_Address,CFG_REG,CFG_config);			// no P-Shift or T-Shift
 8003b0c:	7afb      	ldrb	r3, [r7, #11]
 8003b0e:	f04f 00ee 	mov.w	r0, #238	; 0xee
 8003b12:	f04f 0109 	mov.w	r1, #9
 8003b16:	461a      	mov	r2, r3
 8003b18:	f000 fe9a 	bl	8004850 <setRegister>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	73fb      	strb	r3, [r7, #15]
	if(result)return result;
 8003b20:	7bfb      	ldrb	r3, [r7, #15]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d001      	beq.n	8003b2a <setupDPS310+0x1d6>
 8003b26:	7bfb      	ldrb	r3, [r7, #15]
 8003b28:	e00a      	b.n	8003b40 <setupDPS310+0x1ec>

	I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,INT_STS);
 8003b2a:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8003b2e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003b32:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003b36:	f04f 020a 	mov.w	r2, #10
 8003b3a:	f7fc fdf5 	bl	8000728 <I2Cdev_readByte>
	return result;
 8003b3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	f107 0710 	add.w	r7, r7, #16
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop

08003b4c <updateValues>:

void updateValues(float *Pcomp,float *Tcomp)
{
 8003b4c:	b5b0      	push	{r4, r5, r7, lr}
 8003b4e:	b084      	sub	sp, #16
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	6039      	str	r1, [r7, #0]
	uint8_t x08 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x08);
 8003b56:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8003b5a:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003b5e:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003b62:	f04f 0208 	mov.w	r2, #8
 8003b66:	f7fc fddf 	bl	8000728 <I2Cdev_readByte>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	73fb      	strb	r3, [r7, #15]
	if (x08>>4 == 15)						// read pressure register only if values are ready (==13 if pressure measurement; ==15 if pressure & temperature measurement
 8003b6e:	7bfb      	ldrb	r3, [r7, #15]
 8003b70:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	2b0f      	cmp	r3, #15
 8003b78:	f040 8168 	bne.w	8003e4c <updateValues+0x300>
	{
		// generate Praw
		Praw = getPressure();				// 24bit twoï¿½s complement value out of reg 0-2
 8003b7c:	f000 fdfc 	bl	8004778 <getPressure>
 8003b80:	4602      	mov	r2, r0
 8003b82:	f240 63e8 	movw	r3, #1768	; 0x6e8
 8003b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b8a:	601a      	str	r2, [r3, #0]
		if (Praw > (pow(2, 23) - 1))		// convert to signed int
 8003b8c:	f240 63e8 	movw	r3, #1768	; 0x6e8
 8003b90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4618      	mov	r0, r3
 8003b98:	f022 fa80 	bl	802609c <__aeabi_i2d>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	460b      	mov	r3, r1
 8003ba0:	4610      	mov	r0, r2
 8003ba2:	4619      	mov	r1, r3
 8003ba4:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
 8003ba8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003bac:	f2c4 135f 	movt	r3, #16735	; 0x415f
 8003bb0:	f022 fd6a 	bl	8026688 <__aeabi_dcmpgt>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d01f      	beq.n	8003bfa <updateValues+0xae>
		{
			Praw = Praw - pow(2, 24);
 8003bba:	f240 63e8 	movw	r3, #1768	; 0x6e8
 8003bbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f022 fa69 	bl	802609c <__aeabi_i2d>
 8003bca:	4602      	mov	r2, r0
 8003bcc:	460b      	mov	r3, r1
 8003bce:	4610      	mov	r0, r2
 8003bd0:	4619      	mov	r1, r3
 8003bd2:	f04f 0200 	mov.w	r2, #0
 8003bd6:	f04f 0300 	mov.w	r3, #0
 8003bda:	f2c4 1370 	movt	r3, #16752	; 0x4170
 8003bde:	f022 f90f 	bl	8025e00 <__aeabi_dsub>
 8003be2:	4602      	mov	r2, r0
 8003be4:	460b      	mov	r3, r1
 8003be6:	4610      	mov	r0, r2
 8003be8:	4619      	mov	r1, r3
 8003bea:	f022 fd57 	bl	802669c <__aeabi_d2iz>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	f240 63e8 	movw	r3, #1768	; 0x6e8
 8003bf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bf8:	601a      	str	r2, [r3, #0]
		}

		// generate Traw
		Traw = getTemperature();			// 24bit twoï¿½s complement value out of reg 3-5
 8003bfa:	f000 fdf3 	bl	80047e4 <getTemperature>
 8003bfe:	4602      	mov	r2, r0
 8003c00:	f240 63ec 	movw	r3, #1772	; 0x6ec
 8003c04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c08:	601a      	str	r2, [r3, #0]
		if (Traw > (pow(2, 23) - 1))		// convert to signed int
 8003c0a:	f240 63ec 	movw	r3, #1772	; 0x6ec
 8003c0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4618      	mov	r0, r3
 8003c16:	f022 fa41 	bl	802609c <__aeabi_i2d>
 8003c1a:	4602      	mov	r2, r0
 8003c1c:	460b      	mov	r3, r1
 8003c1e:	4610      	mov	r0, r2
 8003c20:	4619      	mov	r1, r3
 8003c22:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
 8003c26:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003c2a:	f2c4 135f 	movt	r3, #16735	; 0x415f
 8003c2e:	f022 fd2b 	bl	8026688 <__aeabi_dcmpgt>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d01f      	beq.n	8003c78 <updateValues+0x12c>
		{
			Traw = Traw - pow(2, 24);
 8003c38:	f240 63ec 	movw	r3, #1772	; 0x6ec
 8003c3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4618      	mov	r0, r3
 8003c44:	f022 fa2a 	bl	802609c <__aeabi_i2d>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	460b      	mov	r3, r1
 8003c4c:	4610      	mov	r0, r2
 8003c4e:	4619      	mov	r1, r3
 8003c50:	f04f 0200 	mov.w	r2, #0
 8003c54:	f04f 0300 	mov.w	r3, #0
 8003c58:	f2c4 1370 	movt	r3, #16752	; 0x4170
 8003c5c:	f022 f8d0 	bl	8025e00 <__aeabi_dsub>
 8003c60:	4602      	mov	r2, r0
 8003c62:	460b      	mov	r3, r1
 8003c64:	4610      	mov	r0, r2
 8003c66:	4619      	mov	r1, r3
 8003c68:	f022 fd18 	bl	802669c <__aeabi_d2iz>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	f240 63ec 	movw	r3, #1772	; 0x6ec
 8003c72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c76:	601a      	str	r2, [r3, #0]
		}

		// calculate physical temperature Tcomp [ï¿½C]
		Traw_sc = (float)Traw/kT;
 8003c78:	f240 63ec 	movw	r3, #1772	; 0x6ec
 8003c7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c80:	edd3 7a00 	vldr	s15, [r3]
 8003c84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003c88:	f240 7328 	movw	r3, #1832	; 0x728
 8003c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c90:	edd3 7a00 	vldr	s15, [r3]
 8003c94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c98:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8003c9c:	f240 63f4 	movw	r3, #1780	; 0x6f4
 8003ca0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ca4:	edc3 7a00 	vstr	s15, [r3]
		*Tcomp = c0*0.5 + c1*Traw_sc;
 8003ca8:	f240 731c 	movw	r3, #1820	; 0x71c
 8003cac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	f022 f9f2 	bl	802609c <__aeabi_i2d>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	460b      	mov	r3, r1
 8003cbc:	4610      	mov	r0, r2
 8003cbe:	4619      	mov	r1, r3
 8003cc0:	f04f 0200 	mov.w	r2, #0
 8003cc4:	f04f 0300 	mov.w	r3, #0
 8003cc8:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8003ccc:	f022 fa4c 	bl	8026168 <__aeabi_dmul>
 8003cd0:	4602      	mov	r2, r0
 8003cd2:	460b      	mov	r3, r1
 8003cd4:	4614      	mov	r4, r2
 8003cd6:	461d      	mov	r5, r3
 8003cd8:	f240 7320 	movw	r3, #1824	; 0x720
 8003cdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ce0:	edd3 7a00 	vldr	s15, [r3]
 8003ce4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003ce8:	f240 63f4 	movw	r3, #1780	; 0x6f4
 8003cec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cf0:	edd3 7a00 	vldr	s15, [r3]
 8003cf4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cf8:	ee17 0a90 	vmov	r0, s15
 8003cfc:	f022 f9e0 	bl	80260c0 <__aeabi_f2d>
 8003d00:	4602      	mov	r2, r0
 8003d02:	460b      	mov	r3, r1
 8003d04:	4620      	mov	r0, r4
 8003d06:	4629      	mov	r1, r5
 8003d08:	f022 f87c 	bl	8025e04 <__adddf3>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	460b      	mov	r3, r1
 8003d10:	4610      	mov	r0, r2
 8003d12:	4619      	mov	r1, r3
 8003d14:	f022 fd0a 	bl	802672c <__aeabi_d2f>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	601a      	str	r2, [r3, #0]
		// calculate physical pressure Pcomp [Pa]
		Praw_sc = (float)Praw/kP;
 8003d1e:	f240 63e8 	movw	r3, #1768	; 0x6e8
 8003d22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d26:	edd3 7a00 	vldr	s15, [r3]
 8003d2a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003d2e:	f240 7324 	movw	r3, #1828	; 0x724
 8003d32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d36:	edd3 7a00 	vldr	s15, [r3]
 8003d3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d3e:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8003d42:	f240 63f0 	movw	r3, #1776	; 0x6f0
 8003d46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d4a:	edc3 7a00 	vstr	s15, [r3]
		*Pcomp = c00 + Praw_sc*(c10 + Praw_sc *(c20+ Praw_sc *c30)) + Traw_sc*c01 + Traw_sc *Praw_sc *(c11+Praw_sc*c21);
 8003d4e:	f240 7300 	movw	r3, #1792	; 0x700
 8003d52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d56:	edd3 7a00 	vldr	s15, [r3]
 8003d5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003d5e:	f240 7304 	movw	r3, #1796	; 0x704
 8003d62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d66:	edd3 7a00 	vldr	s15, [r3]
 8003d6a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003d6e:	f240 7308 	movw	r3, #1800	; 0x708
 8003d72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d76:	edd3 7a00 	vldr	s15, [r3]
 8003d7a:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8003d7e:	f240 730c 	movw	r3, #1804	; 0x70c
 8003d82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d86:	edd3 7a00 	vldr	s15, [r3]
 8003d8a:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8003d8e:	f240 63f0 	movw	r3, #1776	; 0x6f0
 8003d92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d96:	edd3 7a00 	vldr	s15, [r3]
 8003d9a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8003d9e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8003da2:	f240 63f0 	movw	r3, #1776	; 0x6f0
 8003da6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003daa:	edd3 7a00 	vldr	s15, [r3]
 8003dae:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003db2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003db6:	f240 63f0 	movw	r3, #1776	; 0x6f0
 8003dba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dbe:	edd3 7a00 	vldr	s15, [r3]
 8003dc2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003dc6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003dca:	f240 7310 	movw	r3, #1808	; 0x710
 8003dce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dd2:	edd3 7a00 	vldr	s15, [r3]
 8003dd6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003dda:	f240 63f4 	movw	r3, #1780	; 0x6f4
 8003dde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003de2:	edd3 7a00 	vldr	s15, [r3]
 8003de6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003dea:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003dee:	f240 63f4 	movw	r3, #1780	; 0x6f4
 8003df2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003df6:	edd3 6a00 	vldr	s13, [r3]
 8003dfa:	f240 63f0 	movw	r3, #1776	; 0x6f0
 8003dfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e02:	edd3 7a00 	vldr	s15, [r3]
 8003e06:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003e0a:	f240 7314 	movw	r3, #1812	; 0x714
 8003e0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e12:	edd3 7a00 	vldr	s15, [r3]
 8003e16:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8003e1a:	f240 7318 	movw	r3, #1816	; 0x718
 8003e1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e22:	edd3 7a00 	vldr	s15, [r3]
 8003e26:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8003e2a:	f240 63f0 	movw	r3, #1776	; 0x6f0
 8003e2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e32:	edd3 7a00 	vldr	s15, [r3]
 8003e36:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8003e3a:	ee76 7a27 	vadd.f32	s15, s12, s15
 8003e3e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e42:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	edc3 7a00 	vstr	s15, [r3]
	}
}
 8003e4c:	f107 0710 	add.w	r7, r7, #16
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bdb0      	pop	{r4, r5, r7, pc}
 8003e54:	0000      	movs	r0, r0
	...

08003e58 <getCoefficients>:

void getCoefficients()
{
 8003e58:	b590      	push	{r4, r7, lr}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
	// get fused coefficients from a calibrated sensor
	c0 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x10)<<4 | I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x11)>>4;
 8003e5e:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8003e62:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003e66:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003e6a:	f04f 0210 	mov.w	r2, #16
 8003e6e:	f7fc fc5b 	bl	8000728 <I2Cdev_readByte>
 8003e72:	4603      	mov	r3, r0
 8003e74:	ea4f 1403 	mov.w	r4, r3, lsl #4
 8003e78:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8003e7c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003e80:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003e84:	f04f 0211 	mov.w	r2, #17
 8003e88:	f7fc fc4e 	bl	8000728 <I2Cdev_readByte>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	ea4f 1323 	mov.w	r3, r3, asr #4
 8003e92:	b29b      	uxth	r3, r3
 8003e94:	b21b      	sxth	r3, r3
 8003e96:	ea44 0203 	orr.w	r2, r4, r3
 8003e9a:	f240 731c 	movw	r3, #1820	; 0x71c
 8003e9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ea2:	601a      	str	r2, [r3, #0]
	if (c0 > (pow(2, 11) - 1))	c0 = c0 - pow(2, 12);
 8003ea4:	f240 731c 	movw	r3, #1820	; 0x71c
 8003ea8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f022 f8f4 	bl	802609c <__aeabi_i2d>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	460b      	mov	r3, r1
 8003eb8:	4610      	mov	r0, r2
 8003eba:	4619      	mov	r1, r3
 8003ebc:	f60f 03a0 	addw	r3, pc, #2208	; 0x8a0
 8003ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ec4:	f022 fbe0 	bl	8026688 <__aeabi_dcmpgt>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d01f      	beq.n	8003f0e <getCoefficients+0xb6>
 8003ece:	f240 731c 	movw	r3, #1820	; 0x71c
 8003ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f022 f8df 	bl	802609c <__aeabi_i2d>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	460b      	mov	r3, r1
 8003ee2:	4610      	mov	r0, r2
 8003ee4:	4619      	mov	r1, r3
 8003ee6:	f04f 0200 	mov.w	r2, #0
 8003eea:	f04f 0300 	mov.w	r3, #0
 8003eee:	f2c4 03b0 	movt	r3, #16560	; 0x40b0
 8003ef2:	f021 ff85 	bl	8025e00 <__aeabi_dsub>
 8003ef6:	4602      	mov	r2, r0
 8003ef8:	460b      	mov	r3, r1
 8003efa:	4610      	mov	r0, r2
 8003efc:	4619      	mov	r1, r3
 8003efe:	f022 fbcd 	bl	802669c <__aeabi_d2iz>
 8003f02:	4602      	mov	r2, r0
 8003f04:	f240 731c 	movw	r3, #1820	; 0x71c
 8003f08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f0c:	601a      	str	r2, [r3, #0]
	uint8_t c1_ = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x11)<<4;	// "delete" bit7 - bit4
 8003f0e:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8003f12:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003f16:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003f1a:	f04f 0211 	mov.w	r2, #17
 8003f1e:	f7fc fc03 	bl	8000728 <I2Cdev_readByte>
 8003f22:	4603      	mov	r3, r0
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8003f2a:	71fb      	strb	r3, [r7, #7]
	c1 = c1_<<4 | I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x12);
 8003f2c:	79fb      	ldrb	r3, [r7, #7]
 8003f2e:	ea4f 1403 	mov.w	r4, r3, lsl #4
 8003f32:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8003f36:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003f3a:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003f3e:	f04f 0212 	mov.w	r2, #18
 8003f42:	f7fc fbf1 	bl	8000728 <I2Cdev_readByte>
 8003f46:	4603      	mov	r3, r0
 8003f48:	ea44 0203 	orr.w	r2, r4, r3
 8003f4c:	f240 7320 	movw	r3, #1824	; 0x720
 8003f50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f54:	601a      	str	r2, [r3, #0]
	if (c1 > (pow(2, 11) - 1))	c1 = c1 - pow(2, 12);
 8003f56:	f240 7320 	movw	r3, #1824	; 0x720
 8003f5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4618      	mov	r0, r3
 8003f62:	f022 f89b 	bl	802609c <__aeabi_i2d>
 8003f66:	4602      	mov	r2, r0
 8003f68:	460b      	mov	r3, r1
 8003f6a:	4610      	mov	r0, r2
 8003f6c:	4619      	mov	r1, r3
 8003f6e:	f20f 73f0 	addw	r3, pc, #2032	; 0x7f0
 8003f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f76:	f022 fb87 	bl	8026688 <__aeabi_dcmpgt>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d01f      	beq.n	8003fc0 <getCoefficients+0x168>
 8003f80:	f240 7320 	movw	r3, #1824	; 0x720
 8003f84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f022 f886 	bl	802609c <__aeabi_i2d>
 8003f90:	4602      	mov	r2, r0
 8003f92:	460b      	mov	r3, r1
 8003f94:	4610      	mov	r0, r2
 8003f96:	4619      	mov	r1, r3
 8003f98:	f04f 0200 	mov.w	r2, #0
 8003f9c:	f04f 0300 	mov.w	r3, #0
 8003fa0:	f2c4 03b0 	movt	r3, #16560	; 0x40b0
 8003fa4:	f021 ff2c 	bl	8025e00 <__aeabi_dsub>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	460b      	mov	r3, r1
 8003fac:	4610      	mov	r0, r2
 8003fae:	4619      	mov	r1, r3
 8003fb0:	f022 fb74 	bl	802669c <__aeabi_d2iz>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	f240 7320 	movw	r3, #1824	; 0x720
 8003fba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fbe:	601a      	str	r2, [r3, #0]
	c00 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x13)<<12 | I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x14)<<4 | I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x15)>>4;
 8003fc0:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8003fc4:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003fc8:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003fcc:	f04f 0213 	mov.w	r2, #19
 8003fd0:	f7fc fbaa 	bl	8000728 <I2Cdev_readByte>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	ea4f 3403 	mov.w	r4, r3, lsl #12
 8003fda:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8003fde:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003fe2:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8003fe6:	f04f 0214 	mov.w	r2, #20
 8003fea:	f7fc fb9d 	bl	8000728 <I2Cdev_readByte>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8003ff4:	431c      	orrs	r4, r3
 8003ff6:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8003ffa:	f6c0 0002 	movt	r0, #2050	; 0x802
 8003ffe:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8004002:	f04f 0215 	mov.w	r2, #21
 8004006:	f7fc fb8f 	bl	8000728 <I2Cdev_readByte>
 800400a:	4603      	mov	r3, r0
 800400c:	ea4f 1323 	mov.w	r3, r3, asr #4
 8004010:	b29b      	uxth	r3, r3
 8004012:	b21b      	sxth	r3, r3
 8004014:	ea44 0203 	orr.w	r2, r4, r3
 8004018:	f240 7300 	movw	r3, #1792	; 0x700
 800401c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004020:	601a      	str	r2, [r3, #0]
	if (c00 > (pow(2, 19) - 1))	c00 = c00 - pow(2, 20);
 8004022:	f240 7300 	movw	r3, #1792	; 0x700
 8004026:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4618      	mov	r0, r3
 800402e:	f022 f835 	bl	802609c <__aeabi_i2d>
 8004032:	4602      	mov	r2, r0
 8004034:	460b      	mov	r3, r1
 8004036:	4610      	mov	r0, r2
 8004038:	4619      	mov	r1, r3
 800403a:	f20f 732c 	addw	r3, pc, #1836	; 0x72c
 800403e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004042:	f022 fb21 	bl	8026688 <__aeabi_dcmpgt>
 8004046:	4603      	mov	r3, r0
 8004048:	2b00      	cmp	r3, #0
 800404a:	d01f      	beq.n	800408c <getCoefficients+0x234>
 800404c:	f240 7300 	movw	r3, #1792	; 0x700
 8004050:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4618      	mov	r0, r3
 8004058:	f022 f820 	bl	802609c <__aeabi_i2d>
 800405c:	4602      	mov	r2, r0
 800405e:	460b      	mov	r3, r1
 8004060:	4610      	mov	r0, r2
 8004062:	4619      	mov	r1, r3
 8004064:	f04f 0200 	mov.w	r2, #0
 8004068:	f04f 0300 	mov.w	r3, #0
 800406c:	f2c4 1330 	movt	r3, #16688	; 0x4130
 8004070:	f021 fec6 	bl	8025e00 <__aeabi_dsub>
 8004074:	4602      	mov	r2, r0
 8004076:	460b      	mov	r3, r1
 8004078:	4610      	mov	r0, r2
 800407a:	4619      	mov	r1, r3
 800407c:	f022 fb0e 	bl	802669c <__aeabi_d2iz>
 8004080:	4602      	mov	r2, r0
 8004082:	f240 7300 	movw	r3, #1792	; 0x700
 8004086:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800408a:	601a      	str	r2, [r3, #0]
	uint8_t c10_ = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x15)<<4;	// "delete" bit7 - bit4
 800408c:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8004090:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004094:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8004098:	f04f 0215 	mov.w	r2, #21
 800409c:	f7fc fb44 	bl	8000728 <I2Cdev_readByte>
 80040a0:	4603      	mov	r3, r0
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80040a8:	71bb      	strb	r3, [r7, #6]
	c10 = c10_<<12 | I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x16)<<8 | I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x17);
 80040aa:	79bb      	ldrb	r3, [r7, #6]
 80040ac:	ea4f 3403 	mov.w	r4, r3, lsl #12
 80040b0:	f24d 400c 	movw	r0, #54284	; 0xd40c
 80040b4:	f6c0 0002 	movt	r0, #2050	; 0x802
 80040b8:	f04f 01ee 	mov.w	r1, #238	; 0xee
 80040bc:	f04f 0216 	mov.w	r2, #22
 80040c0:	f7fc fb32 	bl	8000728 <I2Cdev_readByte>
 80040c4:	4603      	mov	r3, r0
 80040c6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80040ca:	431c      	orrs	r4, r3
 80040cc:	f24d 400c 	movw	r0, #54284	; 0xd40c
 80040d0:	f6c0 0002 	movt	r0, #2050	; 0x802
 80040d4:	f04f 01ee 	mov.w	r1, #238	; 0xee
 80040d8:	f04f 0217 	mov.w	r2, #23
 80040dc:	f7fc fb24 	bl	8000728 <I2Cdev_readByte>
 80040e0:	4603      	mov	r3, r0
 80040e2:	ea44 0203 	orr.w	r2, r4, r3
 80040e6:	f240 7304 	movw	r3, #1796	; 0x704
 80040ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040ee:	601a      	str	r2, [r3, #0]
	if (c10 > (pow(2, 19) - 1))	c10 = c10 - pow(2, 20);
 80040f0:	f240 7304 	movw	r3, #1796	; 0x704
 80040f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4618      	mov	r0, r3
 80040fc:	f021 ffce 	bl	802609c <__aeabi_i2d>
 8004100:	4602      	mov	r2, r0
 8004102:	460b      	mov	r3, r1
 8004104:	4610      	mov	r0, r2
 8004106:	4619      	mov	r1, r3
 8004108:	f20f 635c 	addw	r3, pc, #1628	; 0x65c
 800410c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004110:	f022 faba 	bl	8026688 <__aeabi_dcmpgt>
 8004114:	4603      	mov	r3, r0
 8004116:	2b00      	cmp	r3, #0
 8004118:	d01f      	beq.n	800415a <getCoefficients+0x302>
 800411a:	f240 7304 	movw	r3, #1796	; 0x704
 800411e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4618      	mov	r0, r3
 8004126:	f021 ffb9 	bl	802609c <__aeabi_i2d>
 800412a:	4602      	mov	r2, r0
 800412c:	460b      	mov	r3, r1
 800412e:	4610      	mov	r0, r2
 8004130:	4619      	mov	r1, r3
 8004132:	f04f 0200 	mov.w	r2, #0
 8004136:	f04f 0300 	mov.w	r3, #0
 800413a:	f2c4 1330 	movt	r3, #16688	; 0x4130
 800413e:	f021 fe5f 	bl	8025e00 <__aeabi_dsub>
 8004142:	4602      	mov	r2, r0
 8004144:	460b      	mov	r3, r1
 8004146:	4610      	mov	r0, r2
 8004148:	4619      	mov	r1, r3
 800414a:	f022 faa7 	bl	802669c <__aeabi_d2iz>
 800414e:	4602      	mov	r2, r0
 8004150:	f240 7304 	movw	r3, #1796	; 0x704
 8004154:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004158:	601a      	str	r2, [r3, #0]
	c01 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x18)<<8 | I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x19);
 800415a:	f24d 400c 	movw	r0, #54284	; 0xd40c
 800415e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004162:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8004166:	f04f 0218 	mov.w	r2, #24
 800416a:	f7fc fadd 	bl	8000728 <I2Cdev_readByte>
 800416e:	4603      	mov	r3, r0
 8004170:	ea4f 2403 	mov.w	r4, r3, lsl #8
 8004174:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8004178:	f6c0 0002 	movt	r0, #2050	; 0x802
 800417c:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8004180:	f04f 0219 	mov.w	r2, #25
 8004184:	f7fc fad0 	bl	8000728 <I2Cdev_readByte>
 8004188:	4603      	mov	r3, r0
 800418a:	ea44 0203 	orr.w	r2, r4, r3
 800418e:	f240 7310 	movw	r3, #1808	; 0x710
 8004192:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004196:	601a      	str	r2, [r3, #0]
	if (c01 > (pow(2, 15) - 1))	c01 = c01 - pow(2, 16);
 8004198:	f240 7310 	movw	r3, #1808	; 0x710
 800419c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4618      	mov	r0, r3
 80041a4:	f021 ff7a 	bl	802609c <__aeabi_i2d>
 80041a8:	4602      	mov	r2, r0
 80041aa:	460b      	mov	r3, r1
 80041ac:	4610      	mov	r0, r2
 80041ae:	4619      	mov	r1, r3
 80041b0:	f20f 53bc 	addw	r3, pc, #1468	; 0x5bc
 80041b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041b8:	f022 fa66 	bl	8026688 <__aeabi_dcmpgt>
 80041bc:	4603      	mov	r3, r0
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d01f      	beq.n	8004202 <getCoefficients+0x3aa>
 80041c2:	f240 7310 	movw	r3, #1808	; 0x710
 80041c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4618      	mov	r0, r3
 80041ce:	f021 ff65 	bl	802609c <__aeabi_i2d>
 80041d2:	4602      	mov	r2, r0
 80041d4:	460b      	mov	r3, r1
 80041d6:	4610      	mov	r0, r2
 80041d8:	4619      	mov	r1, r3
 80041da:	f04f 0200 	mov.w	r2, #0
 80041de:	f04f 0300 	mov.w	r3, #0
 80041e2:	f2c4 03f0 	movt	r3, #16624	; 0x40f0
 80041e6:	f021 fe0b 	bl	8025e00 <__aeabi_dsub>
 80041ea:	4602      	mov	r2, r0
 80041ec:	460b      	mov	r3, r1
 80041ee:	4610      	mov	r0, r2
 80041f0:	4619      	mov	r1, r3
 80041f2:	f022 fa53 	bl	802669c <__aeabi_d2iz>
 80041f6:	4602      	mov	r2, r0
 80041f8:	f240 7310 	movw	r3, #1808	; 0x710
 80041fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004200:	601a      	str	r2, [r3, #0]
	c11 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x1a)<<8 | I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x1b);
 8004202:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8004206:	f6c0 0002 	movt	r0, #2050	; 0x802
 800420a:	f04f 01ee 	mov.w	r1, #238	; 0xee
 800420e:	f04f 021a 	mov.w	r2, #26
 8004212:	f7fc fa89 	bl	8000728 <I2Cdev_readByte>
 8004216:	4603      	mov	r3, r0
 8004218:	ea4f 2403 	mov.w	r4, r3, lsl #8
 800421c:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8004220:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004224:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8004228:	f04f 021b 	mov.w	r2, #27
 800422c:	f7fc fa7c 	bl	8000728 <I2Cdev_readByte>
 8004230:	4603      	mov	r3, r0
 8004232:	ea44 0203 	orr.w	r2, r4, r3
 8004236:	f240 7314 	movw	r3, #1812	; 0x714
 800423a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800423e:	601a      	str	r2, [r3, #0]
	if (c11 > (pow(2, 15) - 1))	c11 = c11 - pow(2, 16);
 8004240:	f240 7314 	movw	r3, #1812	; 0x714
 8004244:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4618      	mov	r0, r3
 800424c:	f021 ff26 	bl	802609c <__aeabi_i2d>
 8004250:	4602      	mov	r2, r0
 8004252:	460b      	mov	r3, r1
 8004254:	4610      	mov	r0, r2
 8004256:	4619      	mov	r1, r3
 8004258:	f20f 5314 	addw	r3, pc, #1300	; 0x514
 800425c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004260:	f022 fa12 	bl	8026688 <__aeabi_dcmpgt>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d01f      	beq.n	80042aa <getCoefficients+0x452>
 800426a:	f240 7314 	movw	r3, #1812	; 0x714
 800426e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4618      	mov	r0, r3
 8004276:	f021 ff11 	bl	802609c <__aeabi_i2d>
 800427a:	4602      	mov	r2, r0
 800427c:	460b      	mov	r3, r1
 800427e:	4610      	mov	r0, r2
 8004280:	4619      	mov	r1, r3
 8004282:	f04f 0200 	mov.w	r2, #0
 8004286:	f04f 0300 	mov.w	r3, #0
 800428a:	f2c4 03f0 	movt	r3, #16624	; 0x40f0
 800428e:	f021 fdb7 	bl	8025e00 <__aeabi_dsub>
 8004292:	4602      	mov	r2, r0
 8004294:	460b      	mov	r3, r1
 8004296:	4610      	mov	r0, r2
 8004298:	4619      	mov	r1, r3
 800429a:	f022 f9ff 	bl	802669c <__aeabi_d2iz>
 800429e:	4602      	mov	r2, r0
 80042a0:	f240 7314 	movw	r3, #1812	; 0x714
 80042a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042a8:	601a      	str	r2, [r3, #0]
	c20 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x1c)<<8 | I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x1d);
 80042aa:	f24d 400c 	movw	r0, #54284	; 0xd40c
 80042ae:	f6c0 0002 	movt	r0, #2050	; 0x802
 80042b2:	f04f 01ee 	mov.w	r1, #238	; 0xee
 80042b6:	f04f 021c 	mov.w	r2, #28
 80042ba:	f7fc fa35 	bl	8000728 <I2Cdev_readByte>
 80042be:	4603      	mov	r3, r0
 80042c0:	ea4f 2403 	mov.w	r4, r3, lsl #8
 80042c4:	f24d 400c 	movw	r0, #54284	; 0xd40c
 80042c8:	f6c0 0002 	movt	r0, #2050	; 0x802
 80042cc:	f04f 01ee 	mov.w	r1, #238	; 0xee
 80042d0:	f04f 021d 	mov.w	r2, #29
 80042d4:	f7fc fa28 	bl	8000728 <I2Cdev_readByte>
 80042d8:	4603      	mov	r3, r0
 80042da:	ea44 0203 	orr.w	r2, r4, r3
 80042de:	f240 7308 	movw	r3, #1800	; 0x708
 80042e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042e6:	601a      	str	r2, [r3, #0]
	if (c20 > (pow(2, 15) - 1))	c20 = c20 - pow(2, 16);
 80042e8:	f240 7308 	movw	r3, #1800	; 0x708
 80042ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4618      	mov	r0, r3
 80042f4:	f021 fed2 	bl	802609c <__aeabi_i2d>
 80042f8:	4602      	mov	r2, r0
 80042fa:	460b      	mov	r3, r1
 80042fc:	4610      	mov	r0, r2
 80042fe:	4619      	mov	r1, r3
 8004300:	f20f 436c 	addw	r3, pc, #1132	; 0x46c
 8004304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004308:	f022 f9be 	bl	8026688 <__aeabi_dcmpgt>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d01f      	beq.n	8004352 <getCoefficients+0x4fa>
 8004312:	f240 7308 	movw	r3, #1800	; 0x708
 8004316:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4618      	mov	r0, r3
 800431e:	f021 febd 	bl	802609c <__aeabi_i2d>
 8004322:	4602      	mov	r2, r0
 8004324:	460b      	mov	r3, r1
 8004326:	4610      	mov	r0, r2
 8004328:	4619      	mov	r1, r3
 800432a:	f04f 0200 	mov.w	r2, #0
 800432e:	f04f 0300 	mov.w	r3, #0
 8004332:	f2c4 03f0 	movt	r3, #16624	; 0x40f0
 8004336:	f021 fd63 	bl	8025e00 <__aeabi_dsub>
 800433a:	4602      	mov	r2, r0
 800433c:	460b      	mov	r3, r1
 800433e:	4610      	mov	r0, r2
 8004340:	4619      	mov	r1, r3
 8004342:	f022 f9ab 	bl	802669c <__aeabi_d2iz>
 8004346:	4602      	mov	r2, r0
 8004348:	f240 7308 	movw	r3, #1800	; 0x708
 800434c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004350:	601a      	str	r2, [r3, #0]
	c21 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x1e)<<8 | I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x1f);
 8004352:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8004356:	f6c0 0002 	movt	r0, #2050	; 0x802
 800435a:	f04f 01ee 	mov.w	r1, #238	; 0xee
 800435e:	f04f 021e 	mov.w	r2, #30
 8004362:	f7fc f9e1 	bl	8000728 <I2Cdev_readByte>
 8004366:	4603      	mov	r3, r0
 8004368:	ea4f 2403 	mov.w	r4, r3, lsl #8
 800436c:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8004370:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004374:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8004378:	f04f 021f 	mov.w	r2, #31
 800437c:	f7fc f9d4 	bl	8000728 <I2Cdev_readByte>
 8004380:	4603      	mov	r3, r0
 8004382:	ea44 0203 	orr.w	r2, r4, r3
 8004386:	f240 7318 	movw	r3, #1816	; 0x718
 800438a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800438e:	601a      	str	r2, [r3, #0]
	if (c21 > (pow(2, 15) - 1))	c21 = c21 - pow(2, 16);
 8004390:	f240 7318 	movw	r3, #1816	; 0x718
 8004394:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4618      	mov	r0, r3
 800439c:	f021 fe7e 	bl	802609c <__aeabi_i2d>
 80043a0:	4602      	mov	r2, r0
 80043a2:	460b      	mov	r3, r1
 80043a4:	4610      	mov	r0, r2
 80043a6:	4619      	mov	r1, r3
 80043a8:	a3f1      	add	r3, pc, #964	; (adr r3, 8004770 <getCoefficients+0x918>)
 80043aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ae:	f022 f96b 	bl	8026688 <__aeabi_dcmpgt>
 80043b2:	4603      	mov	r3, r0
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d01f      	beq.n	80043f8 <getCoefficients+0x5a0>
 80043b8:	f240 7318 	movw	r3, #1816	; 0x718
 80043bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4618      	mov	r0, r3
 80043c4:	f021 fe6a 	bl	802609c <__aeabi_i2d>
 80043c8:	4602      	mov	r2, r0
 80043ca:	460b      	mov	r3, r1
 80043cc:	4610      	mov	r0, r2
 80043ce:	4619      	mov	r1, r3
 80043d0:	f04f 0200 	mov.w	r2, #0
 80043d4:	f04f 0300 	mov.w	r3, #0
 80043d8:	f2c4 03f0 	movt	r3, #16624	; 0x40f0
 80043dc:	f021 fd10 	bl	8025e00 <__aeabi_dsub>
 80043e0:	4602      	mov	r2, r0
 80043e2:	460b      	mov	r3, r1
 80043e4:	4610      	mov	r0, r2
 80043e6:	4619      	mov	r1, r3
 80043e8:	f022 f958 	bl	802669c <__aeabi_d2iz>
 80043ec:	4602      	mov	r2, r0
 80043ee:	f240 7318 	movw	r3, #1816	; 0x718
 80043f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043f6:	601a      	str	r2, [r3, #0]
	c30 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x20)<<8 | I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x21);
 80043f8:	f24d 400c 	movw	r0, #54284	; 0xd40c
 80043fc:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004400:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8004404:	f04f 0220 	mov.w	r2, #32
 8004408:	f7fc f98e 	bl	8000728 <I2Cdev_readByte>
 800440c:	4603      	mov	r3, r0
 800440e:	ea4f 2403 	mov.w	r4, r3, lsl #8
 8004412:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8004416:	f6c0 0002 	movt	r0, #2050	; 0x802
 800441a:	f04f 01ee 	mov.w	r1, #238	; 0xee
 800441e:	f04f 0221 	mov.w	r2, #33	; 0x21
 8004422:	f7fc f981 	bl	8000728 <I2Cdev_readByte>
 8004426:	4603      	mov	r3, r0
 8004428:	ea44 0203 	orr.w	r2, r4, r3
 800442c:	f240 730c 	movw	r3, #1804	; 0x70c
 8004430:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004434:	601a      	str	r2, [r3, #0]
	if (c30 > (pow(2, 15) - 1))	c30 = c30 - pow(2, 16);
 8004436:	f240 730c 	movw	r3, #1804	; 0x70c
 800443a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4618      	mov	r0, r3
 8004442:	f021 fe2b 	bl	802609c <__aeabi_i2d>
 8004446:	4602      	mov	r2, r0
 8004448:	460b      	mov	r3, r1
 800444a:	4610      	mov	r0, r2
 800444c:	4619      	mov	r1, r3
 800444e:	a3c8      	add	r3, pc, #800	; (adr r3, 8004770 <getCoefficients+0x918>)
 8004450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004454:	f022 f918 	bl	8026688 <__aeabi_dcmpgt>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d01f      	beq.n	800449e <getCoefficients+0x646>
 800445e:	f240 730c 	movw	r3, #1804	; 0x70c
 8004462:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4618      	mov	r0, r3
 800446a:	f021 fe17 	bl	802609c <__aeabi_i2d>
 800446e:	4602      	mov	r2, r0
 8004470:	460b      	mov	r3, r1
 8004472:	4610      	mov	r0, r2
 8004474:	4619      	mov	r1, r3
 8004476:	f04f 0200 	mov.w	r2, #0
 800447a:	f04f 0300 	mov.w	r3, #0
 800447e:	f2c4 03f0 	movt	r3, #16624	; 0x40f0
 8004482:	f021 fcbd 	bl	8025e00 <__aeabi_dsub>
 8004486:	4602      	mov	r2, r0
 8004488:	460b      	mov	r3, r1
 800448a:	4610      	mov	r0, r2
 800448c:	4619      	mov	r1, r3
 800448e:	f022 f905 	bl	802669c <__aeabi_d2iz>
 8004492:	4602      	mov	r2, r0
 8004494:	f240 730c 	movw	r3, #1804	; 0x70c
 8004498:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800449c:	601a      	str	r2, [r3, #0]

	//use some default values if coefficient registers are "empty"
	if (c0 == 0 || c1 == 0 || c00 == 0 || c10 == 0 || c01 == 0 || c11 == 0 || c20 == 0 || c21 == 0 || c30 == 0)
 800449e:	f240 731c 	movw	r3, #1820	; 0x71c
 80044a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d037      	beq.n	800451c <getCoefficients+0x6c4>
 80044ac:	f240 7320 	movw	r3, #1824	; 0x720
 80044b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d030      	beq.n	800451c <getCoefficients+0x6c4>
 80044ba:	f240 7300 	movw	r3, #1792	; 0x700
 80044be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d029      	beq.n	800451c <getCoefficients+0x6c4>
 80044c8:	f240 7304 	movw	r3, #1796	; 0x704
 80044cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d022      	beq.n	800451c <getCoefficients+0x6c4>
 80044d6:	f240 7310 	movw	r3, #1808	; 0x710
 80044da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d01b      	beq.n	800451c <getCoefficients+0x6c4>
 80044e4:	f240 7314 	movw	r3, #1812	; 0x714
 80044e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d014      	beq.n	800451c <getCoefficients+0x6c4>
 80044f2:	f240 7308 	movw	r3, #1800	; 0x708
 80044f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d00d      	beq.n	800451c <getCoefficients+0x6c4>
 8004500:	f240 7318 	movw	r3, #1816	; 0x718
 8004504:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d006      	beq.n	800451c <getCoefficients+0x6c4>
 800450e:	f240 730c 	movw	r3, #1804	; 0x70c
 8004512:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d14a      	bne.n	80045b2 <getCoefficients+0x75a>
	{
		c00 = 81507;
 800451c:	f240 7300 	movw	r3, #1792	; 0x700
 8004520:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004524:	f643 6263 	movw	r2, #15971	; 0x3e63
 8004528:	f2c0 0201 	movt	r2, #1
 800452c:	601a      	str	r2, [r3, #0]
		c10 = -66011;
 800452e:	f240 7304 	movw	r3, #1796	; 0x704
 8004532:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004536:	f64f 6225 	movw	r2, #65061	; 0xfe25
 800453a:	f6cf 72fe 	movt	r2, #65534	; 0xfffe
 800453e:	601a      	str	r2, [r3, #0]
		c20 = -13579;
 8004540:	f240 7308 	movw	r3, #1800	; 0x708
 8004544:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004548:	f64c 22f5 	movw	r2, #51957	; 0xcaf5
 800454c:	f6cf 72ff 	movt	r2, #65535	; 0xffff
 8004550:	601a      	str	r2, [r3, #0]
		c30 = -2154;
 8004552:	f240 730c 	movw	r3, #1804	; 0x70c
 8004556:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800455a:	f24f 7296 	movw	r2, #63382	; 0xf796
 800455e:	f6cf 72ff 	movt	r2, #65535	; 0xffff
 8004562:	601a      	str	r2, [r3, #0]
		c01 = -2115;
 8004564:	f240 7310 	movw	r3, #1808	; 0x710
 8004568:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800456c:	f24f 72bd 	movw	r2, #63421	; 0xf7bd
 8004570:	f6cf 72ff 	movt	r2, #65535	; 0xffff
 8004574:	601a      	str	r2, [r3, #0]
		c11 = 1585;
 8004576:	f240 7314 	movw	r3, #1812	; 0x714
 800457a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800457e:	f240 6231 	movw	r2, #1585	; 0x631
 8004582:	601a      	str	r2, [r3, #0]
		c21 = 117;
 8004584:	f240 7318 	movw	r3, #1816	; 0x718
 8004588:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800458c:	f04f 0275 	mov.w	r2, #117	; 0x75
 8004590:	601a      	str	r2, [r3, #0]
		c0 = 205;
 8004592:	f240 731c 	movw	r3, #1820	; 0x71c
 8004596:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800459a:	f04f 02cd 	mov.w	r2, #205	; 0xcd
 800459e:	601a      	str	r2, [r3, #0]
		c1 = -258;
 80045a0:	f240 7320 	movw	r3, #1824	; 0x720
 80045a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045a8:	f64f 62fe 	movw	r2, #65278	; 0xfefe
 80045ac:	f6cf 72ff 	movt	r2, #65535	; 0xffff
 80045b0:	601a      	str	r2, [r3, #0]
	}

	// select compensation scale factors
	uint8_t P_sampling = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,PRS_CFG)<<4;
 80045b2:	f24d 400c 	movw	r0, #54284	; 0xd40c
 80045b6:	f6c0 0002 	movt	r0, #2050	; 0x802
 80045ba:	f04f 01ee 	mov.w	r1, #238	; 0xee
 80045be:	f04f 0206 	mov.w	r2, #6
 80045c2:	f7fc f8b1 	bl	8000728 <I2Cdev_readByte>
 80045c6:	4603      	mov	r3, r0
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80045ce:	717b      	strb	r3, [r7, #5]
	switch (P_sampling>>4)
 80045d0:	797b      	ldrb	r3, [r7, #5]
 80045d2:	ea4f 1313 	mov.w	r3, r3, lsr #4
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	2b07      	cmp	r3, #7
 80045da:	d853      	bhi.n	8004684 <getCoefficients+0x82c>
 80045dc:	a201      	add	r2, pc, #4	; (adr r2, 80045e4 <getCoefficients+0x78c>)
 80045de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045e2:	bf00      	nop
 80045e4:	08004605 	.word	0x08004605
 80045e8:	08004615 	.word	0x08004615
 80045ec:	08004625 	.word	0x08004625
 80045f0:	08004635 	.word	0x08004635
 80045f4:	08004645 	.word	0x08004645
 80045f8:	08004655 	.word	0x08004655
 80045fc:	08004665 	.word	0x08004665
 8004600:	08004675 	.word	0x08004675
	{
		case 0: kP = 524288;
 8004604:	f240 7324 	movw	r3, #1828	; 0x724
 8004608:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800460c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8004610:	601a      	str	r2, [r3, #0]
		break;
 8004612:	e037      	b.n	8004684 <getCoefficients+0x82c>
		case 1: kP = 1572864;
 8004614:	f240 7324 	movw	r3, #1828	; 0x724
 8004618:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800461c:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
 8004620:	601a      	str	r2, [r3, #0]
		break;
 8004622:	e02f      	b.n	8004684 <getCoefficients+0x82c>
		case 2: kP = 3670016;
 8004624:	f240 7324 	movw	r3, #1828	; 0x724
 8004628:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800462c:	f44f 1260 	mov.w	r2, #3670016	; 0x380000
 8004630:	601a      	str	r2, [r3, #0]
		break;
 8004632:	e027      	b.n	8004684 <getCoefficients+0x82c>
		case 3: kP = 7864320;
 8004634:	f240 7324 	movw	r3, #1828	; 0x724
 8004638:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800463c:	f44f 02f0 	mov.w	r2, #7864320	; 0x780000
 8004640:	601a      	str	r2, [r3, #0]
		break;
 8004642:	e01f      	b.n	8004684 <getCoefficients+0x82c>
		case 4: kP = 253952;
 8004644:	f240 7324 	movw	r3, #1828	; 0x724
 8004648:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800464c:	f44f 3278 	mov.w	r2, #253952	; 0x3e000
 8004650:	601a      	str	r2, [r3, #0]
		break;
 8004652:	e017      	b.n	8004684 <getCoefficients+0x82c>
		case 5: kP = 516096;
 8004654:	f240 7324 	movw	r3, #1828	; 0x724
 8004658:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800465c:	f44f 22fc 	mov.w	r2, #516096	; 0x7e000
 8004660:	601a      	str	r2, [r3, #0]
		break;
 8004662:	e00f      	b.n	8004684 <getCoefficients+0x82c>
		case 6: kP = 1040384;
 8004664:	f240 7324 	movw	r3, #1828	; 0x724
 8004668:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800466c:	f44f 227e 	mov.w	r2, #1040384	; 0xfe000
 8004670:	601a      	str	r2, [r3, #0]
		break;
 8004672:	e007      	b.n	8004684 <getCoefficients+0x82c>
		case 7: kP = 2088960;
 8004674:	f240 7324 	movw	r3, #1828	; 0x724
 8004678:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800467c:	f44f 12ff 	mov.w	r2, #2088960	; 0x1fe000
 8004680:	601a      	str	r2, [r3, #0]
		break;
 8004682:	bf00      	nop
	}
	uint8_t T_sampling = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,TMP_CFG)<<4;
 8004684:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8004688:	f6c0 0002 	movt	r0, #2050	; 0x802
 800468c:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8004690:	f04f 0207 	mov.w	r2, #7
 8004694:	f7fc f848 	bl	8000728 <I2Cdev_readByte>
 8004698:	4603      	mov	r3, r0
 800469a:	b2db      	uxtb	r3, r3
 800469c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80046a0:	713b      	strb	r3, [r7, #4]
	switch (T_sampling>>4)
 80046a2:	793b      	ldrb	r3, [r7, #4]
 80046a4:	ea4f 1313 	mov.w	r3, r3, lsr #4
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	2b07      	cmp	r3, #7
 80046ac:	d852      	bhi.n	8004754 <getCoefficients+0x8fc>
 80046ae:	a201      	add	r2, pc, #4	; (adr r2, 80046b4 <getCoefficients+0x85c>)
 80046b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046b4:	080046d5 	.word	0x080046d5
 80046b8:	080046e5 	.word	0x080046e5
 80046bc:	080046f5 	.word	0x080046f5
 80046c0:	08004705 	.word	0x08004705
 80046c4:	08004715 	.word	0x08004715
 80046c8:	08004725 	.word	0x08004725
 80046cc:	08004735 	.word	0x08004735
 80046d0:	08004745 	.word	0x08004745
	{
		case 0: kT = 524288;
 80046d4:	f240 7328 	movw	r3, #1832	; 0x728
 80046d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80046dc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80046e0:	601a      	str	r2, [r3, #0]
		break;
 80046e2:	e037      	b.n	8004754 <getCoefficients+0x8fc>
		case 1: kT = 1572864;
 80046e4:	f240 7328 	movw	r3, #1832	; 0x728
 80046e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80046ec:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
 80046f0:	601a      	str	r2, [r3, #0]
		break;
 80046f2:	e02f      	b.n	8004754 <getCoefficients+0x8fc>
		case 2: kT = 3670016;
 80046f4:	f240 7328 	movw	r3, #1832	; 0x728
 80046f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80046fc:	f44f 1260 	mov.w	r2, #3670016	; 0x380000
 8004700:	601a      	str	r2, [r3, #0]
		break;
 8004702:	e027      	b.n	8004754 <getCoefficients+0x8fc>
		case 3: kT = 7864320;
 8004704:	f240 7328 	movw	r3, #1832	; 0x728
 8004708:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800470c:	f44f 02f0 	mov.w	r2, #7864320	; 0x780000
 8004710:	601a      	str	r2, [r3, #0]
		break;
 8004712:	e01f      	b.n	8004754 <getCoefficients+0x8fc>
		case 4: kT = 253952;
 8004714:	f240 7328 	movw	r3, #1832	; 0x728
 8004718:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800471c:	f44f 3278 	mov.w	r2, #253952	; 0x3e000
 8004720:	601a      	str	r2, [r3, #0]
		break;
 8004722:	e017      	b.n	8004754 <getCoefficients+0x8fc>
		case 5: kT = 516096;
 8004724:	f240 7328 	movw	r3, #1832	; 0x728
 8004728:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800472c:	f44f 22fc 	mov.w	r2, #516096	; 0x7e000
 8004730:	601a      	str	r2, [r3, #0]
		break;
 8004732:	e00f      	b.n	8004754 <getCoefficients+0x8fc>
		case 6: kT = 1040384;
 8004734:	f240 7328 	movw	r3, #1832	; 0x728
 8004738:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800473c:	f44f 227e 	mov.w	r2, #1040384	; 0xfe000
 8004740:	601a      	str	r2, [r3, #0]
		break;
 8004742:	e007      	b.n	8004754 <getCoefficients+0x8fc>
		case 7: kT = 2088960;
 8004744:	f240 7328 	movw	r3, #1832	; 0x728
 8004748:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800474c:	f44f 12ff 	mov.w	r2, #2088960	; 0x1fe000
 8004750:	601a      	str	r2, [r3, #0]
		break;
 8004752:	bf00      	nop
	}
}
 8004754:	f107 070c 	add.w	r7, r7, #12
 8004758:	46bd      	mov	sp, r7
 800475a:	bd90      	pop	{r4, r7, pc}
 800475c:	f3af 8000 	nop.w
 8004760:	00000000 	.word	0x00000000
 8004764:	409ffc00 	.word	0x409ffc00
 8004768:	00000000 	.word	0x00000000
 800476c:	411ffffc 	.word	0x411ffffc
 8004770:	00000000 	.word	0x00000000
 8004774:	40dfffc0 	.word	0x40dfffc0

08004778 <getPressure>:

int32_t getPressure()
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b084      	sub	sp, #16
 800477c:	af00      	add	r7, sp, #0
	//Read Pressure start------------------------------------------------------------------------------------------------------------------------------
	uint32_t register0 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x00);
 800477e:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8004782:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004786:	f04f 01ee 	mov.w	r1, #238	; 0xee
 800478a:	f04f 0200 	mov.w	r2, #0
 800478e:	f7fb ffcb 	bl	8000728 <I2Cdev_readByte>
 8004792:	4603      	mov	r3, r0
 8004794:	60fb      	str	r3, [r7, #12]
	uint32_t register1 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x01);
 8004796:	f24d 400c 	movw	r0, #54284	; 0xd40c
 800479a:	f6c0 0002 	movt	r0, #2050	; 0x802
 800479e:	f04f 01ee 	mov.w	r1, #238	; 0xee
 80047a2:	f04f 0201 	mov.w	r2, #1
 80047a6:	f7fb ffbf 	bl	8000728 <I2Cdev_readByte>
 80047aa:	4603      	mov	r3, r0
 80047ac:	60bb      	str	r3, [r7, #8]
	uint32_t register2 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x02);
 80047ae:	f24d 400c 	movw	r0, #54284	; 0xd40c
 80047b2:	f6c0 0002 	movt	r0, #2050	; 0x802
 80047b6:	f04f 01ee 	mov.w	r1, #238	; 0xee
 80047ba:	f04f 0202 	mov.w	r2, #2
 80047be:	f7fb ffb3 	bl	8000728 <I2Cdev_readByte>
 80047c2:	4603      	mov	r3, r0
 80047c4:	607b      	str	r3, [r7, #4]
	//Read Pressure end------------------------------------------------------------------------------------------------------------------------------
	return (uint32_t)(register0<<16 | register1<<8 | register2);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	ea4f 4203 	mov.w	r2, r3, lsl #16
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80047d2:	431a      	orrs	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	4313      	orrs	r3, r2
}
 80047d8:	4618      	mov	r0, r3
 80047da:	f107 0710 	add.w	r7, r7, #16
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}
 80047e2:	bf00      	nop

080047e4 <getTemperature>:

int32_t getTemperature()
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b084      	sub	sp, #16
 80047e8:	af00      	add	r7, sp, #0
	//Read Temp start------------------------------------------------------------------------------------------------------------------------------
	uint32_t register3 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x03);
 80047ea:	f24d 400c 	movw	r0, #54284	; 0xd40c
 80047ee:	f6c0 0002 	movt	r0, #2050	; 0x802
 80047f2:	f04f 01ee 	mov.w	r1, #238	; 0xee
 80047f6:	f04f 0203 	mov.w	r2, #3
 80047fa:	f7fb ff95 	bl	8000728 <I2Cdev_readByte>
 80047fe:	4603      	mov	r3, r0
 8004800:	60fb      	str	r3, [r7, #12]
	uint32_t register4 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x04);
 8004802:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8004806:	f6c0 0002 	movt	r0, #2050	; 0x802
 800480a:	f04f 01ee 	mov.w	r1, #238	; 0xee
 800480e:	f04f 0204 	mov.w	r2, #4
 8004812:	f7fb ff89 	bl	8000728 <I2Cdev_readByte>
 8004816:	4603      	mov	r3, r0
 8004818:	60bb      	str	r3, [r7, #8]
	uint32_t register5 = I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310_Address,0x05);
 800481a:	f24d 400c 	movw	r0, #54284	; 0xd40c
 800481e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004822:	f04f 01ee 	mov.w	r1, #238	; 0xee
 8004826:	f04f 0205 	mov.w	r2, #5
 800482a:	f7fb ff7d 	bl	8000728 <I2Cdev_readByte>
 800482e:	4603      	mov	r3, r0
 8004830:	607b      	str	r3, [r7, #4]
	//Read Temp end------------------------------------------------------------------------------------------------------------------------------
	return (uint32_t)(register3<<16 | register4<<8 | register5);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	ea4f 4203 	mov.w	r2, r3, lsl #16
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800483e:	431a      	orrs	r2, r3
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	4313      	orrs	r3, r2
}
 8004844:	4618      	mov	r0, r3
 8004846:	f107 0710 	add.w	r7, r7, #16
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}
 800484e:	bf00      	nop

08004850 <setRegister>:

SensorError setRegister(uint8_t DPS310Address, uint8_t registerAdress, uint8_t setValue)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b084      	sub	sp, #16
 8004854:	af00      	add	r7, sp, #0
 8004856:	4613      	mov	r3, r2
 8004858:	4602      	mov	r2, r0
 800485a:	71fa      	strb	r2, [r7, #7]
 800485c:	460a      	mov	r2, r1
 800485e:	71ba      	strb	r2, [r7, #6]
 8004860:	717b      	strb	r3, [r7, #5]

SensorError	worked = NO_ERROR;
 8004862:	f04f 0300 	mov.w	r3, #0
 8004866:	73fb      	strb	r3, [r7, #15]
I2Cdev_writeByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310Address,registerAdress,setValue); // write variable in register
 8004868:	79f9      	ldrb	r1, [r7, #7]
 800486a:	79ba      	ldrb	r2, [r7, #6]
 800486c:	797b      	ldrb	r3, [r7, #5]
 800486e:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8004872:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004876:	f7fb fdf5 	bl	8000464 <I2Cdev_writeByte>
//if(setValue != I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310Address,registerAdress))
uint8_t reg=I2Cdev_readByte((const I2C001Handle_type*)&DPS310_I2C_Handle,DPS310Address,registerAdress);
 800487a:	79fa      	ldrb	r2, [r7, #7]
 800487c:	79bb      	ldrb	r3, [r7, #6]
 800487e:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8004882:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004886:	4611      	mov	r1, r2
 8004888:	461a      	mov	r2, r3
 800488a:	f7fb ff4d 	bl	8000728 <I2Cdev_readByte>
 800488e:	4603      	mov	r3, r0
 8004890:	73bb      	strb	r3, [r7, #14]
if(setValue != reg)
 8004892:	797a      	ldrb	r2, [r7, #5]
 8004894:	7bbb      	ldrb	r3, [r7, #14]
 8004896:	429a      	cmp	r2, r3
 8004898:	d020      	beq.n	80048dc <setRegister+0x8c>
{
	switch(registerAdress)
 800489a:	79bb      	ldrb	r3, [r7, #6]
 800489c:	f1a3 0306 	sub.w	r3, r3, #6
 80048a0:	2b03      	cmp	r3, #3
 80048a2:	d81b      	bhi.n	80048dc <setRegister+0x8c>
 80048a4:	a201      	add	r2, pc, #4	; (adr r2, 80048ac <setRegister+0x5c>)
 80048a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048aa:	bf00      	nop
 80048ac:	080048bd 	.word	0x080048bd
 80048b0:	080048c5 	.word	0x080048c5
 80048b4:	080048cd 	.word	0x080048cd
 80048b8:	080048d5 	.word	0x080048d5
	{
	case 0x06:
	worked = PRESSURE_CONFIG;
 80048bc:	f04f 0301 	mov.w	r3, #1
 80048c0:	73fb      	strb	r3, [r7, #15]
	break;
 80048c2:	e00b      	b.n	80048dc <setRegister+0x8c>

	case 0x07:
	worked = TEMPERATURE_CONFIG;
 80048c4:	f04f 0302 	mov.w	r3, #2
 80048c8:	73fb      	strb	r3, [r7, #15]
	break;
 80048ca:	e007      	b.n	80048dc <setRegister+0x8c>

	case 0x08:
	worked = SET_CONTINOUS;
 80048cc:	f04f 0303 	mov.w	r3, #3
 80048d0:	73fb      	strb	r3, [r7, #15]
	break;
 80048d2:	e003      	b.n	80048dc <setRegister+0x8c>

	case 0x09:
	worked = IR_CONFIG;
 80048d4:	f04f 0304 	mov.w	r3, #4
 80048d8:	73fb      	strb	r3, [r7, #15]
	break;
 80048da:	bf00      	nop
	}
}
return worked;
 80048dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80048de:	4618      	mov	r0, r3
 80048e0:	f107 0710 	add.w	r7, r7, #16
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <mergeBytes>:
 *
 * Returnvalue:
 * int Merged bytes
 */
int mergeBytes(uint8_t a, uint8_t b)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b085      	sub	sp, #20
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	4602      	mov	r2, r0
 80048f0:	460b      	mov	r3, r1
 80048f2:	71fa      	strb	r2, [r7, #7]
 80048f4:	71bb      	strb	r3, [r7, #6]
	int c = a;
 80048f6:	79fb      	ldrb	r3, [r7, #7]
 80048f8:	60fb      	str	r3, [r7, #12]
	return (c << 8) | b;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	ea4f 2203 	mov.w	r2, r3, lsl #8
 8004900:	79bb      	ldrb	r3, [r7, #6]
 8004902:	4313      	orrs	r3, r2
}
 8004904:	4618      	mov	r0, r3
 8004906:	f107 0714 	add.w	r7, r7, #20
 800490a:	46bd      	mov	sp, r7
 800490c:	bc80      	pop	{r7}
 800490e:	4770      	bx	lr

08004910 <CCU41_1_IRQHandler>:
/**
 *Bluetooth Keep-Alive Messages
 * for Android-App to check connection
 */
void Bluetooth_Keep_Alive()
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b082      	sub	sp, #8
 8004914:	af00      	add	r7, sp, #0
	uint8_t keep_alive = 0xFF;
 8004916:	f04f 03ff 	mov.w	r3, #255	; 0xff
 800491a:	71fb      	strb	r3, [r7, #7]
	UART001_WriteDataBytes(&BT_UART_Handle,(uint8_t*)&keep_alive,1);
 800491c:	f107 0307 	add.w	r3, r7, #7
 8004920:	f24d 100c 	movw	r0, #53516	; 0xd10c
 8004924:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004928:	4619      	mov	r1, r3
 800492a:	f04f 0201 	mov.w	r2, #1
 800492e:	f015 feef 	bl	801a710 <UART001_WriteDataBytes>
}
 8004932:	f107 0708 	add.w	r7, r7, #8
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
 800493a:	bf00      	nop
 800493c:	0000      	movs	r0, r0
	...

08004940 <USIC1_0_IRQHandler>:
/**
 * Interrupt routine from UART FIFO in buffer
 * Buffer is full, new data is ready to read
 */
void RC_RECEIVE_ISR()
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b090      	sub	sp, #64	; 0x40
 8004944:	af02      	add	r7, sp, #8
	int elevatorRaw;
	int aileronRaw;
	int flightmodeRaw;

	uint8_t ReadBufRC[32]; //Readbuffer
	int start = 0; //Index of start byte (contains 0x30)
 8004946:	f04f 0300 	mov.w	r3, #0
 800494a:	637b      	str	r3, [r7, #52]	; 0x34

	//Check if receive buffer interrupt is set
	if (UART001_GetFlagStatus(&RC_UART_Handle, UART001_FIFO_STD_RECV_BUF_FLAG)
 800494c:	f24d 00a4 	movw	r0, #53412	; 0xd0a4
 8004950:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004954:	f04f 0110 	mov.w	r1, #16
 8004958:	f015 ff22 	bl	801a7a0 <UART001_GetFlagStatus>
 800495c:	4603      	mov	r3, r0
 800495e:	2b02      	cmp	r3, #2
 8004960:	f040 817d 	bne.w	8004c5e <USIC1_0_IRQHandler+0x31e>
			== UART001_SET)
	{
		//Read data from UART buffer
		UART001_ReadDataBytes(&RC_UART_Handle, ReadBufRC, 32);
 8004964:	463b      	mov	r3, r7
 8004966:	f24d 00a4 	movw	r0, #53412	; 0xd0a4
 800496a:	f6c0 0002 	movt	r0, #2050	; 0x802
 800496e:	4619      	mov	r1, r3
 8004970:	f04f 0220 	mov.w	r2, #32
 8004974:	f015 fe44 	bl	801a600 <UART001_ReadDataBytes>
		//Clear receive buffer interrupt flag
		UART001_ClearFlag(&RC_UART_Handle, UART001_FIFO_STD_RECV_BUF_FLAG);
 8004978:	f24d 00a4 	movw	r0, #53412	; 0xd0a4
 800497c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004980:	f04f 0110 	mov.w	r1, #16
 8004984:	f015 ff58 	bl	801a838 <UART001_ClearFlag>
		//Search for start byte and check static values
		while (ReadBufRC[start] != 0x30 || ReadBufRC[start + 1] != 0x00
 8004988:	e00c      	b.n	80049a4 <USIC1_0_IRQHandler+0x64>
				|| ReadBufRC[start + 5] != 0xA2 || ReadBufRC[start + 8] != 0x2B
				|| ReadBufRC[start + 9] != 0xFE)
		{
			if (start++ > 16)
 800498a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800498c:	2b10      	cmp	r3, #16
 800498e:	bfd4      	ite	le
 8004990:	2300      	movle	r3, #0
 8004992:	2301      	movgt	r3, #1
 8004994:	b2db      	uxtb	r3, r3
 8004996:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004998:	f102 0201 	add.w	r2, r2, #1
 800499c:	637a      	str	r2, [r7, #52]	; 0x34
 800499e:	2b00      	cmp	r3, #0
 80049a0:	f040 815d 	bne.w	8004c5e <USIC1_0_IRQHandler+0x31e>
		//Read data from UART buffer
		UART001_ReadDataBytes(&RC_UART_Handle, ReadBufRC, 32);
		//Clear receive buffer interrupt flag
		UART001_ClearFlag(&RC_UART_Handle, UART001_FIFO_STD_RECV_BUF_FLAG);
		//Search for start byte and check static values
		while (ReadBufRC[start] != 0x30 || ReadBufRC[start + 1] != 0x00
 80049a4:	463a      	mov	r2, r7
 80049a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049a8:	18d3      	adds	r3, r2, r3
 80049aa:	781b      	ldrb	r3, [r3, #0]
 80049ac:	2b30      	cmp	r3, #48	; 0x30
 80049ae:	d1ec      	bne.n	800498a <USIC1_0_IRQHandler+0x4a>
 80049b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049b2:	f103 0301 	add.w	r3, r3, #1
 80049b6:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80049ba:	18cb      	adds	r3, r1, r3
 80049bc:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d1e2      	bne.n	800498a <USIC1_0_IRQHandler+0x4a>
				|| ReadBufRC[start + 5] != 0xA2 || ReadBufRC[start + 8] != 0x2B
 80049c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049c6:	f103 0305 	add.w	r3, r3, #5
 80049ca:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80049ce:	18d3      	adds	r3, r2, r3
 80049d0:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 80049d4:	2ba2      	cmp	r3, #162	; 0xa2
 80049d6:	d1d8      	bne.n	800498a <USIC1_0_IRQHandler+0x4a>
 80049d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049da:	f103 0308 	add.w	r3, r3, #8
 80049de:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80049e2:	18cb      	adds	r3, r1, r3
 80049e4:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 80049e8:	2b2b      	cmp	r3, #43	; 0x2b
 80049ea:	d1ce      	bne.n	800498a <USIC1_0_IRQHandler+0x4a>
				|| ReadBufRC[start + 9] != 0xFE)
 80049ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049ee:	f103 0309 	add.w	r3, r3, #9
 80049f2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80049f6:	18d3      	adds	r3, r2, r3
 80049f8:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 80049fc:	2bfe      	cmp	r3, #254	; 0xfe
 80049fe:	d1c4      	bne.n	800498a <USIC1_0_IRQHandler+0x4a>
				//Communication check bytes not in buffer
				return;
			}
		}
		//Get data from stream
		throttleRaw = mergeBytes(ReadBufRC[start + 2], ReadBufRC[start + 3]);
 8004a00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a02:	f103 0302 	add.w	r3, r3, #2
 8004a06:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8004a0a:	18cb      	adds	r3, r1, r3
 8004a0c:	f813 2c38 	ldrb.w	r2, [r3, #-56]
 8004a10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a12:	f103 0303 	add.w	r3, r3, #3
 8004a16:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8004a1a:	18cb      	adds	r3, r1, r3
 8004a1c:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8004a20:	4610      	mov	r0, r2
 8004a22:	4619      	mov	r1, r3
 8004a24:	f7ff ff60 	bl	80048e8 <mergeBytes>
 8004a28:	6338      	str	r0, [r7, #48]	; 0x30
		throttle = map(throttleRaw, THROTTLE_MIN, THROTTLE_MAX, 0, 60000)
 8004a2a:	f64e 2360 	movw	r3, #60000	; 0xea60
 8004a2e:	9300      	str	r3, [sp, #0]
 8004a30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a32:	f44f 7199 	mov.w	r1, #306	; 0x132
 8004a36:	f240 62f7 	movw	r2, #1783	; 0x6f7
 8004a3a:	f04f 0300 	mov.w	r3, #0
 8004a3e:	f000 fb21 	bl	8005084 <map>
 8004a42:	4603      	mov	r3, r0
				/ 60000.0;
 8004a44:	4618      	mov	r0, r3
 8004a46:	f021 fb29 	bl	802609c <__aeabi_i2d>
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	460b      	mov	r3, r1
 8004a4e:	4610      	mov	r0, r2
 8004a50:	4619      	mov	r1, r3
 8004a52:	a385      	add	r3, pc, #532	; (adr r3, 8004c68 <USIC1_0_IRQHandler+0x328>)
 8004a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a58:	f021 fcb0 	bl	80263bc <__aeabi_ddiv>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	460b      	mov	r3, r1
				return;
			}
		}
		//Get data from stream
		throttleRaw = mergeBytes(ReadBufRC[start + 2], ReadBufRC[start + 3]);
		throttle = map(throttleRaw, THROTTLE_MIN, THROTTLE_MAX, 0, 60000)
 8004a60:	4610      	mov	r0, r2
 8004a62:	4619      	mov	r1, r3
 8004a64:	f021 fe62 	bl	802672c <__aeabi_d2f>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	f240 732c 	movw	r3, #1836	; 0x72c
 8004a6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a72:	601a      	str	r2, [r3, #0]
				/ 60000.0;
		aileronRaw = mergeBytes(ReadBufRC[start + 6], ReadBufRC[start + 7]);
 8004a74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a76:	f103 0306 	add.w	r3, r3, #6
 8004a7a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004a7e:	18d3      	adds	r3, r2, r3
 8004a80:	f813 2c38 	ldrb.w	r2, [r3, #-56]
 8004a84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a86:	f103 0307 	add.w	r3, r3, #7
 8004a8a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8004a8e:	18cb      	adds	r3, r1, r3
 8004a90:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8004a94:	4610      	mov	r0, r2
 8004a96:	4619      	mov	r1, r3
 8004a98:	f7ff ff26 	bl	80048e8 <mergeBytes>
 8004a9c:	62f8      	str	r0, [r7, #44]	; 0x2c
		aileron = map(aileronRaw, AILERON_MIN, AILERON_MAX, -30000, 30000)
 8004a9e:	f247 5330 	movw	r3, #30000	; 0x7530
 8004aa2:	9300      	str	r3, [sp, #0]
 8004aa4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004aa6:	f640 1132 	movw	r1, #2354	; 0x932
 8004aaa:	f640 62cc 	movw	r2, #3788	; 0xecc
 8004aae:	f648 23d0 	movw	r3, #35536	; 0x8ad0
 8004ab2:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8004ab6:	f000 fae5 	bl	8005084 <map>
 8004aba:	4603      	mov	r3, r0
				/ 30000.0;
 8004abc:	4618      	mov	r0, r3
 8004abe:	f021 faed 	bl	802609c <__aeabi_i2d>
 8004ac2:	4602      	mov	r2, r0
 8004ac4:	460b      	mov	r3, r1
 8004ac6:	4610      	mov	r0, r2
 8004ac8:	4619      	mov	r1, r3
 8004aca:	a369      	add	r3, pc, #420	; (adr r3, 8004c70 <USIC1_0_IRQHandler+0x330>)
 8004acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad0:	f021 fc74 	bl	80263bc <__aeabi_ddiv>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	460b      	mov	r3, r1
		//Get data from stream
		throttleRaw = mergeBytes(ReadBufRC[start + 2], ReadBufRC[start + 3]);
		throttle = map(throttleRaw, THROTTLE_MIN, THROTTLE_MAX, 0, 60000)
				/ 60000.0;
		aileronRaw = mergeBytes(ReadBufRC[start + 6], ReadBufRC[start + 7]);
		aileron = map(aileronRaw, AILERON_MIN, AILERON_MAX, -30000, 30000)
 8004ad8:	4610      	mov	r0, r2
 8004ada:	4619      	mov	r1, r3
 8004adc:	f021 fe26 	bl	802672c <__aeabi_d2f>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	f240 7338 	movw	r3, #1848	; 0x738
 8004ae6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004aea:	601a      	str	r2, [r3, #0]
				/ 30000.0;
		elevatorRaw = mergeBytes(ReadBufRC[start + 10], ReadBufRC[start + 11]);
 8004aec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004aee:	f103 030a 	add.w	r3, r3, #10
 8004af2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004af6:	18d3      	adds	r3, r2, r3
 8004af8:	f813 2c38 	ldrb.w	r2, [r3, #-56]
 8004afc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004afe:	f103 030b 	add.w	r3, r3, #11
 8004b02:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8004b06:	18cb      	adds	r3, r1, r3
 8004b08:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8004b0c:	4610      	mov	r0, r2
 8004b0e:	4619      	mov	r1, r3
 8004b10:	f7ff feea 	bl	80048e8 <mergeBytes>
 8004b14:	62b8      	str	r0, [r7, #40]	; 0x28
		elevator = map(elevatorRaw, ELEVATOR_MIN, ELEVATOR_MAX, -30000, 30000)
 8004b16:	f247 5330 	movw	r3, #30000	; 0x7530
 8004b1a:	9300      	str	r3, [sp, #0]
 8004b1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b1e:	f241 1130 	movw	r1, #4400	; 0x1130
 8004b22:	f241 62ca 	movw	r2, #5834	; 0x16ca
 8004b26:	f648 23d0 	movw	r3, #35536	; 0x8ad0
 8004b2a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8004b2e:	f000 faa9 	bl	8005084 <map>
 8004b32:	4603      	mov	r3, r0
				/ 30000.0;
 8004b34:	4618      	mov	r0, r3
 8004b36:	f021 fab1 	bl	802609c <__aeabi_i2d>
 8004b3a:	4602      	mov	r2, r0
 8004b3c:	460b      	mov	r3, r1
 8004b3e:	4610      	mov	r0, r2
 8004b40:	4619      	mov	r1, r3
 8004b42:	a34b      	add	r3, pc, #300	; (adr r3, 8004c70 <USIC1_0_IRQHandler+0x330>)
 8004b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b48:	f021 fc38 	bl	80263bc <__aeabi_ddiv>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	460b      	mov	r3, r1
				/ 60000.0;
		aileronRaw = mergeBytes(ReadBufRC[start + 6], ReadBufRC[start + 7]);
		aileron = map(aileronRaw, AILERON_MIN, AILERON_MAX, -30000, 30000)
				/ 30000.0;
		elevatorRaw = mergeBytes(ReadBufRC[start + 10], ReadBufRC[start + 11]);
		elevator = map(elevatorRaw, ELEVATOR_MIN, ELEVATOR_MAX, -30000, 30000)
 8004b50:	4610      	mov	r0, r2
 8004b52:	4619      	mov	r1, r3
 8004b54:	f021 fdea 	bl	802672c <__aeabi_d2f>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	f240 7334 	movw	r3, #1844	; 0x734
 8004b5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b62:	601a      	str	r2, [r3, #0]
				/ 30000.0;
		rudderRaw = mergeBytes(ReadBufRC[start + 14], ReadBufRC[start + 15]);
 8004b64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b66:	f103 030e 	add.w	r3, r3, #14
 8004b6a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004b6e:	18d3      	adds	r3, r2, r3
 8004b70:	f813 2c38 	ldrb.w	r2, [r3, #-56]
 8004b74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b76:	f103 030f 	add.w	r3, r3, #15
 8004b7a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8004b7e:	18cb      	adds	r3, r1, r3
 8004b80:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8004b84:	4610      	mov	r0, r2
 8004b86:	4619      	mov	r1, r3
 8004b88:	f7ff feae 	bl	80048e8 <mergeBytes>
 8004b8c:	6278      	str	r0, [r7, #36]	; 0x24
		rudder = map(rudderRaw, RUDDER_MIN, RUDDER_MAX, -30000, 30000)
 8004b8e:	f247 5330 	movw	r3, #30000	; 0x7530
 8004b92:	9300      	str	r3, [sp, #0]
 8004b94:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004b96:	f641 1132 	movw	r1, #6450	; 0x1932
 8004b9a:	f641 62cc 	movw	r2, #7884	; 0x1ecc
 8004b9e:	f648 23d0 	movw	r3, #35536	; 0x8ad0
 8004ba2:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8004ba6:	f000 fa6d 	bl	8005084 <map>
 8004baa:	4603      	mov	r3, r0
				/ 30000.0;
 8004bac:	4618      	mov	r0, r3
 8004bae:	f021 fa75 	bl	802609c <__aeabi_i2d>
 8004bb2:	4602      	mov	r2, r0
 8004bb4:	460b      	mov	r3, r1
 8004bb6:	4610      	mov	r0, r2
 8004bb8:	4619      	mov	r1, r3
 8004bba:	a32d      	add	r3, pc, #180	; (adr r3, 8004c70 <USIC1_0_IRQHandler+0x330>)
 8004bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bc0:	f021 fbfc 	bl	80263bc <__aeabi_ddiv>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	460b      	mov	r3, r1
				/ 30000.0;
		elevatorRaw = mergeBytes(ReadBufRC[start + 10], ReadBufRC[start + 11]);
		elevator = map(elevatorRaw, ELEVATOR_MIN, ELEVATOR_MAX, -30000, 30000)
				/ 30000.0;
		rudderRaw = mergeBytes(ReadBufRC[start + 14], ReadBufRC[start + 15]);
		rudder = map(rudderRaw, RUDDER_MIN, RUDDER_MAX, -30000, 30000)
 8004bc8:	4610      	mov	r0, r2
 8004bca:	4619      	mov	r1, r3
 8004bcc:	f021 fdae 	bl	802672c <__aeabi_d2f>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	f240 7330 	movw	r3, #1840	; 0x730
 8004bd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bda:	601a      	str	r2, [r3, #0]
				/ 30000.0;
		flightmodeRaw = mergeBytes(ReadBufRC[start + 12],
 8004bdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bde:	f103 030c 	add.w	r3, r3, #12
 8004be2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004be6:	18d3      	adds	r3, r2, r3
 8004be8:	f813 2c38 	ldrb.w	r2, [r3, #-56]
				ReadBufRC[start + 13]);
 8004bec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bee:	f103 030d 	add.w	r3, r3, #13
		elevator = map(elevatorRaw, ELEVATOR_MIN, ELEVATOR_MAX, -30000, 30000)
				/ 30000.0;
		rudderRaw = mergeBytes(ReadBufRC[start + 14], ReadBufRC[start + 15]);
		rudder = map(rudderRaw, RUDDER_MIN, RUDDER_MAX, -30000, 30000)
				/ 30000.0;
		flightmodeRaw = mergeBytes(ReadBufRC[start + 12],
 8004bf2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8004bf6:	18cb      	adds	r3, r1, r3
 8004bf8:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8004bfc:	4610      	mov	r0, r2
 8004bfe:	4619      	mov	r1, r3
 8004c00:	f7ff fe72 	bl	80048e8 <mergeBytes>
 8004c04:	6238      	str	r0, [r7, #32]
				ReadBufRC[start + 13]);
		if (flightmodeRaw == FLIGHTMODE0)
 8004c06:	6a3a      	ldr	r2, [r7, #32]
 8004c08:	f242 1332 	movw	r3, #8498	; 0x2132
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d106      	bne.n	8004c1e <USIC1_0_IRQHandler+0x2de>
			flightmode = 0;
 8004c10:	f240 734d 	movw	r3, #1869	; 0x74d
 8004c14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c18:	f04f 0200 	mov.w	r2, #0
 8004c1c:	701a      	strb	r2, [r3, #0]
		if (flightmodeRaw == FLIGHTMODE1)
 8004c1e:	6a3a      	ldr	r2, [r7, #32]
 8004c20:	f242 63ca 	movw	r3, #9930	; 0x26ca
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d106      	bne.n	8004c36 <USIC1_0_IRQHandler+0x2f6>
			flightmode = 1;
 8004c28:	f240 734d 	movw	r3, #1869	; 0x74d
 8004c2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c30:	f04f 0201 	mov.w	r2, #1
 8004c34:	701a      	strb	r2, [r3, #0]
		//Set values for RC Timeout check
		RCTimeOut = 0;
 8004c36:	f240 0310 	movw	r3, #16
 8004c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c3e:	f04f 0200 	mov.w	r2, #0
 8004c42:	701a      	strb	r2, [r3, #0]
		RCCount++;
 8004c44:	f240 734e 	movw	r3, #1870	; 0x74e
 8004c48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c4c:	781b      	ldrb	r3, [r3, #0]
 8004c4e:	f103 0301 	add.w	r3, r3, #1
 8004c52:	b2da      	uxtb	r2, r3
 8004c54:	f240 734e 	movw	r3, #1870	; 0x74e
 8004c58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c5c:	701a      	strb	r2, [r3, #0]
	}
}
 8004c5e:	f107 0738 	add.w	r7, r7, #56	; 0x38
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}
 8004c66:	bf00      	nop
 8004c68:	00000000 	.word	0x00000000
 8004c6c:	40ed4c00 	.word	0x40ed4c00
 8004c70:	00000000 	.word	0x00000000
 8004c74:	40dd4c00 	.word	0x40dd4c00

08004c78 <USIC0_3_IRQHandler>:
void BT_RECEIVE_ISR()
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b082      	sub	sp, #8
 8004c7c:	af00      	add	r7, sp, #0
	if (UART001_GetFlagStatus(&BT_UART_Handle, UART001_FIFO_STD_RECV_BUF_FLAG)
 8004c7e:	f24d 100c 	movw	r0, #53516	; 0xd10c
 8004c82:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004c86:	f04f 0110 	mov.w	r1, #16
 8004c8a:	f015 fd89 	bl	801a7a0 <UART001_GetFlagStatus>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	2b02      	cmp	r3, #2
 8004c92:	f040 80e9 	bne.w	8004e68 <USIC0_3_IRQHandler+0x1f0>
			== UART001_SET)
	{
		UART001_ReadDataBytes(&BT_UART_Handle,ReadBufBT,PACKET_SIZE);
 8004c96:	f640 03dc 	movw	r3, #2268	; 0x8dc
 8004c9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f24d 100c 	movw	r0, #53516	; 0xd10c
 8004ca4:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004ca8:	4619      	mov	r1, r3
 8004caa:	f04f 0213 	mov.w	r2, #19
 8004cae:	f015 fca7 	bl	801a600 <UART001_ReadDataBytes>
		//Clear receive buffer interrupt flag
		UART001_ClearFlag(&BT_UART_Handle, UART001_FIFO_STD_RECV_BUF_FLAG);
 8004cb2:	f24d 100c 	movw	r0, #53516	; 0xd10c
 8004cb6:	f6c0 0002 	movt	r0, #2050	; 0x802
 8004cba:	f04f 0110 	mov.w	r1, #16
 8004cbe:	f015 fdbb 	bl	801a838 <UART001_ClearFlag>
		status_t rec_mode = maintainBluetoothInputBuffer(ReadBufBT,
 8004cc2:	f640 03dc 	movw	r3, #2268	; 0x8dc
 8004cc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f640 01e0 	movw	r1, #2272	; 0x8e0
 8004cd2:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004cd6:	f640 02b0 	movw	r2, #2224	; 0x8b0
 8004cda:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8004cde:	f000 fa49 	bl	8005174 <maintainBluetoothInputBuffer>
 8004ce2:	6078      	str	r0, [r7, #4]
				&control_value, &dpacket);
		switch (rec_mode)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2b01      	cmp	r3, #1
 8004ce8:	f000 80bd 	beq.w	8004e66 <USIC0_3_IRQHandler+0x1ee>
 8004cec:	2b01      	cmp	r3, #1
 8004cee:	d307      	bcc.n	8004d00 <USIC0_3_IRQHandler+0x88>
 8004cf0:	f113 0f02 	cmn.w	r3, #2
 8004cf4:	f000 8099 	beq.w	8004e2a <USIC0_3_IRQHandler+0x1b2>
 8004cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cfc:	d078      	beq.n	8004df0 <USIC0_3_IRQHandler+0x178>
 8004cfe:	e0b3      	b.n	8004e68 <USIC0_3_IRQHandler+0x1f0>
		{
		case RECEIVED_CONTROL_PACKET:
			throttleBT = (uint16_t)*control_value.speed;
 8004d00:	f640 03e0 	movw	r3, #2272	; 0x8e0
 8004d04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	781b      	ldrb	r3, [r3, #0]
 8004d0c:	461a      	mov	r2, r3
 8004d0e:	f240 733c 	movw	r3, #1852	; 0x73c
 8004d12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d16:	801a      	strh	r2, [r3, #0]
			heightControlBT = *control_value.height_control;
 8004d18:	f640 03e0 	movw	r3, #2272	; 0x8e0
 8004d1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	781a      	ldrb	r2, [r3, #0]
 8004d24:	f240 733e 	movw	r3, #1854	; 0x73e
 8004d28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d2c:	701a      	strb	r2, [r3, #0]
			aileronBT = *control_value.x_pitch*0.7;
 8004d2e:	f640 03e0 	movw	r3, #2272	; 0x8e0
 8004d32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d36:	691b      	ldr	r3, [r3, #16]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f021 f9c0 	bl	80260c0 <__aeabi_f2d>
 8004d40:	4602      	mov	r2, r0
 8004d42:	460b      	mov	r3, r1
 8004d44:	4610      	mov	r0, r2
 8004d46:	4619      	mov	r1, r3
 8004d48:	a349      	add	r3, pc, #292	; (adr r3, 8004e70 <USIC0_3_IRQHandler+0x1f8>)
 8004d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d4e:	f021 fa0b 	bl	8026168 <__aeabi_dmul>
 8004d52:	4602      	mov	r2, r0
 8004d54:	460b      	mov	r3, r1
 8004d56:	4610      	mov	r0, r2
 8004d58:	4619      	mov	r1, r3
 8004d5a:	f021 fce7 	bl	802672c <__aeabi_d2f>
 8004d5e:	4602      	mov	r2, r0
 8004d60:	f240 7344 	movw	r3, #1860	; 0x744
 8004d64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d68:	601a      	str	r2, [r3, #0]
			elevatorBT = -*control_value.y_roll*0.7;
 8004d6a:	f640 03e0 	movw	r3, #2272	; 0x8e0
 8004d6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d72:	695b      	ldr	r3, [r3, #20]
 8004d74:	edd3 7a00 	vldr	s15, [r3]
 8004d78:	eef1 7a67 	vneg.f32	s15, s15
 8004d7c:	ee17 3a90 	vmov	r3, s15
 8004d80:	4618      	mov	r0, r3
 8004d82:	f021 f99d 	bl	80260c0 <__aeabi_f2d>
 8004d86:	4602      	mov	r2, r0
 8004d88:	460b      	mov	r3, r1
 8004d8a:	4610      	mov	r0, r2
 8004d8c:	4619      	mov	r1, r3
 8004d8e:	a338      	add	r3, pc, #224	; (adr r3, 8004e70 <USIC0_3_IRQHandler+0x1f8>)
 8004d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d94:	f021 f9e8 	bl	8026168 <__aeabi_dmul>
 8004d98:	4602      	mov	r2, r0
 8004d9a:	460b      	mov	r3, r1
 8004d9c:	4610      	mov	r0, r2
 8004d9e:	4619      	mov	r1, r3
 8004da0:	f021 fcc4 	bl	802672c <__aeabi_d2f>
 8004da4:	4602      	mov	r2, r0
 8004da6:	f240 7348 	movw	r3, #1864	; 0x748
 8004daa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004dae:	601a      	str	r2, [r3, #0]
			rudderBT = *control_value.z_rotate;
 8004db0:	f640 03e0 	movw	r3, #2272	; 0x8e0
 8004db4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004db8:	68db      	ldr	r3, [r3, #12]
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	f240 7340 	movw	r3, #1856	; 0x740
 8004dc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004dc4:	601a      	str	r2, [r3, #0]
			BTTimeOut = 0;
 8004dc6:	f240 0311 	movw	r3, #17
 8004dca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004dce:	f04f 0200 	mov.w	r2, #0
 8004dd2:	701a      	strb	r2, [r3, #0]
			BTCount++;
 8004dd4:	f240 734f 	movw	r3, #1871	; 0x74f
 8004dd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ddc:	781b      	ldrb	r3, [r3, #0]
 8004dde:	f103 0301 	add.w	r3, r3, #1
 8004de2:	b2da      	uxtb	r2, r3
 8004de4:	f240 734f 	movw	r3, #1871	; 0x74f
 8004de8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004dec:	701a      	strb	r2, [r3, #0]
			break;
 8004dee:	e03b      	b.n	8004e68 <USIC0_3_IRQHandler+0x1f0>
		case RECEIVED_DATA_PACKET:
			break;
		case CHECKSUM_ERROR:
			throttleBT = 0;
 8004df0:	f240 733c 	movw	r3, #1852	; 0x73c
 8004df4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004df8:	f04f 0200 	mov.w	r2, #0
 8004dfc:	801a      	strh	r2, [r3, #0]
			aileronBT = 0;
 8004dfe:	f240 7344 	movw	r3, #1860	; 0x744
 8004e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e06:	f04f 0200 	mov.w	r2, #0
 8004e0a:	601a      	str	r2, [r3, #0]
			elevatorBT = 0;
 8004e0c:	f240 7348 	movw	r3, #1864	; 0x748
 8004e10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e14:	f04f 0200 	mov.w	r2, #0
 8004e18:	601a      	str	r2, [r3, #0]
			rudderBT = 0;
 8004e1a:	f240 7340 	movw	r3, #1856	; 0x740
 8004e1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e22:	f04f 0200 	mov.w	r2, #0
 8004e26:	601a      	str	r2, [r3, #0]
			//Todo: Add Error-Handling
			break;
 8004e28:	e01e      	b.n	8004e68 <USIC0_3_IRQHandler+0x1f0>
		case UNDEFINED_ERROR:

			throttleBT = 0;
 8004e2a:	f240 733c 	movw	r3, #1852	; 0x73c
 8004e2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e32:	f04f 0200 	mov.w	r2, #0
 8004e36:	801a      	strh	r2, [r3, #0]
			aileronBT = 0;
 8004e38:	f240 7344 	movw	r3, #1860	; 0x744
 8004e3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e40:	f04f 0200 	mov.w	r2, #0
 8004e44:	601a      	str	r2, [r3, #0]
			elevatorBT = 0;
 8004e46:	f240 7348 	movw	r3, #1864	; 0x748
 8004e4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e4e:	f04f 0200 	mov.w	r2, #0
 8004e52:	601a      	str	r2, [r3, #0]
			rudderBT = 0;
 8004e54:	f240 7340 	movw	r3, #1856	; 0x740
 8004e58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e5c:	f04f 0200 	mov.w	r2, #0
 8004e60:	601a      	str	r2, [r3, #0]
			//undef_error++;
			//Todo: Add Error-Handling
			break;
 8004e62:	bf00      	nop
 8004e64:	e000      	b.n	8004e68 <USIC0_3_IRQHandler+0x1f0>
			rudderBT = *control_value.z_rotate;
			BTTimeOut = 0;
			BTCount++;
			break;
		case RECEIVED_DATA_PACKET:
			break;
 8004e66:	bf00      	nop
			//undef_error++;
			//Todo: Add Error-Handling
			break;
		}
	}
}
 8004e68:	f107 0708 	add.w	r7, r7, #8
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}
 8004e70:	66666666 	.word	0x66666666
 8004e74:	3fe66666 	.word	0x3fe66666

08004e78 <WatchRC>:
/*
 * Check if new data has been arrived since last function call
 * This function is called from software Timer "TimerWatchRC"
 */
void WatchRC(void* Temp)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b083      	sub	sp, #12
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
	static uint8_t lastCount;
	static uint8_t lastBTCount;

	if (lastCount == RCCount)
 8004e80:	f240 7351 	movw	r3, #1873	; 0x751
 8004e84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e88:	781a      	ldrb	r2, [r3, #0]
 8004e8a:	f240 734e 	movw	r3, #1870	; 0x74e
 8004e8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e92:	781b      	ldrb	r3, [r3, #0]
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d106      	bne.n	8004ea6 <WatchRC+0x2e>
		RCTimeOut = 1;
 8004e98:	f240 0310 	movw	r3, #16
 8004e9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ea0:	f04f 0201 	mov.w	r2, #1
 8004ea4:	701a      	strb	r2, [r3, #0]
	lastCount = RCCount;
 8004ea6:	f240 734e 	movw	r3, #1870	; 0x74e
 8004eaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004eae:	781a      	ldrb	r2, [r3, #0]
 8004eb0:	f240 7351 	movw	r3, #1873	; 0x751
 8004eb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004eb8:	701a      	strb	r2, [r3, #0]

	if (lastBTCount == BTCount)
 8004eba:	f240 7352 	movw	r3, #1874	; 0x752
 8004ebe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ec2:	781a      	ldrb	r2, [r3, #0]
 8004ec4:	f240 734f 	movw	r3, #1871	; 0x74f
 8004ec8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ecc:	781b      	ldrb	r3, [r3, #0]
 8004ece:	429a      	cmp	r2, r3
 8004ed0:	d106      	bne.n	8004ee0 <WatchRC+0x68>
		BTTimeOut = 1;
 8004ed2:	f240 0311 	movw	r3, #17
 8004ed6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004eda:	f04f 0201 	mov.w	r2, #1
 8004ede:	701a      	strb	r2, [r3, #0]
	lastBTCount = BTCount;
 8004ee0:	f240 734f 	movw	r3, #1871	; 0x74f
 8004ee4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ee8:	781a      	ldrb	r2, [r3, #0]
 8004eea:	f240 7352 	movw	r3, #1874	; 0x752
 8004eee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ef2:	701a      	strb	r2, [r3, #0]

	//keep_alive packet for connection state_check
	//uint8_t keep_alive = 0xFF;
	//UART001_WriteDataBytes(&BT_UART_Handle, (uint8_t*) &keep_alive, 1);
}
 8004ef4:	f107 070c 	add.w	r7, r7, #12
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bc80      	pop	{r7}
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop

08004f00 <WatchRC_Init>:

/*
 * Initialize RC watchdog
 */
void WatchRC_Init()
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	af00      	add	r7, sp, #0
	//Set timer to check every 500ms, if new data has arrived
	TimerWatchRC = SYSTM001_CreateTimer(200, SYSTM001_PERIODIC, WatchRC, NULL);
 8004f04:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 8004f08:	f04f 0101 	mov.w	r1, #1
 8004f0c:	f644 6279 	movw	r2, #20089	; 0x4e79
 8004f10:	f6c0 0200 	movt	r2, #2048	; 0x800
 8004f14:	f04f 0300 	mov.w	r3, #0
 8004f18:	f015 ff96 	bl	801ae48 <SYSTM001_CreateTimer>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	f640 03ac 	movw	r3, #2220	; 0x8ac
 8004f22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f26:	601a      	str	r2, [r3, #0]
	if (TimerWatchRC != 0)
 8004f28:	f640 03ac 	movw	r3, #2220	; 0x8ac
 8004f2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d007      	beq.n	8004f46 <WatchRC_Init+0x46>
	{
		//Timer is created successfully
		if (SYSTM001_StartTimer(TimerWatchRC) == DAVEApp_SUCCESS)
 8004f36:	f640 03ac 	movw	r3, #2220	; 0x8ac
 8004f3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4618      	mov	r0, r3
 8004f42:	f016 f851 	bl	801afe8 <SYSTM001_StartTimer>
		{
			//Timer started
		}
	}
}
 8004f46:	bd80      	pop	{r7, pc}

08004f48 <GetRCCount>:

uint8_t GetRCCount()
{
 8004f48:	b480      	push	{r7}
 8004f4a:	af00      	add	r7, sp, #0
	return RCCount;
 8004f4c:	f240 734e 	movw	r3, #1870	; 0x74e
 8004f50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f54:	781b      	ldrb	r3, [r3, #0]
}
 8004f56:	4618      	mov	r0, r3
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bc80      	pop	{r7}
 8004f5c:	4770      	bx	lr
 8004f5e:	bf00      	nop

08004f60 <GetRCData>:

void GetRCData(float* power,uint8_t* height_control, float* yaw_dot, float* pitch, float* roll)
{
 8004f60:	b480      	push	{r7}
 8004f62:	b085      	sub	sp, #20
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	60f8      	str	r0, [r7, #12]
 8004f68:	60b9      	str	r1, [r7, #8]
 8004f6a:	607a      	str	r2, [r7, #4]
 8004f6c:	603b      	str	r3, [r7, #0]
#ifdef BT_ONLY		//BT only controlled (no RC needed)
		if (BTTimeOut)
 8004f6e:	f240 0311 	movw	r3, #17
 8004f72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f76:	781b      	ldrb	r3, [r3, #0]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d010      	beq.n	8004f9e <GetRCData+0x3e>
		{
			*power = 0.0;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	f04f 0200 	mov.w	r2, #0
 8004f82:	601a      	str	r2, [r3, #0]
			*yaw_dot = 0.0;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	f04f 0200 	mov.w	r2, #0
 8004f8a:	601a      	str	r2, [r3, #0]
			*pitch = 0.0;
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	f04f 0200 	mov.w	r2, #0
 8004f92:	601a      	str	r2, [r3, #0]
			*roll = 0.0;
 8004f94:	69bb      	ldr	r3, [r7, #24]
 8004f96:	f04f 0200 	mov.w	r2, #0
 8004f9a:	601a      	str	r2, [r3, #0]
 8004f9c:	e06d      	b.n	800507a <GetRCData+0x11a>
		}
		else
		{
			*power = throttleBT;
 8004f9e:	f240 733c 	movw	r3, #1852	; 0x73c
 8004fa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004fa6:	881b      	ldrh	r3, [r3, #0]
 8004fa8:	ee07 3a10 	vmov	s14, r3
 8004fac:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	edc3 7a00 	vstr	s15, [r3]
			*height_control = heightControlBT;
 8004fb6:	f240 733e 	movw	r3, #1854	; 0x73e
 8004fba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004fbe:	781a      	ldrb	r2, [r3, #0]
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	701a      	strb	r2, [r3, #0]
			*pitch = elevatorBT;
 8004fc4:	f240 7348 	movw	r3, #1864	; 0x748
 8004fc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	601a      	str	r2, [r3, #0]
			*roll = -aileronBT;
 8004fd2:	f240 7344 	movw	r3, #1860	; 0x744
 8004fd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004fda:	edd3 7a00 	vldr	s15, [r3]
 8004fde:	eef1 7a67 	vneg.f32	s15, s15
 8004fe2:	69bb      	ldr	r3, [r7, #24]
 8004fe4:	edc3 7a00 	vstr	s15, [r3]
			*yaw_dot = rudderBT;
 8004fe8:	f240 7340 	movw	r3, #1856	; 0x740
 8004fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	601a      	str	r2, [r3, #0]
			if (*pitch > 30.0)
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	ed93 7a00 	vldr	s14, [r3]
 8004ffc:	eef3 7a0e 	vmov.f32	s15, #62	; 0x3e
 8005000:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005008:	dd06      	ble.n	8005018 <GetRCData+0xb8>
			{
				*pitch = 30.0;
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	f04f 0200 	mov.w	r2, #0
 8005010:	f2c4 12f0 	movt	r2, #16880	; 0x41f0
 8005014:	601a      	str	r2, [r3, #0]
 8005016:	e00f      	b.n	8005038 <GetRCData+0xd8>
			}
			else if (*pitch < -30.0)
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	ed93 7a00 	vldr	s14, [r3]
 800501e:	eefb 7a0e 	vmov.f32	s15, #190	; 0xbe
 8005022:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800502a:	d505      	bpl.n	8005038 <GetRCData+0xd8>
			{
				*pitch = -30.0;
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	f04f 0200 	mov.w	r2, #0
 8005032:	f2cc 12f0 	movt	r2, #49648	; 0xc1f0
 8005036:	601a      	str	r2, [r3, #0]
			}

			if (*roll > 30.0)
 8005038:	69bb      	ldr	r3, [r7, #24]
 800503a:	ed93 7a00 	vldr	s14, [r3]
 800503e:	eef3 7a0e 	vmov.f32	s15, #62	; 0x3e
 8005042:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800504a:	dd06      	ble.n	800505a <GetRCData+0xfa>
			{
				*roll = 30.0;
 800504c:	69bb      	ldr	r3, [r7, #24]
 800504e:	f04f 0200 	mov.w	r2, #0
 8005052:	f2c4 12f0 	movt	r2, #16880	; 0x41f0
 8005056:	601a      	str	r2, [r3, #0]
 8005058:	e00f      	b.n	800507a <GetRCData+0x11a>
			}
			else if (*roll < -30.0)
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	ed93 7a00 	vldr	s14, [r3]
 8005060:	eefb 7a0e 	vmov.f32	s15, #190	; 0xbe
 8005064:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800506c:	d505      	bpl.n	800507a <GetRCData+0x11a>
			{
				*roll = -30.0;
 800506e:	69bb      	ldr	r3, [r7, #24]
 8005070:	f04f 0200 	mov.w	r2, #0
 8005074:	f2cc 12f0 	movt	r2, #49648	; 0xc1f0
 8005078:	601a      	str	r2, [r3, #0]
					*roll = -30.0;
				}
			}
		}
#endif
}
 800507a:	f107 0714 	add.w	r7, r7, #20
 800507e:	46bd      	mov	sp, r7
 8005080:	bc80      	pop	{r7}
 8005082:	4770      	bx	lr

08005084 <map>:

long map(long x, long in_min, long in_max, long out_min, long out_max)
{
 8005084:	b480      	push	{r7}
 8005086:	b085      	sub	sp, #20
 8005088:	af00      	add	r7, sp, #0
 800508a:	60f8      	str	r0, [r7, #12]
 800508c:	60b9      	str	r1, [r7, #8]
 800508e:	607a      	str	r2, [r7, #4]
 8005090:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8005092:	68fa      	ldr	r2, [r7, #12]
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	1ad3      	subs	r3, r2, r3
 8005098:	69b9      	ldr	r1, [r7, #24]
 800509a:	683a      	ldr	r2, [r7, #0]
 800509c:	1a8a      	subs	r2, r1, r2
 800509e:	fb02 f203 	mul.w	r2, r2, r3
 80050a2:	6879      	ldr	r1, [r7, #4]
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	1acb      	subs	r3, r1, r3
 80050a8:	fb92 f2f3 	sdiv	r2, r2, r3
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	18d3      	adds	r3, r2, r3
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	f107 0714 	add.w	r7, r7, #20
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bc80      	pop	{r7}
 80050ba:	4770      	bx	lr

080050bc <initBluetoothStorage>:
ControlValue control_value;
DataPacket dpacket;
uint8_t* ReadBufBT;

void initBluetoothStorage()
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	af00      	add	r7, sp, #0
	ReadBufBT = malloc(sizeof(uint8_t)*BLUETOOTH_INPUT_BUFFER);
 80050c0:	f04f 0020 	mov.w	r0, #32
 80050c4:	f021 fecc 	bl	8026e60 <malloc>
 80050c8:	4603      	mov	r3, r0
 80050ca:	461a      	mov	r2, r3
 80050cc:	f640 03dc 	movw	r3, #2268	; 0x8dc
 80050d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80050d4:	601a      	str	r2, [r3, #0]
	control_value.header = malloc(sizeof(uint8_t));
 80050d6:	f04f 0001 	mov.w	r0, #1
 80050da:	f021 fec1 	bl	8026e60 <malloc>
 80050de:	4603      	mov	r3, r0
 80050e0:	461a      	mov	r2, r3
 80050e2:	f640 03e0 	movw	r3, #2272	; 0x8e0
 80050e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80050ea:	601a      	str	r2, [r3, #0]
	control_value.height_control = malloc(sizeof(uint8_t));
 80050ec:	f04f 0001 	mov.w	r0, #1
 80050f0:	f021 feb6 	bl	8026e60 <malloc>
 80050f4:	4603      	mov	r3, r0
 80050f6:	461a      	mov	r2, r3
 80050f8:	f640 03e0 	movw	r3, #2272	; 0x8e0
 80050fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005100:	605a      	str	r2, [r3, #4]
	control_value.speed = malloc(sizeof(uint8_t));
 8005102:	f04f 0001 	mov.w	r0, #1
 8005106:	f021 feab 	bl	8026e60 <malloc>
 800510a:	4603      	mov	r3, r0
 800510c:	461a      	mov	r2, r3
 800510e:	f640 03e0 	movw	r3, #2272	; 0x8e0
 8005112:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005116:	609a      	str	r2, [r3, #8]
	control_value.x_pitch = malloc(sizeof(float));
 8005118:	f04f 0004 	mov.w	r0, #4
 800511c:	f021 fea0 	bl	8026e60 <malloc>
 8005120:	4603      	mov	r3, r0
 8005122:	461a      	mov	r2, r3
 8005124:	f640 03e0 	movw	r3, #2272	; 0x8e0
 8005128:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800512c:	611a      	str	r2, [r3, #16]
	control_value.y_roll = malloc(sizeof(float));
 800512e:	f04f 0004 	mov.w	r0, #4
 8005132:	f021 fe95 	bl	8026e60 <malloc>
 8005136:	4603      	mov	r3, r0
 8005138:	461a      	mov	r2, r3
 800513a:	f640 03e0 	movw	r3, #2272	; 0x8e0
 800513e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005142:	615a      	str	r2, [r3, #20]
	control_value.z_rotate = malloc(sizeof(float));
 8005144:	f04f 0004 	mov.w	r0, #4
 8005148:	f021 fe8a 	bl	8026e60 <malloc>
 800514c:	4603      	mov	r3, r0
 800514e:	461a      	mov	r2, r3
 8005150:	f640 03e0 	movw	r3, #2272	; 0x8e0
 8005154:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005158:	60da      	str	r2, [r3, #12]
	control_value.checksum = malloc(sizeof(uint32_t));
 800515a:	f04f 0004 	mov.w	r0, #4
 800515e:	f021 fe7f 	bl	8026e60 <malloc>
 8005162:	4603      	mov	r3, r0
 8005164:	461a      	mov	r2, r3
 8005166:	f640 03e0 	movw	r3, #2272	; 0x8e0
 800516a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800516e:	619a      	str	r2, [r3, #24]
}
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop

08005174 <maintainBluetoothInputBuffer>:

status_t maintainBluetoothInputBuffer(
		uint8_t input_buffer[BLUETOOTH_INPUT_BUFFER],
		ControlValue *control_value, DataPacket* packet)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b08a      	sub	sp, #40	; 0x28
 8005178:	af00      	add	r7, sp, #0
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	60b9      	str	r1, [r7, #8]
 800517e:	607a      	str	r2, [r7, #4]
	static int packet_counter = 0;
	static int packets_to_be_received = 0;
	uint32_t checksum;
	checksum = input_buffer[0];
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	781b      	ldrb	r3, [r3, #0]
 8005184:	627b      	str	r3, [r7, #36]	; 0x24
	checksum ^= ((input_buffer[1] << 8 | input_buffer[2]) & 0xFFFF);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	f103 0301 	add.w	r3, r3, #1
 800518c:	781b      	ldrb	r3, [r3, #0]
 800518e:	ea4f 2203 	mov.w	r2, r3, lsl #8
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	f103 0302 	add.w	r3, r3, #2
 8005198:	781b      	ldrb	r3, [r3, #0]
 800519a:	4313      	orrs	r3, r2
 800519c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80051a0:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80051a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051a6:	4053      	eors	r3, r2
 80051a8:	627b      	str	r3, [r7, #36]	; 0x24
	for (int i = 3; i < (PACKET_SIZE - PACKET_CHECKSUM) - 1; i += 4)
 80051aa:	f04f 0303 	mov.w	r3, #3
 80051ae:	623b      	str	r3, [r7, #32]
 80051b0:	e025      	b.n	80051fe <maintainBluetoothInputBuffer+0x8a>
	{
		checksum ^= (input_buffer[i] << 24 | input_buffer[i + 1] << 16
 80051b2:	6a3b      	ldr	r3, [r7, #32]
 80051b4:	68fa      	ldr	r2, [r7, #12]
 80051b6:	18d3      	adds	r3, r2, r3
 80051b8:	781b      	ldrb	r3, [r3, #0]
 80051ba:	ea4f 6203 	mov.w	r2, r3, lsl #24
 80051be:	6a3b      	ldr	r3, [r7, #32]
 80051c0:	f103 0301 	add.w	r3, r3, #1
 80051c4:	68f9      	ldr	r1, [r7, #12]
 80051c6:	18cb      	adds	r3, r1, r3
 80051c8:	781b      	ldrb	r3, [r3, #0]
 80051ca:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80051ce:	431a      	orrs	r2, r3
				| input_buffer[i + 2] << 8 | input_buffer[i + 3]);
 80051d0:	6a3b      	ldr	r3, [r7, #32]
 80051d2:	f103 0302 	add.w	r3, r3, #2
 80051d6:	68f9      	ldr	r1, [r7, #12]
 80051d8:	18cb      	adds	r3, r1, r3
 80051da:	781b      	ldrb	r3, [r3, #0]
 80051dc:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80051e0:	431a      	orrs	r2, r3
 80051e2:	6a3b      	ldr	r3, [r7, #32]
 80051e4:	f103 0303 	add.w	r3, r3, #3
 80051e8:	68f9      	ldr	r1, [r7, #12]
 80051ea:	18cb      	adds	r3, r1, r3
 80051ec:	781b      	ldrb	r3, [r3, #0]
 80051ee:	4313      	orrs	r3, r2
	uint32_t checksum;
	checksum = input_buffer[0];
	checksum ^= ((input_buffer[1] << 8 | input_buffer[2]) & 0xFFFF);
	for (int i = 3; i < (PACKET_SIZE - PACKET_CHECKSUM) - 1; i += 4)
	{
		checksum ^= (input_buffer[i] << 24 | input_buffer[i + 1] << 16
 80051f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051f2:	4053      	eors	r3, r2
 80051f4:	627b      	str	r3, [r7, #36]	; 0x24
	static int packet_counter = 0;
	static int packets_to_be_received = 0;
	uint32_t checksum;
	checksum = input_buffer[0];
	checksum ^= ((input_buffer[1] << 8 | input_buffer[2]) & 0xFFFF);
	for (int i = 3; i < (PACKET_SIZE - PACKET_CHECKSUM) - 1; i += 4)
 80051f6:	6a3b      	ldr	r3, [r7, #32]
 80051f8:	f103 0304 	add.w	r3, r3, #4
 80051fc:	623b      	str	r3, [r7, #32]
 80051fe:	6a3b      	ldr	r3, [r7, #32]
 8005200:	2b0d      	cmp	r3, #13
 8005202:	ddd6      	ble.n	80051b2 <maintainBluetoothInputBuffer+0x3e>
	{
		checksum ^= (input_buffer[i] << 24 | input_buffer[i + 1] << 16
				| input_buffer[i + 2] << 8 | input_buffer[i + 3]);
	}
	for(int j = 0;j < 4;j++)
 8005204:	f04f 0300 	mov.w	r3, #0
 8005208:	61fb      	str	r3, [r7, #28]
 800520a:	e010      	b.n	800522e <maintainBluetoothInputBuffer+0xba>
	{
		*((uint8_t*)(control_value->checksum) + 3-j) = input_buffer[15+j];
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	699a      	ldr	r2, [r3, #24]
 8005210:	69fb      	ldr	r3, [r7, #28]
 8005212:	f1c3 0303 	rsb	r3, r3, #3
 8005216:	18d3      	adds	r3, r2, r3
 8005218:	69fa      	ldr	r2, [r7, #28]
 800521a:	f102 020f 	add.w	r2, r2, #15
 800521e:	68f9      	ldr	r1, [r7, #12]
 8005220:	188a      	adds	r2, r1, r2
 8005222:	7812      	ldrb	r2, [r2, #0]
 8005224:	701a      	strb	r2, [r3, #0]
	for (int i = 3; i < (PACKET_SIZE - PACKET_CHECKSUM) - 1; i += 4)
	{
		checksum ^= (input_buffer[i] << 24 | input_buffer[i + 1] << 16
				| input_buffer[i + 2] << 8 | input_buffer[i + 3]);
	}
	for(int j = 0;j < 4;j++)
 8005226:	69fb      	ldr	r3, [r7, #28]
 8005228:	f103 0301 	add.w	r3, r3, #1
 800522c:	61fb      	str	r3, [r7, #28]
 800522e:	69fb      	ldr	r3, [r7, #28]
 8005230:	2b03      	cmp	r3, #3
 8005232:	ddeb      	ble.n	800520c <maintainBluetoothInputBuffer+0x98>
	{
		*((uint8_t*)(control_value->checksum) + 3-j) = input_buffer[15+j];
	}
	control_value->header = (uint8_t*)&input_buffer[0];
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	68fa      	ldr	r2, [r7, #12]
 8005238:	601a      	str	r2, [r3, #0]
	if (*(control_value->checksum) == checksum)
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	699b      	ldr	r3, [r3, #24]
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005242:	429a      	cmp	r2, r3
 8005244:	f040 80b2 	bne.w	80053ac <maintainBluetoothInputBuffer+0x238>
	{
		if (*control_value->header)//Got a valid Data-Package
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	781b      	ldrb	r3, [r3, #0]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d06d      	beq.n	800532e <maintainBluetoothInputBuffer+0x1ba>
			{
			if (packets_to_be_received == 0)
 8005252:	f240 7354 	movw	r3, #1876	; 0x754
 8005256:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d107      	bne.n	8005270 <maintainBluetoothInputBuffer+0xfc>
			{
				packets_to_be_received = input_buffer[0];
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	461a      	mov	r2, r3
 8005266:	f240 7354 	movw	r3, #1876	; 0x754
 800526a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800526e:	601a      	str	r2, [r3, #0]
			}
			int current_val = packet_counter;
 8005270:	f240 7358 	movw	r3, #1880	; 0x758
 8005274:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	617b      	str	r3, [r7, #20]
			for (; packet_counter < (current_val + DATA_SIZE);
 800527c:	e01e      	b.n	80052bc <maintainBluetoothInputBuffer+0x148>
				packet_counter++)
			{
				packet->cmd[packet_counter] = input_buffer[packet_counter
 800527e:	f240 7358 	movw	r3, #1880	; 0x758
 8005282:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005286:	681a      	ldr	r2, [r3, #0]
						- current_val + PACKET_HEADER];
 8005288:	f240 7358 	movw	r3, #1880	; 0x758
 800528c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005290:	6819      	ldr	r1, [r3, #0]
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	1acb      	subs	r3, r1, r3
			}
			int current_val = packet_counter;
			for (; packet_counter < (current_val + DATA_SIZE);
				packet_counter++)
			{
				packet->cmd[packet_counter] = input_buffer[packet_counter
 8005296:	f103 0301 	add.w	r3, r3, #1
 800529a:	68f9      	ldr	r1, [r7, #12]
 800529c:	18cb      	adds	r3, r1, r3
 800529e:	7819      	ldrb	r1, [r3, #0]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	5499      	strb	r1, [r3, r2]
			{
				packets_to_be_received = input_buffer[0];
			}
			int current_val = packet_counter;
			for (; packet_counter < (current_val + DATA_SIZE);
				packet_counter++)
 80052a4:	f240 7358 	movw	r3, #1880	; 0x758
 80052a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f103 0201 	add.w	r2, r3, #1
 80052b2:	f240 7358 	movw	r3, #1880	; 0x758
 80052b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052ba:	601a      	str	r2, [r3, #0]
			if (packets_to_be_received == 0)
			{
				packets_to_be_received = input_buffer[0];
			}
			int current_val = packet_counter;
			for (; packet_counter < (current_val + DATA_SIZE);
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	f103 020e 	add.w	r2, r3, #14
 80052c2:	f240 7358 	movw	r3, #1880	; 0x758
 80052c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	429a      	cmp	r2, r3
 80052ce:	dcd6      	bgt.n	800527e <maintainBluetoothInputBuffer+0x10a>
				packet_counter++)
			{
				packet->cmd[packet_counter] = input_buffer[packet_counter
						- current_val + PACKET_HEADER];
			}
			if ((input_buffer[0]
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	781b      	ldrb	r3, [r3, #0]
 80052d4:	2b0e      	cmp	r3, #14
 80052d6:	d820      	bhi.n	800531a <maintainBluetoothInputBuffer+0x1a6>
					<= (PACKET_SIZE - PACKET_HEADER - PACKET_CHECKSUM)))
			{ //all cmd-bytes are within this data-package
				packet->character_count = packets_to_be_received;
 80052d8:	f240 7354 	movw	r3, #1876	; 0x754
 80052dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	b2da      	uxtb	r2, r3
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				packet_counter = 0;
 80052ea:	f240 7358 	movw	r3, #1880	; 0x758
 80052ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052f2:	f04f 0200 	mov.w	r2, #0
 80052f6:	601a      	str	r2, [r3, #0]
				packets_to_be_received = 0;
 80052f8:	f240 7354 	movw	r3, #1876	; 0x754
 80052fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005300:	f04f 0200 	mov.w	r2, #0
 8005304:	601a      	str	r2, [r3, #0]
				//Cleanup Buffer//
				memset(input_buffer, 0x00,PACKET_SIZE);
 8005306:	68f8      	ldr	r0, [r7, #12]
 8005308:	f04f 0100 	mov.w	r1, #0
 800530c:	f04f 0213 	mov.w	r2, #19
 8005310:	f021 ff80 	bl	8027214 <memset>
				return RECEIVED_DATA_PACKET; //Got a complete and valid Data-Package
 8005314:	f04f 0301 	mov.w	r3, #1
 8005318:	e058      	b.n	80053cc <maintainBluetoothInputBuffer+0x258>
			} else {
				memset(input_buffer, 0x00,PACKET_SIZE);
 800531a:	68f8      	ldr	r0, [r7, #12]
 800531c:	f04f 0100 	mov.w	r1, #0
 8005320:	f04f 0213 	mov.w	r2, #19
 8005324:	f021 ff76 	bl	8027214 <memset>
				return RECEIVED_DATA_PACKET_N_C; //must do another read operation
 8005328:	f04f 0302 	mov.w	r3, #2
 800532c:	e04e      	b.n	80053cc <maintainBluetoothInputBuffer+0x258>
			}
		} else
		{
			*((uint8_t*)(control_value->height_control)) = input_buffer[1];
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	68fa      	ldr	r2, [r7, #12]
 8005334:	7852      	ldrb	r2, [r2, #1]
 8005336:	701a      	strb	r2, [r3, #0]
			*((uint8_t*)(control_value->speed)) = input_buffer[2];
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	68fa      	ldr	r2, [r7, #12]
 800533e:	7892      	ldrb	r2, [r2, #2]
 8005340:	701a      	strb	r2, [r3, #0]
			for(int k = 0;k < 4;k++)
 8005342:	f04f 0300 	mov.w	r3, #0
 8005346:	61bb      	str	r3, [r7, #24]
 8005348:	e02a      	b.n	80053a0 <maintainBluetoothInputBuffer+0x22c>
			{
				*((uint8_t*)(control_value->z_rotate) + 3-k) = input_buffer[3+k];
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	68da      	ldr	r2, [r3, #12]
 800534e:	69bb      	ldr	r3, [r7, #24]
 8005350:	f1c3 0303 	rsb	r3, r3, #3
 8005354:	18d3      	adds	r3, r2, r3
 8005356:	69ba      	ldr	r2, [r7, #24]
 8005358:	f102 0203 	add.w	r2, r2, #3
 800535c:	68f9      	ldr	r1, [r7, #12]
 800535e:	188a      	adds	r2, r1, r2
 8005360:	7812      	ldrb	r2, [r2, #0]
 8005362:	701a      	strb	r2, [r3, #0]
				*((uint8_t*)(control_value->x_pitch) + 3-k) = input_buffer[7+k];
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	691a      	ldr	r2, [r3, #16]
 8005368:	69bb      	ldr	r3, [r7, #24]
 800536a:	f1c3 0303 	rsb	r3, r3, #3
 800536e:	18d3      	adds	r3, r2, r3
 8005370:	69ba      	ldr	r2, [r7, #24]
 8005372:	f102 0207 	add.w	r2, r2, #7
 8005376:	68f9      	ldr	r1, [r7, #12]
 8005378:	188a      	adds	r2, r1, r2
 800537a:	7812      	ldrb	r2, [r2, #0]
 800537c:	701a      	strb	r2, [r3, #0]
				*((uint8_t*)(control_value->y_roll) + 3-k) = input_buffer[11+k];
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	695a      	ldr	r2, [r3, #20]
 8005382:	69bb      	ldr	r3, [r7, #24]
 8005384:	f1c3 0303 	rsb	r3, r3, #3
 8005388:	18d3      	adds	r3, r2, r3
 800538a:	69ba      	ldr	r2, [r7, #24]
 800538c:	f102 020b 	add.w	r2, r2, #11
 8005390:	68f9      	ldr	r1, [r7, #12]
 8005392:	188a      	adds	r2, r1, r2
 8005394:	7812      	ldrb	r2, [r2, #0]
 8005396:	701a      	strb	r2, [r3, #0]
			}
		} else
		{
			*((uint8_t*)(control_value->height_control)) = input_buffer[1];
			*((uint8_t*)(control_value->speed)) = input_buffer[2];
			for(int k = 0;k < 4;k++)
 8005398:	69bb      	ldr	r3, [r7, #24]
 800539a:	f103 0301 	add.w	r3, r3, #1
 800539e:	61bb      	str	r3, [r7, #24]
 80053a0:	69bb      	ldr	r3, [r7, #24]
 80053a2:	2b03      	cmp	r3, #3
 80053a4:	ddd1      	ble.n	800534a <maintainBluetoothInputBuffer+0x1d6>
			{
				*((uint8_t*)(control_value->z_rotate) + 3-k) = input_buffer[3+k];
				*((uint8_t*)(control_value->x_pitch) + 3-k) = input_buffer[7+k];
				*((uint8_t*)(control_value->y_roll) + 3-k) = input_buffer[11+k];
			}
			return RECEIVED_CONTROL_PACKET; //Got a valid Control-Package
 80053a6:	f04f 0300 	mov.w	r3, #0
 80053aa:	e00f      	b.n	80053cc <maintainBluetoothInputBuffer+0x258>
		}
	} else {
			packet_counter = 0; //if it happens between data-packages...
 80053ac:	f240 7358 	movw	r3, #1880	; 0x758
 80053b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053b4:	f04f 0200 	mov.w	r2, #0
 80053b8:	601a      	str	r2, [r3, #0]
			//Cleanup Buffer//
			memset(input_buffer, 0x00,PACKET_SIZE);
 80053ba:	68f8      	ldr	r0, [r7, #12]
 80053bc:	f04f 0100 	mov.w	r1, #0
 80053c0:	f04f 0213 	mov.w	r2, #19
 80053c4:	f021 ff26 	bl	8027214 <memset>
			return CHECKSUM_ERROR; //Wrong checksum
 80053c8:	f04f 33ff 	mov.w	r3, #4294967295
	}
	return UNDEFINED_ERROR; //error by default but in fact never reachable
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}
 80053d6:	bf00      	nop

080053d8 <Calc_Alt>:

#include "Altitude_Control.h"

//# from AP_Baro::get_altitude_difference()
float Calc_Alt()
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	ed2d 8b02 	vpush	{d8}
 80053de:	b084      	sub	sp, #16
 80053e0:	af00      	add	r7, sp, #0
	float ret;
	float temp = ground_temperature + 273.15f;
 80053e2:	f640 0314 	movw	r3, #2068	; 0x814
 80053e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053ea:	ed93 7a00 	vldr	s14, [r3]
 80053ee:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8005464 <Calc_Alt+0x8c>
 80053f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80053f6:	edc7 7a03 	vstr	s15, [r7, #12]
	float scaling = pressure / ground_pressure;
 80053fa:	f240 738c 	movw	r3, #1932	; 0x78c
 80053fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005402:	ed93 7a00 	vldr	s14, [r3]
 8005406:	f640 0310 	movw	r3, #2064	; 0x810
 800540a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800540e:	edd3 7a00 	vldr	s15, [r3]
 8005412:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8005416:	edc7 7a02 	vstr	s15, [r7, #8]
	ret = 153.8462f * temp * (1.0f - expf(0.190259f * logf(scaling)));
 800541a:	ed97 7a03 	vldr	s14, [r7, #12]
 800541e:	eddf 7a12 	vldr	s15, [pc, #72]	; 8005468 <Calc_Alt+0x90>
 8005422:	ee27 8a27 	vmul.f32	s16, s14, s15
 8005426:	68b8      	ldr	r0, [r7, #8]
 8005428:	f01e fcd4 	bl	8023dd4 <logf>
 800542c:	ee07 0a10 	vmov	s14, r0
 8005430:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800546c <Calc_Alt+0x94>
 8005434:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005438:	ee17 0a90 	vmov	r0, s15
 800543c:	f01e fc58 	bl	8023cf0 <expf>
 8005440:	ee07 0a10 	vmov	s14, r0
 8005444:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8005448:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800544c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8005450:	edc7 7a01 	vstr	s15, [r7, #4]
	return ret;
 8005454:	687b      	ldr	r3, [r7, #4]
}
 8005456:	4618      	mov	r0, r3
 8005458:	f107 0710 	add.w	r7, r7, #16
 800545c:	46bd      	mov	sp, r7
 800545e:	ecbd 8b02 	vpop	{d8}
 8005462:	bd80      	pop	{r7, pc}
 8005464:	43889333 	.word	0x43889333
 8005468:	4319d8a1 	.word	0x4319d8a1
 800546c:	3e42d341 	.word	0x3e42d341

08005470 <Altitude_Controller>:


void Altitude_Controller()
{
 8005470:	b480      	push	{r7}
 8005472:	af00      	add	r7, sp, #0
	return;
 8005474:	bf00      	nop
}
 8005476:	46bd      	mov	sp, r7
 8005478:	bc80      	pop	{r7}
 800547a:	4770      	bx	lr

0800547c <CCU40_2_IRQHandler>:

void Alt_Controller_Int_Handler()
{
 800547c:	b580      	push	{r7, lr}
 800547e:	af00      	add	r7, sp, #0
	alt = Calc_Alt();
 8005480:	f7ff ffaa 	bl	80053d8 <Calc_Alt>
 8005484:	4602      	mov	r2, r0
 8005486:	f640 0318 	movw	r3, #2072	; 0x818
 800548a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800548e:	601a      	str	r2, [r3, #0]
	alt_ctrl_cnt++;
 8005490:	f640 031c 	movw	r3, #2076	; 0x81c
 8005494:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f103 0201 	add.w	r2, r3, #1
 800549e:	f640 031c 	movw	r3, #2076	; 0x81c
 80054a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054a6:	601a      	str	r2, [r3, #0]
}
 80054a8:	bd80      	pop	{r7, pc}
 80054aa:	bf00      	nop

080054ac <SendDaisyData>:
	// if init-Byte has been received empty IO buffer
	while(UART001_ReadDataBytes(&UART001_Handle2, &rec, 1));
}*/

void SendDaisyData(uint8_t command, uint16_t data1, uint16_t data2, uint16_t data3, uint16_t data4)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b082      	sub	sp, #8
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	71f8      	strb	r0, [r7, #7]
 80054b4:	80b9      	strh	r1, [r7, #4]
 80054b6:	807a      	strh	r2, [r7, #2]
 80054b8:	803b      	strh	r3, [r7, #0]
	//Motor 1
	DaisyTransmit[0]=command;
 80054ba:	f640 03fc 	movw	r3, #2300	; 0x8fc
 80054be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054c2:	79fa      	ldrb	r2, [r7, #7]
 80054c4:	701a      	strb	r2, [r3, #0]
	DaisyTransmit[1]=(uint8_t)(data1>>8);
 80054c6:	88bb      	ldrh	r3, [r7, #4]
 80054c8:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80054cc:	b29b      	uxth	r3, r3
 80054ce:	b2da      	uxtb	r2, r3
 80054d0:	f640 03fc 	movw	r3, #2300	; 0x8fc
 80054d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054d8:	705a      	strb	r2, [r3, #1]
	DaisyTransmit[2]=(uint8_t)data1;
 80054da:	88bb      	ldrh	r3, [r7, #4]
 80054dc:	b2da      	uxtb	r2, r3
 80054de:	f640 03fc 	movw	r3, #2300	; 0x8fc
 80054e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054e6:	709a      	strb	r2, [r3, #2]

	//Motor 2
	DaisyTransmit[3]=command;
 80054e8:	f640 03fc 	movw	r3, #2300	; 0x8fc
 80054ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054f0:	79fa      	ldrb	r2, [r7, #7]
 80054f2:	70da      	strb	r2, [r3, #3]
	DaisyTransmit[4]=(uint8_t)(data2>>8);
 80054f4:	887b      	ldrh	r3, [r7, #2]
 80054f6:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	b2da      	uxtb	r2, r3
 80054fe:	f640 03fc 	movw	r3, #2300	; 0x8fc
 8005502:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005506:	711a      	strb	r2, [r3, #4]
	DaisyTransmit[5]=(uint8_t) data2;
 8005508:	887b      	ldrh	r3, [r7, #2]
 800550a:	b2da      	uxtb	r2, r3
 800550c:	f640 03fc 	movw	r3, #2300	; 0x8fc
 8005510:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005514:	715a      	strb	r2, [r3, #5]

	//Motor 3
	DaisyTransmit[6]=command;
 8005516:	f640 03fc 	movw	r3, #2300	; 0x8fc
 800551a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800551e:	79fa      	ldrb	r2, [r7, #7]
 8005520:	719a      	strb	r2, [r3, #6]
	DaisyTransmit[7]=(uint8_t)(data3>>8);
 8005522:	883b      	ldrh	r3, [r7, #0]
 8005524:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8005528:	b29b      	uxth	r3, r3
 800552a:	b2da      	uxtb	r2, r3
 800552c:	f640 03fc 	movw	r3, #2300	; 0x8fc
 8005530:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005534:	71da      	strb	r2, [r3, #7]
	DaisyTransmit[8]=(uint8_t) data3;
 8005536:	883b      	ldrh	r3, [r7, #0]
 8005538:	b2da      	uxtb	r2, r3
 800553a:	f640 03fc 	movw	r3, #2300	; 0x8fc
 800553e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005542:	721a      	strb	r2, [r3, #8]

	//Motor 4
	DaisyTransmit[9]=command;
 8005544:	f640 03fc 	movw	r3, #2300	; 0x8fc
 8005548:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800554c:	79fa      	ldrb	r2, [r7, #7]
 800554e:	725a      	strb	r2, [r3, #9]
	DaisyTransmit[10]=(uint8_t)(data4>>8);
 8005550:	8a3b      	ldrh	r3, [r7, #16]
 8005552:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8005556:	b29b      	uxth	r3, r3
 8005558:	b2da      	uxtb	r2, r3
 800555a:	f640 03fc 	movw	r3, #2300	; 0x8fc
 800555e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005562:	729a      	strb	r2, [r3, #10]
	DaisyTransmit[11]=(uint8_t) data4;
 8005564:	8a3b      	ldrh	r3, [r7, #16]
 8005566:	b2da      	uxtb	r2, r3
 8005568:	f640 03fc 	movw	r3, #2300	; 0x8fc
 800556c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005570:	72da      	strb	r2, [r3, #11]

	DaisyTransmit[12]=DAISY_STOP_BYTE;
 8005572:	f640 03fc 	movw	r3, #2300	; 0x8fc
 8005576:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800557a:	f04f 0204 	mov.w	r2, #4
 800557e:	731a      	strb	r2, [r3, #12]

	UART001_WriteDataBytes(&UART001_Handle1, DaisyTransmit, DAISY_BUFFER_SIZE);
 8005580:	f24d 00d8 	movw	r0, #53464	; 0xd0d8
 8005584:	f6c0 0002 	movt	r0, #2050	; 0x802
 8005588:	f640 01fc 	movw	r1, #2300	; 0x8fc
 800558c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8005590:	f04f 020d 	mov.w	r2, #13
 8005594:	f015 f8bc 	bl	801a710 <UART001_WriteDataBytes>
}
 8005598:	f107 0708 	add.w	r7, r7, #8
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}

080055a0 <CCU41_0_IRQHandler>:
ADC001_ResultHandleType ADC_Result;
const int R1 = 10;		//in kOhm
const int R2 = 30;		//in kOhm

void BAT_Safety_Meas() //Triggered with 1Hz
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	af00      	add	r7, sp, #0
	ADC001_GenerateLoadEvent (&ADC001_Handle0 );
 80055a4:	f24d 40b0 	movw	r0, #54448	; 0xd4b0
 80055a8:	f6c0 0002 	movt	r0, #2050	; 0x802
 80055ac:	f01d fda2 	bl	80230f4 <ADC001_GenerateLoadEvent>
}
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop
 80055b4:	0000      	movs	r0, r0
	...

080055b8 <VADC0_C0_2_IRQHandler>:

void ADC_Result_ISR()
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	af00      	add	r7, sp, #0
	ADC001_GetResult (&ADC001_Handle0 , &ADC_Result );
 80055bc:	f24d 40b0 	movw	r0, #54448	; 0xd4b0
 80055c0:	f6c0 0002 	movt	r0, #2050	; 0x802
 80055c4:	f640 110c 	movw	r1, #2316	; 0x90c
 80055c8:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80055cc:	f01d fab8 	bl	8022b40 <ADC001_GetResult>
	VBat=(3.3/4095)*ADC_Result.Result;		//Umrechnung Bit in Volt
 80055d0:	f640 130c 	movw	r3, #2316	; 0x90c
 80055d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80055d8:	885b      	ldrh	r3, [r3, #2]
 80055da:	4618      	mov	r0, r3
 80055dc:	f020 fd5e 	bl	802609c <__aeabi_i2d>
 80055e0:	4602      	mov	r2, r0
 80055e2:	460b      	mov	r3, r1
 80055e4:	4610      	mov	r0, r2
 80055e6:	4619      	mov	r1, r3
 80055e8:	a38b      	add	r3, pc, #556	; (adr r3, 8005818 <VADC0_C0_2_IRQHandler+0x260>)
 80055ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ee:	f020 fdbb 	bl	8026168 <__aeabi_dmul>
 80055f2:	4602      	mov	r2, r0
 80055f4:	460b      	mov	r3, r1
 80055f6:	4610      	mov	r0, r2
 80055f8:	4619      	mov	r1, r3
 80055fa:	f021 f897 	bl	802672c <__aeabi_d2f>
 80055fe:	4602      	mov	r2, r0
 8005600:	f240 73f8 	movw	r3, #2040	; 0x7f8
 8005604:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005608:	601a      	str	r2, [r3, #0]
	VBat=VBat*(R1+R2)/R1;					//Umrechnung Spannungsteiler
 800560a:	f64c 5378 	movw	r3, #52600	; 0xcd78
 800560e:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	f64c 537c 	movw	r3, #52604	; 0xcd7c
 8005618:	f6c0 0302 	movt	r3, #2050	; 0x802
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	18d3      	adds	r3, r2, r3
 8005620:	ee07 3a90 	vmov	s15, r3
 8005624:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005628:	f240 73f8 	movw	r3, #2040	; 0x7f8
 800562c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005630:	edd3 7a00 	vldr	s15, [r3]
 8005634:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005638:	f64c 5378 	movw	r3, #52600	; 0xcd78
 800563c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005640:	edd3 7a00 	vldr	s15, [r3]
 8005644:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005648:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800564c:	f240 73f8 	movw	r3, #2040	; 0x7f8
 8005650:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005654:	edc3 7a00 	vstr	s15, [r3]

	//LED Anzeige
	if(VBat > 12.0)
 8005658:	f240 73f8 	movw	r3, #2040	; 0x7f8
 800565c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005660:	ed93 7a00 	vldr	s14, [r3]
 8005664:	eef2 7a08 	vmov.f32	s15, #40	; 0x28
 8005668:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800566c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005670:	dd2d      	ble.n	80056ce <VADC0_C0_2_IRQHandler+0x116>
	{
		IO004_SetPin(VBat_LED_Green);
 8005672:	f24d 333c 	movw	r3, #54076	; 0xd33c
 8005676:	f6c0 0302 	movt	r3, #2050	; 0x802
 800567a:	685a      	ldr	r2, [r3, #4]
 800567c:	f24d 333c 	movw	r3, #54076	; 0xd33c
 8005680:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005684:	785b      	ldrb	r3, [r3, #1]
 8005686:	f04f 0101 	mov.w	r1, #1
 800568a:	fa01 f303 	lsl.w	r3, r1, r3
 800568e:	6053      	str	r3, [r2, #4]
		IO004_SetPin(VBat_LED_Yellow);
 8005690:	f24d 3344 	movw	r3, #54084	; 0xd344
 8005694:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005698:	685a      	ldr	r2, [r3, #4]
 800569a:	f24d 3344 	movw	r3, #54084	; 0xd344
 800569e:	f6c0 0302 	movt	r3, #2050	; 0x802
 80056a2:	785b      	ldrb	r3, [r3, #1]
 80056a4:	f04f 0101 	mov.w	r1, #1
 80056a8:	fa01 f303 	lsl.w	r3, r1, r3
 80056ac:	6053      	str	r3, [r2, #4]
		IO004_SetPin(VBat_LED_Red);
 80056ae:	f24d 334c 	movw	r3, #54092	; 0xd34c
 80056b2:	f6c0 0302 	movt	r3, #2050	; 0x802
 80056b6:	685a      	ldr	r2, [r3, #4]
 80056b8:	f24d 334c 	movw	r3, #54092	; 0xd34c
 80056bc:	f6c0 0302 	movt	r3, #2050	; 0x802
 80056c0:	785b      	ldrb	r3, [r3, #1]
 80056c2:	f04f 0101 	mov.w	r1, #1
 80056c6:	fa01 f303 	lsl.w	r3, r1, r3
 80056ca:	6053      	str	r3, [r2, #4]
 80056cc:	e0a2      	b.n	8005814 <VADC0_C0_2_IRQHandler+0x25c>
	}
	else if(VBat > 11.0)
 80056ce:	f240 73f8 	movw	r3, #2040	; 0x7f8
 80056d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056d6:	ed93 7a00 	vldr	s14, [r3]
 80056da:	eef2 7a06 	vmov.f32	s15, #38	; 0x26
 80056de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80056e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056e6:	dd2d      	ble.n	8005744 <VADC0_C0_2_IRQHandler+0x18c>
	{
		IO004_ResetPin(VBat_LED_Green);
 80056e8:	f24d 333c 	movw	r3, #54076	; 0xd33c
 80056ec:	f6c0 0302 	movt	r3, #2050	; 0x802
 80056f0:	685a      	ldr	r2, [r3, #4]
 80056f2:	f24d 333c 	movw	r3, #54076	; 0xd33c
 80056f6:	f6c0 0302 	movt	r3, #2050	; 0x802
 80056fa:	785b      	ldrb	r3, [r3, #1]
 80056fc:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8005700:	fa01 f303 	lsl.w	r3, r1, r3
 8005704:	6053      	str	r3, [r2, #4]
		IO004_SetPin(VBat_LED_Yellow);
 8005706:	f24d 3344 	movw	r3, #54084	; 0xd344
 800570a:	f6c0 0302 	movt	r3, #2050	; 0x802
 800570e:	685a      	ldr	r2, [r3, #4]
 8005710:	f24d 3344 	movw	r3, #54084	; 0xd344
 8005714:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005718:	785b      	ldrb	r3, [r3, #1]
 800571a:	f04f 0101 	mov.w	r1, #1
 800571e:	fa01 f303 	lsl.w	r3, r1, r3
 8005722:	6053      	str	r3, [r2, #4]
		IO004_SetPin(VBat_LED_Red);
 8005724:	f24d 334c 	movw	r3, #54092	; 0xd34c
 8005728:	f6c0 0302 	movt	r3, #2050	; 0x802
 800572c:	685a      	ldr	r2, [r3, #4]
 800572e:	f24d 334c 	movw	r3, #54092	; 0xd34c
 8005732:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005736:	785b      	ldrb	r3, [r3, #1]
 8005738:	f04f 0101 	mov.w	r1, #1
 800573c:	fa01 f303 	lsl.w	r3, r1, r3
 8005740:	6053      	str	r3, [r2, #4]
 8005742:	e067      	b.n	8005814 <VADC0_C0_2_IRQHandler+0x25c>
	}
	else if(VBat > 10.5)
 8005744:	f240 73f8 	movw	r3, #2040	; 0x7f8
 8005748:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800574c:	ed93 7a00 	vldr	s14, [r3]
 8005750:	eef2 7a05 	vmov.f32	s15, #37	; 0x25
 8005754:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800575c:	dd2d      	ble.n	80057ba <VADC0_C0_2_IRQHandler+0x202>
	{
		IO004_ResetPin(VBat_LED_Green);
 800575e:	f24d 333c 	movw	r3, #54076	; 0xd33c
 8005762:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005766:	685a      	ldr	r2, [r3, #4]
 8005768:	f24d 333c 	movw	r3, #54076	; 0xd33c
 800576c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005770:	785b      	ldrb	r3, [r3, #1]
 8005772:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8005776:	fa01 f303 	lsl.w	r3, r1, r3
 800577a:	6053      	str	r3, [r2, #4]
		IO004_ResetPin(VBat_LED_Yellow);
 800577c:	f24d 3344 	movw	r3, #54084	; 0xd344
 8005780:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005784:	685a      	ldr	r2, [r3, #4]
 8005786:	f24d 3344 	movw	r3, #54084	; 0xd344
 800578a:	f6c0 0302 	movt	r3, #2050	; 0x802
 800578e:	785b      	ldrb	r3, [r3, #1]
 8005790:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8005794:	fa01 f303 	lsl.w	r3, r1, r3
 8005798:	6053      	str	r3, [r2, #4]
		IO004_SetPin(VBat_LED_Red);
 800579a:	f24d 334c 	movw	r3, #54092	; 0xd34c
 800579e:	f6c0 0302 	movt	r3, #2050	; 0x802
 80057a2:	685a      	ldr	r2, [r3, #4]
 80057a4:	f24d 334c 	movw	r3, #54092	; 0xd34c
 80057a8:	f6c0 0302 	movt	r3, #2050	; 0x802
 80057ac:	785b      	ldrb	r3, [r3, #1]
 80057ae:	f04f 0101 	mov.w	r1, #1
 80057b2:	fa01 f303 	lsl.w	r3, r1, r3
 80057b6:	6053      	str	r3, [r2, #4]
 80057b8:	e02c      	b.n	8005814 <VADC0_C0_2_IRQHandler+0x25c>
	}
	else
	{
		IO004_ResetPin(VBat_LED_Green);
 80057ba:	f24d 333c 	movw	r3, #54076	; 0xd33c
 80057be:	f6c0 0302 	movt	r3, #2050	; 0x802
 80057c2:	685a      	ldr	r2, [r3, #4]
 80057c4:	f24d 333c 	movw	r3, #54076	; 0xd33c
 80057c8:	f6c0 0302 	movt	r3, #2050	; 0x802
 80057cc:	785b      	ldrb	r3, [r3, #1]
 80057ce:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80057d2:	fa01 f303 	lsl.w	r3, r1, r3
 80057d6:	6053      	str	r3, [r2, #4]
		IO004_ResetPin(VBat_LED_Yellow);
 80057d8:	f24d 3344 	movw	r3, #54084	; 0xd344
 80057dc:	f6c0 0302 	movt	r3, #2050	; 0x802
 80057e0:	685a      	ldr	r2, [r3, #4]
 80057e2:	f24d 3344 	movw	r3, #54084	; 0xd344
 80057e6:	f6c0 0302 	movt	r3, #2050	; 0x802
 80057ea:	785b      	ldrb	r3, [r3, #1]
 80057ec:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80057f0:	fa01 f303 	lsl.w	r3, r1, r3
 80057f4:	6053      	str	r3, [r2, #4]
		IO004_TogglePin(VBat_LED_Red);
 80057f6:	f24d 334c 	movw	r3, #54092	; 0xd34c
 80057fa:	f6c0 0302 	movt	r3, #2050	; 0x802
 80057fe:	685a      	ldr	r2, [r3, #4]
 8005800:	f24d 334c 	movw	r3, #54092	; 0xd34c
 8005804:	f6c0 0302 	movt	r3, #2050	; 0x802
 8005808:	785b      	ldrb	r3, [r3, #1]
 800580a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800580e:	fa01 f303 	lsl.w	r3, r1, r3
 8005812:	6053      	str	r3, [r2, #4]
	}
}
 8005814:	bd80      	pop	{r7, pc}
 8005816:	bf00      	nop
 8005818:	e734d9b4 	.word	0xe734d9b4
 800581c:	3f4a680c 	.word	0x3f4a680c

08005820 <AngleController>:
 *      Author: maan
 */
#include "AttitudeController.h"

void AngleController(float *r, float *y, int n, const float *a, const float *b, float *x, float *u)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b086      	sub	sp, #24
 8005824:	af00      	add	r7, sp, #0
 8005826:	60f8      	str	r0, [r7, #12]
 8005828:	60b9      	str	r1, [r7, #8]
 800582a:	607a      	str	r2, [r7, #4]
 800582c:	603b      	str	r3, [r7, #0]
	//PID-Controller

	//control error
	float e = (*r - *y)*M_PI/180.0;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	ed93 7a00 	vldr	s14, [r3]
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	edd3 7a00 	vldr	s15, [r3]
 800583a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800583e:	ee17 0a90 	vmov	r0, s15
 8005842:	f020 fc3d 	bl	80260c0 <__aeabi_f2d>
 8005846:	4602      	mov	r2, r0
 8005848:	460b      	mov	r3, r1
 800584a:	4610      	mov	r0, r2
 800584c:	4619      	mov	r1, r3
 800584e:	a346      	add	r3, pc, #280	; (adr r3, 8005968 <AngleController+0x148>)
 8005850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005854:	f020 fc88 	bl	8026168 <__aeabi_dmul>
 8005858:	4602      	mov	r2, r0
 800585a:	460b      	mov	r3, r1
 800585c:	4610      	mov	r0, r2
 800585e:	4619      	mov	r1, r3
 8005860:	f04f 0200 	mov.w	r2, #0
 8005864:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005868:	f2c4 0366 	movt	r3, #16486	; 0x4066
 800586c:	f020 fda6 	bl	80263bc <__aeabi_ddiv>
 8005870:	4602      	mov	r2, r0
 8005872:	460b      	mov	r3, r1
 8005874:	4610      	mov	r0, r2
 8005876:	4619      	mov	r1, r3
 8005878:	f020 ff58 	bl	802672c <__aeabi_d2f>
 800587c:	4603      	mov	r3, r0
 800587e:	613b      	str	r3, [r7, #16]

	//calculate plant input
	*u = x[n-1]+b[n]*e;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	f103 33ff 	add.w	r3, r3, #4294967295
 8005886:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800588a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800588c:	18d3      	adds	r3, r2, r3
 800588e:	ed93 7a00 	vldr	s14, [r3]
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005898:	6a3a      	ldr	r2, [r7, #32]
 800589a:	18d3      	adds	r3, r2, r3
 800589c:	edd3 6a00 	vldr	s13, [r3]
 80058a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80058a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80058a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80058ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058ae:	edc3 7a00 	vstr	s15, [r3]

	//calculate new coefficients
	for (int i=n-1; i>0; i--)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f103 33ff 	add.w	r3, r3, #4294967295
 80058b8:	617b      	str	r3, [r7, #20]
 80058ba:	e02e      	b.n	800591a <AngleController+0xfa>
		x[i]=b[i]*e-a[i]*(*u)+x[i-1];
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80058c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058c4:	18d3      	adds	r3, r2, r3
 80058c6:	697a      	ldr	r2, [r7, #20]
 80058c8:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80058cc:	6a39      	ldr	r1, [r7, #32]
 80058ce:	188a      	adds	r2, r1, r2
 80058d0:	ed92 7a00 	vldr	s14, [r2]
 80058d4:	edd7 7a04 	vldr	s15, [r7, #16]
 80058d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80058dc:	697a      	ldr	r2, [r7, #20]
 80058de:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80058e2:	6839      	ldr	r1, [r7, #0]
 80058e4:	188a      	adds	r2, r1, r2
 80058e6:	edd2 6a00 	vldr	s13, [r2]
 80058ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80058ec:	edd2 7a00 	vldr	s15, [r2]
 80058f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80058f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80058f8:	697a      	ldr	r2, [r7, #20]
 80058fa:	f102 32ff 	add.w	r2, r2, #4294967295
 80058fe:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8005902:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005904:	188a      	adds	r2, r1, r2
 8005906:	edd2 7a00 	vldr	s15, [r2]
 800590a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800590e:	edc3 7a00 	vstr	s15, [r3]

	//calculate plant input
	*u = x[n-1]+b[n]*e;

	//calculate new coefficients
	for (int i=n-1; i>0; i--)
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	f103 33ff 	add.w	r3, r3, #4294967295
 8005918:	617b      	str	r3, [r7, #20]
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	2b00      	cmp	r3, #0
 800591e:	dccd      	bgt.n	80058bc <AngleController+0x9c>
		x[i]=b[i]*e-a[i]*(*u)+x[i-1];

	x[0]=b[0]*e-a[0]*(*u);
 8005920:	6a3b      	ldr	r3, [r7, #32]
 8005922:	ed93 7a00 	vldr	s14, [r3]
 8005926:	edd7 7a04 	vldr	s15, [r7, #16]
 800592a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	edd3 6a00 	vldr	s13, [r3]
 8005934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005936:	edd3 7a00 	vldr	s15, [r3]
 800593a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800593e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005944:	edc3 7a00 	vstr	s15, [r3]

	*u/=4.0;
 8005948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800594a:	ed93 7a00 	vldr	s14, [r3]
 800594e:	eef1 7a00 	vmov.f32	s15, #16
 8005952:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8005956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005958:	edc3 7a00 	vstr	s15, [r3]
}
 800595c:	f107 0718 	add.w	r7, r7, #24
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}
 8005964:	f3af 8000 	nop.w
 8005968:	54442d18 	.word	0x54442d18
 800596c:	400921fb 	.word	0x400921fb

08005970 <AngleRateController>:

void AngleRateController(float *r, float *y, const float *P, float *u)
{
 8005970:	b5b0      	push	{r4, r5, r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
 8005976:	60f8      	str	r0, [r7, #12]
 8005978:	60b9      	str	r1, [r7, #8]
 800597a:	607a      	str	r2, [r7, #4]
 800597c:	603b      	str	r3, [r7, #0]
	//P-Controller
	*u=(*r - *y)*M_PI/(180.0*4) * *P;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	ed93 7a00 	vldr	s14, [r3]
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	edd3 7a00 	vldr	s15, [r3]
 800598a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800598e:	ee17 0a90 	vmov	r0, s15
 8005992:	f020 fb95 	bl	80260c0 <__aeabi_f2d>
 8005996:	4602      	mov	r2, r0
 8005998:	460b      	mov	r3, r1
 800599a:	4610      	mov	r0, r2
 800599c:	4619      	mov	r1, r3
 800599e:	a316      	add	r3, pc, #88	; (adr r3, 80059f8 <AngleRateController+0x88>)
 80059a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059a4:	f020 fbe0 	bl	8026168 <__aeabi_dmul>
 80059a8:	4602      	mov	r2, r0
 80059aa:	460b      	mov	r3, r1
 80059ac:	4610      	mov	r0, r2
 80059ae:	4619      	mov	r1, r3
 80059b0:	f04f 0200 	mov.w	r2, #0
 80059b4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059b8:	f2c4 0386 	movt	r3, #16518	; 0x4086
 80059bc:	f020 fcfe 	bl	80263bc <__aeabi_ddiv>
 80059c0:	4602      	mov	r2, r0
 80059c2:	460b      	mov	r3, r1
 80059c4:	4614      	mov	r4, r2
 80059c6:	461d      	mov	r5, r3
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4618      	mov	r0, r3
 80059ce:	f020 fb77 	bl	80260c0 <__aeabi_f2d>
 80059d2:	4602      	mov	r2, r0
 80059d4:	460b      	mov	r3, r1
 80059d6:	4620      	mov	r0, r4
 80059d8:	4629      	mov	r1, r5
 80059da:	f020 fbc5 	bl	8026168 <__aeabi_dmul>
 80059de:	4602      	mov	r2, r0
 80059e0:	460b      	mov	r3, r1
 80059e2:	4610      	mov	r0, r2
 80059e4:	4619      	mov	r1, r3
 80059e6:	f020 fea1 	bl	802672c <__aeabi_d2f>
 80059ea:	4602      	mov	r2, r0
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	601a      	str	r2, [r3, #0]
}
 80059f0:	f107 0710 	add.w	r7, r7, #16
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bdb0      	pop	{r4, r5, r7, pc}
 80059f8:	54442d18 	.word	0x54442d18
 80059fc:	400921fb 	.word	0x400921fb

08005a00 <CreatePulseWidth>:

void CreatePulseWidth(float *u_phi, float *u_theta, float *u_psi_dot, float *u_hover, float *PWM_width)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b087      	sub	sp, #28
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	60f8      	str	r0, [r7, #12]
 8005a08:	60b9      	str	r1, [r7, #8]
 8005a0a:	607a      	str	r2, [r7, #4]
 8005a0c:	603b      	str	r3, [r7, #0]
	float saturationMax=100;
 8005a0e:	f04f 0300 	mov.w	r3, #0
 8005a12:	f2c4 23c8 	movt	r3, #17096	; 0x42c8
 8005a16:	617b      	str	r3, [r7, #20]
	float saturationMin=10;
 8005a18:	f04f 0300 	mov.w	r3, #0
 8005a1c:	f2c4 1320 	movt	r3, #16672	; 0x4120
 8005a20:	613b      	str	r3, [r7, #16]

	//*u_psi_dot = 0;
	//*u_theta = 0;
	//*u_phi = 0;

	if (*u_hover > 5.0)
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	ed93 7a00 	vldr	s14, [r3]
 8005a28:	eef1 7a04 	vmov.f32	s15, #20
 8005a2c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005a30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a34:	dd5c      	ble.n	8005af0 <CreatePulseWidth+0xf0>
	{
		PWM_width[0]=-*u_theta+*u_phi-*u_psi_dot+*u_hover;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	ed93 7a00 	vldr	s14, [r3]
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	edd3 7a00 	vldr	s15, [r3]
 8005a42:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	edd3 7a00 	vldr	s15, [r3]
 8005a4c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	edd3 7a00 	vldr	s15, [r3]
 8005a56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a5a:	6a3b      	ldr	r3, [r7, #32]
 8005a5c:	edc3 7a00 	vstr	s15, [r3]
		PWM_width[1]=-*u_theta-*u_phi+*u_psi_dot+*u_hover;
 8005a60:	6a3b      	ldr	r3, [r7, #32]
 8005a62:	f103 0304 	add.w	r3, r3, #4
 8005a66:	68ba      	ldr	r2, [r7, #8]
 8005a68:	edd2 7a00 	vldr	s15, [r2]
 8005a6c:	eeb1 7a67 	vneg.f32	s14, s15
 8005a70:	68fa      	ldr	r2, [r7, #12]
 8005a72:	edd2 7a00 	vldr	s15, [r2]
 8005a76:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005a7a:	687a      	ldr	r2, [r7, #4]
 8005a7c:	edd2 7a00 	vldr	s15, [r2]
 8005a80:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005a84:	683a      	ldr	r2, [r7, #0]
 8005a86:	edd2 7a00 	vldr	s15, [r2]
 8005a8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a8e:	edc3 7a00 	vstr	s15, [r3]
		PWM_width[2]=*u_theta+*u_phi+*u_psi_dot+*u_hover;
 8005a92:	6a3b      	ldr	r3, [r7, #32]
 8005a94:	f103 0308 	add.w	r3, r3, #8
 8005a98:	68ba      	ldr	r2, [r7, #8]
 8005a9a:	ed92 7a00 	vldr	s14, [r2]
 8005a9e:	68fa      	ldr	r2, [r7, #12]
 8005aa0:	edd2 7a00 	vldr	s15, [r2]
 8005aa4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005aa8:	687a      	ldr	r2, [r7, #4]
 8005aaa:	edd2 7a00 	vldr	s15, [r2]
 8005aae:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005ab2:	683a      	ldr	r2, [r7, #0]
 8005ab4:	edd2 7a00 	vldr	s15, [r2]
 8005ab8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005abc:	edc3 7a00 	vstr	s15, [r3]
		PWM_width[3]=*u_theta-*u_phi-*u_psi_dot+*u_hover;
 8005ac0:	6a3b      	ldr	r3, [r7, #32]
 8005ac2:	f103 030c 	add.w	r3, r3, #12
 8005ac6:	68ba      	ldr	r2, [r7, #8]
 8005ac8:	ed92 7a00 	vldr	s14, [r2]
 8005acc:	68fa      	ldr	r2, [r7, #12]
 8005ace:	edd2 7a00 	vldr	s15, [r2]
 8005ad2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	edd2 7a00 	vldr	s15, [r2]
 8005adc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005ae0:	683a      	ldr	r2, [r7, #0]
 8005ae2:	edd2 7a00 	vldr	s15, [r2]
 8005ae6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005aea:	edc3 7a00 	vstr	s15, [r3]
 8005aee:	e015      	b.n	8005b1c <CreatePulseWidth+0x11c>
	}
	else
	{
		PWM_width[0]=*u_hover;
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	681a      	ldr	r2, [r3, #0]
 8005af4:	6a3b      	ldr	r3, [r7, #32]
 8005af6:	601a      	str	r2, [r3, #0]
		PWM_width[1]=*u_hover;
 8005af8:	6a3b      	ldr	r3, [r7, #32]
 8005afa:	f103 0304 	add.w	r3, r3, #4
 8005afe:	683a      	ldr	r2, [r7, #0]
 8005b00:	6812      	ldr	r2, [r2, #0]
 8005b02:	601a      	str	r2, [r3, #0]
		PWM_width[2]=*u_hover;
 8005b04:	6a3b      	ldr	r3, [r7, #32]
 8005b06:	f103 0308 	add.w	r3, r3, #8
 8005b0a:	683a      	ldr	r2, [r7, #0]
 8005b0c:	6812      	ldr	r2, [r2, #0]
 8005b0e:	601a      	str	r2, [r3, #0]
		PWM_width[3]=*u_hover;
 8005b10:	6a3b      	ldr	r3, [r7, #32]
 8005b12:	f103 030c 	add.w	r3, r3, #12
 8005b16:	683a      	ldr	r2, [r7, #0]
 8005b18:	6812      	ldr	r2, [r2, #0]
 8005b1a:	601a      	str	r2, [r3, #0]
	}

	if (PWM_width[0]>saturationMax)
 8005b1c:	6a3b      	ldr	r3, [r7, #32]
 8005b1e:	ed93 7a00 	vldr	s14, [r3]
 8005b22:	edd7 7a05 	vldr	s15, [r7, #20]
 8005b26:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005b2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b2e:	dd02      	ble.n	8005b36 <CreatePulseWidth+0x136>
		PWM_width[0]=saturationMax;
 8005b30:	6a3b      	ldr	r3, [r7, #32]
 8005b32:	697a      	ldr	r2, [r7, #20]
 8005b34:	601a      	str	r2, [r3, #0]

	if (PWM_width[0]<saturationMin)
 8005b36:	6a3b      	ldr	r3, [r7, #32]
 8005b38:	ed93 7a00 	vldr	s14, [r3]
 8005b3c:	edd7 7a04 	vldr	s15, [r7, #16]
 8005b40:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005b44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b48:	d502      	bpl.n	8005b50 <CreatePulseWidth+0x150>
		PWM_width[0]=saturationMin;
 8005b4a:	6a3b      	ldr	r3, [r7, #32]
 8005b4c:	693a      	ldr	r2, [r7, #16]
 8005b4e:	601a      	str	r2, [r3, #0]

	if (PWM_width[1]>saturationMax)
 8005b50:	6a3b      	ldr	r3, [r7, #32]
 8005b52:	f103 0304 	add.w	r3, r3, #4
 8005b56:	ed93 7a00 	vldr	s14, [r3]
 8005b5a:	edd7 7a05 	vldr	s15, [r7, #20]
 8005b5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005b62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b66:	dd04      	ble.n	8005b72 <CreatePulseWidth+0x172>
		PWM_width[1]=saturationMax;
 8005b68:	6a3b      	ldr	r3, [r7, #32]
 8005b6a:	f103 0304 	add.w	r3, r3, #4
 8005b6e:	697a      	ldr	r2, [r7, #20]
 8005b70:	601a      	str	r2, [r3, #0]

	if (PWM_width[1]<saturationMin)
 8005b72:	6a3b      	ldr	r3, [r7, #32]
 8005b74:	f103 0304 	add.w	r3, r3, #4
 8005b78:	ed93 7a00 	vldr	s14, [r3]
 8005b7c:	edd7 7a04 	vldr	s15, [r7, #16]
 8005b80:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005b84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b88:	d504      	bpl.n	8005b94 <CreatePulseWidth+0x194>
		PWM_width[1]=saturationMin;
 8005b8a:	6a3b      	ldr	r3, [r7, #32]
 8005b8c:	f103 0304 	add.w	r3, r3, #4
 8005b90:	693a      	ldr	r2, [r7, #16]
 8005b92:	601a      	str	r2, [r3, #0]

	if (PWM_width[2]>saturationMax)
 8005b94:	6a3b      	ldr	r3, [r7, #32]
 8005b96:	f103 0308 	add.w	r3, r3, #8
 8005b9a:	ed93 7a00 	vldr	s14, [r3]
 8005b9e:	edd7 7a05 	vldr	s15, [r7, #20]
 8005ba2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005ba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005baa:	dd04      	ble.n	8005bb6 <CreatePulseWidth+0x1b6>
		PWM_width[2]=saturationMax;
 8005bac:	6a3b      	ldr	r3, [r7, #32]
 8005bae:	f103 0308 	add.w	r3, r3, #8
 8005bb2:	697a      	ldr	r2, [r7, #20]
 8005bb4:	601a      	str	r2, [r3, #0]

	if (PWM_width[2]<saturationMin)
 8005bb6:	6a3b      	ldr	r3, [r7, #32]
 8005bb8:	f103 0308 	add.w	r3, r3, #8
 8005bbc:	ed93 7a00 	vldr	s14, [r3]
 8005bc0:	edd7 7a04 	vldr	s15, [r7, #16]
 8005bc4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005bc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bcc:	d504      	bpl.n	8005bd8 <CreatePulseWidth+0x1d8>
		PWM_width[2]=saturationMin;
 8005bce:	6a3b      	ldr	r3, [r7, #32]
 8005bd0:	f103 0308 	add.w	r3, r3, #8
 8005bd4:	693a      	ldr	r2, [r7, #16]
 8005bd6:	601a      	str	r2, [r3, #0]

	if (PWM_width[3]>saturationMax)
 8005bd8:	6a3b      	ldr	r3, [r7, #32]
 8005bda:	f103 030c 	add.w	r3, r3, #12
 8005bde:	ed93 7a00 	vldr	s14, [r3]
 8005be2:	edd7 7a05 	vldr	s15, [r7, #20]
 8005be6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005bea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bee:	dd04      	ble.n	8005bfa <CreatePulseWidth+0x1fa>
		PWM_width[3]=saturationMax;
 8005bf0:	6a3b      	ldr	r3, [r7, #32]
 8005bf2:	f103 030c 	add.w	r3, r3, #12
 8005bf6:	697a      	ldr	r2, [r7, #20]
 8005bf8:	601a      	str	r2, [r3, #0]

	if (PWM_width[3]<saturationMin)
 8005bfa:	6a3b      	ldr	r3, [r7, #32]
 8005bfc:	f103 030c 	add.w	r3, r3, #12
 8005c00:	ed93 7a00 	vldr	s14, [r3]
 8005c04:	edd7 7a04 	vldr	s15, [r7, #16]
 8005c08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005c0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c10:	d504      	bpl.n	8005c1c <CreatePulseWidth+0x21c>
		PWM_width[3]=saturationMin;
 8005c12:	6a3b      	ldr	r3, [r7, #32]
 8005c14:	f103 030c 	add.w	r3, r3, #12
 8005c18:	693a      	ldr	r2, [r7, #16]
 8005c1a:	601a      	str	r2, [r3, #0]
}
 8005c1c:	f107 071c 	add.w	r7, r7, #28
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bc80      	pop	{r7}
 8005c24:	4770      	bx	lr
 8005c26:	bf00      	nop

08005c28 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 8005c28:	e7fe      	b.n	8005c28 <NMI_Handler>

08005c2a <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8005c2a:	e7fe      	b.n	8005c2a <HardFault_Handler>

08005c2c <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8005c2c:	e7fe      	b.n	8005c2c <MemManage_Handler>

08005c2e <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8005c2e:	e7fe      	b.n	8005c2e <BusFault_Handler>

08005c30 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8005c30:	e7fe      	b.n	8005c30 <UsageFault_Handler>

08005c32 <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8005c32:	e7fe      	b.n	8005c32 <SVC_Handler>

08005c34 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8005c34:	e7fe      	b.n	8005c34 <DebugMon_Handler>

08005c36 <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8005c36:	e7fe      	b.n	8005c36 <PendSV_Handler>
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8005c38:	e7fe      	b.n	8005c38 <PendSV_Handler+0x2>
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8005c3a:	e7fe      	b.n	8005c3a <PendSV_Handler+0x4>

08005c3c <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8005c3c:	e7fe      	b.n	8005c3c <ERU0_0_IRQHandler>

08005c3e <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8005c3e:	e7fe      	b.n	8005c3e <ERU0_1_IRQHandler>

08005c40 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8005c40:	e7fe      	b.n	8005c40 <ERU0_2_IRQHandler>

08005c42 <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8005c42:	e7fe      	b.n	8005c42 <ERU0_3_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8005c44:	e7fe      	b.n	8005c44 <ERU0_3_IRQHandler+0x2>

08005c46 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8005c46:	e7fe      	b.n	8005c46 <ERU1_1_IRQHandler>

08005c48 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8005c48:	e7fe      	b.n	8005c48 <ERU1_2_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8005c4a:	e7fe      	b.n	8005c4a <ERU1_2_IRQHandler+0x2>

08005c4c <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8005c4c:	e7fe      	b.n	8005c4c <PMU0_0_IRQHandler>

08005c4e <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8005c4e:	e7fe      	b.n	8005c4e <VADC0_C0_0_IRQHandler>

08005c50 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8005c50:	e7fe      	b.n	8005c50 <VADC0_C0_1_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8005c52:	e7fe      	b.n	8005c52 <VADC0_C0_1_IRQHandler+0x2>

08005c54 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8005c54:	e7fe      	b.n	8005c54 <VADC0_C0_3_IRQHandler>

08005c56 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8005c56:	e7fe      	b.n	8005c56 <VADC0_G0_0_IRQHandler>

08005c58 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8005c58:	e7fe      	b.n	8005c58 <VADC0_G0_1_IRQHandler>

08005c5a <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8005c5a:	e7fe      	b.n	8005c5a <VADC0_G0_2_IRQHandler>

08005c5c <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8005c5c:	e7fe      	b.n	8005c5c <VADC0_G0_3_IRQHandler>

08005c5e <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8005c5e:	e7fe      	b.n	8005c5e <VADC0_G1_0_IRQHandler>

08005c60 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8005c60:	e7fe      	b.n	8005c60 <VADC0_G1_1_IRQHandler>

08005c62 <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8005c62:	e7fe      	b.n	8005c62 <VADC0_G1_2_IRQHandler>

08005c64 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8005c64:	e7fe      	b.n	8005c64 <VADC0_G1_3_IRQHandler>

08005c66 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8005c66:	e7fe      	b.n	8005c66 <VADC0_G2_0_IRQHandler>

08005c68 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8005c68:	e7fe      	b.n	8005c68 <VADC0_G2_1_IRQHandler>

08005c6a <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8005c6a:	e7fe      	b.n	8005c6a <VADC0_G2_2_IRQHandler>

08005c6c <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8005c6c:	e7fe      	b.n	8005c6c <VADC0_G2_3_IRQHandler>

08005c6e <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8005c6e:	e7fe      	b.n	8005c6e <VADC0_G3_0_IRQHandler>

08005c70 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8005c70:	e7fe      	b.n	8005c70 <VADC0_G3_1_IRQHandler>

08005c72 <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8005c72:	e7fe      	b.n	8005c72 <VADC0_G3_2_IRQHandler>

08005c74 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8005c74:	e7fe      	b.n	8005c74 <VADC0_G3_3_IRQHandler>

08005c76 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8005c76:	e7fe      	b.n	8005c76 <DSD0_0_IRQHandler>

08005c78 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8005c78:	e7fe      	b.n	8005c78 <DSD0_1_IRQHandler>

08005c7a <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8005c7a:	e7fe      	b.n	8005c7a <DSD0_2_IRQHandler>

08005c7c <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8005c7c:	e7fe      	b.n	8005c7c <DSD0_3_IRQHandler>

08005c7e <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8005c7e:	e7fe      	b.n	8005c7e <DSD0_4_IRQHandler>

08005c80 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8005c80:	e7fe      	b.n	8005c80 <DSD0_5_IRQHandler>

08005c82 <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8005c82:	e7fe      	b.n	8005c82 <DSD0_6_IRQHandler>

08005c84 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8005c84:	e7fe      	b.n	8005c84 <DSD0_7_IRQHandler>

08005c86 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8005c86:	e7fe      	b.n	8005c86 <DAC0_0_IRQHandler>

08005c88 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8005c88:	e7fe      	b.n	8005c88 <DAC0_1_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8005c8a:	e7fe      	b.n	8005c8a <DAC0_1_IRQHandler+0x2>
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8005c8c:	e7fe      	b.n	8005c8c <DAC0_1_IRQHandler+0x4>
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8005c8e:	e7fe      	b.n	8005c8e <DAC0_1_IRQHandler+0x6>
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8005c90:	e7fe      	b.n	8005c90 <DAC0_1_IRQHandler+0x8>
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8005c92:	e7fe      	b.n	8005c92 <DAC0_1_IRQHandler+0xa>
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8005c94:	e7fe      	b.n	8005c94 <DAC0_1_IRQHandler+0xc>

08005c96 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8005c96:	e7fe      	b.n	8005c96 <CCU41_2_IRQHandler>

08005c98 <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8005c98:	e7fe      	b.n	8005c98 <CCU41_3_IRQHandler>

08005c9a <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8005c9a:	e7fe      	b.n	8005c9a <CCU42_0_IRQHandler>

08005c9c <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8005c9c:	e7fe      	b.n	8005c9c <CCU42_1_IRQHandler>

08005c9e <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8005c9e:	e7fe      	b.n	8005c9e <CCU42_2_IRQHandler>

08005ca0 <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8005ca0:	e7fe      	b.n	8005ca0 <CCU42_3_IRQHandler>

08005ca2 <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8005ca2:	e7fe      	b.n	8005ca2 <CCU43_0_IRQHandler>

08005ca4 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8005ca4:	e7fe      	b.n	8005ca4 <CCU43_1_IRQHandler>

08005ca6 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8005ca6:	e7fe      	b.n	8005ca6 <CCU43_2_IRQHandler>

08005ca8 <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8005ca8:	e7fe      	b.n	8005ca8 <CCU43_3_IRQHandler>

08005caa <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8005caa:	e7fe      	b.n	8005caa <CCU80_0_IRQHandler>

08005cac <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8005cac:	e7fe      	b.n	8005cac <CCU80_1_IRQHandler>

08005cae <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8005cae:	e7fe      	b.n	8005cae <CCU80_2_IRQHandler>

08005cb0 <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8005cb0:	e7fe      	b.n	8005cb0 <CCU80_3_IRQHandler>

08005cb2 <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8005cb2:	e7fe      	b.n	8005cb2 <CCU81_0_IRQHandler>

08005cb4 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8005cb4:	e7fe      	b.n	8005cb4 <CCU81_1_IRQHandler>

08005cb6 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8005cb6:	e7fe      	b.n	8005cb6 <CCU81_2_IRQHandler>

08005cb8 <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8005cb8:	e7fe      	b.n	8005cb8 <CCU81_3_IRQHandler>

08005cba <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8005cba:	e7fe      	b.n	8005cba <POSIF0_0_IRQHandler>

08005cbc <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8005cbc:	e7fe      	b.n	8005cbc <POSIF0_1_IRQHandler>

08005cbe <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8005cbe:	e7fe      	b.n	8005cbe <POSIF1_0_IRQHandler>

08005cc0 <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8005cc0:	e7fe      	b.n	8005cc0 <POSIF1_1_IRQHandler>

08005cc2 <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8005cc2:	e7fe      	b.n	8005cc2 <CAN0_0_IRQHandler>

08005cc4 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8005cc4:	e7fe      	b.n	8005cc4 <CAN0_1_IRQHandler>

08005cc6 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8005cc6:	e7fe      	b.n	8005cc6 <CAN0_2_IRQHandler>

08005cc8 <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8005cc8:	e7fe      	b.n	8005cc8 <CAN0_3_IRQHandler>

08005cca <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8005cca:	e7fe      	b.n	8005cca <CAN0_4_IRQHandler>

08005ccc <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8005ccc:	e7fe      	b.n	8005ccc <CAN0_5_IRQHandler>

08005cce <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8005cce:	e7fe      	b.n	8005cce <CAN0_6_IRQHandler>

08005cd0 <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8005cd0:	e7fe      	b.n	8005cd0 <CAN0_7_IRQHandler>

08005cd2 <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8005cd2:	e7fe      	b.n	8005cd2 <USIC0_0_IRQHandler>

08005cd4 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8005cd4:	e7fe      	b.n	8005cd4 <USIC0_1_IRQHandler>

08005cd6 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8005cd6:	e7fe      	b.n	8005cd6 <USIC0_2_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8005cd8:	e7fe      	b.n	8005cd8 <USIC0_2_IRQHandler+0x2>

08005cda <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8005cda:	e7fe      	b.n	8005cda <USIC0_4_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8005cdc:	e7fe      	b.n	8005cdc <USIC0_4_IRQHandler+0x2>
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8005cde:	e7fe      	b.n	8005cde <USIC0_4_IRQHandler+0x4>

08005ce0 <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8005ce0:	e7fe      	b.n	8005ce0 <USIC1_1_IRQHandler>

08005ce2 <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8005ce2:	e7fe      	b.n	8005ce2 <USIC1_2_IRQHandler>

08005ce4 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8005ce4:	e7fe      	b.n	8005ce4 <USIC1_3_IRQHandler>

08005ce6 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8005ce6:	e7fe      	b.n	8005ce6 <USIC1_4_IRQHandler>

08005ce8 <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8005ce8:	e7fe      	b.n	8005ce8 <USIC1_5_IRQHandler>

08005cea <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8005cea:	e7fe      	b.n	8005cea <USIC2_0_IRQHandler>

08005cec <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8005cec:	e7fe      	b.n	8005cec <USIC2_1_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8005cee:	e7fe      	b.n	8005cee <USIC2_1_IRQHandler+0x2>

08005cf0 <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8005cf0:	e7fe      	b.n	8005cf0 <USIC2_3_IRQHandler>

08005cf2 <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8005cf2:	e7fe      	b.n	8005cf2 <USIC2_4_IRQHandler>

08005cf4 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8005cf4:	e7fe      	b.n	8005cf4 <USIC2_5_IRQHandler>

08005cf6 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8005cf6:	e7fe      	b.n	8005cf6 <LEDTS0_0_IRQHandler>

08005cf8 <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8005cf8:	e7fe      	b.n	8005cf8 <FCE0_0_IRQHandler>

08005cfa <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8005cfa:	e7fe      	b.n	8005cfa <GPDMA0_0_IRQHandler>

08005cfc <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8005cfc:	e7fe      	b.n	8005cfc <SDMMC0_0_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8005cfe:	e7fe      	b.n	8005cfe <SDMMC0_0_IRQHandler+0x2>

08005d00 <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8005d00:	e7fe      	b.n	8005d00 <ETH0_0_IRQHandler>

08005d02 <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8005d02:	e7fe      	b.n	8005d02 <GPDMA1_0_IRQHandler>
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8005d04:	f04f 0001 	mov.w	r0, #1
    BX LR
 8005d08:	4770      	bx	lr
	...

08005d0c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b082      	sub	sp, #8
 8005d10:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8005d12:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8005d16:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005d1a:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8005d1e:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8005d22:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005d26:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8005d2a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8005d2e:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8005d32:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005d36:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8005d3a:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8005d3e:	6952      	ldr	r2, [r2, #20]
 8005d40:	f022 0208 	bic.w	r2, r2, #8
 8005d44:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8005d46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d4a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005d4e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005d52:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005d56:	6852      	ldr	r2, [r2, #4]
 8005d58:	f022 0201 	bic.w	r2, r2, #1
 8005d5c:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8005d5e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d62:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8005d66:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d6a:	f103 0314 	add.w	r3, r3, #20
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f023 030f 	bic.w	r3, r3, #15
 8005d78:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f043 0303 	orr.w	r3, r3, #3
 8005d80:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8005d82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d86:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8005d8a:	687a      	ldr	r2, [r7, #4]
 8005d8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d90:	f103 0314 	add.w	r3, r3, #20
 8005d94:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8005d96:	f000 f8ab 	bl	8005ef0 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8005d9a:	f000 f805 	bl	8005da8 <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8005d9e:	f107 0708 	add.w	r7, r7, #8
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}
 8005da6:	bf00      	nop

08005da8 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b085      	sub	sp, #20
 8005dac:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8005dae:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005db2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005db6:	68db      	ldr	r3, [r3, #12]
 8005db8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005dbc:	f040 8089 	bne.w	8005ed2 <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8005dc0:	f244 7310 	movw	r3, #18192	; 0x4710
 8005dc4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f003 0304 	and.w	r3, r3, #4
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	f000 8088 	beq.w	8005ee4 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8005dd4:	f244 7310 	movw	r3, #18192	; 0x4710
 8005dd8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8005de2:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8005de6:	f103 0301 	add.w	r3, r3, #1
 8005dea:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8005dec:	f244 7310 	movw	r3, #18192	; 0x4710
 8005df0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005df4:	689b      	ldr	r3, [r3, #8]
 8005df6:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8005dfa:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8005dfe:	f103 0301 	add.w	r3, r3, #1
 8005e02:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8005e04:	f244 7310 	movw	r3, #18192	; 0x4710
 8005e08:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005e0c:	689b      	ldr	r3, [r3, #8]
 8005e0e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005e12:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8005e16:	f103 0301 	add.w	r3, r3, #1
 8005e1a:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8005e1c:	f244 7310 	movw	r3, #18192	; 0x4710
 8005e20:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	f003 0301 	and.w	r3, r3, #1
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d028      	beq.n	8005e80 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8005e2e:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8005e32:	f2c0 136e 	movt	r3, #366	; 0x16e
 8005e36:	68fa      	ldr	r2, [r7, #12]
 8005e38:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e3c:	68ba      	ldr	r2, [r7, #8]
 8005e3e:	fb02 f303 	mul.w	r3, r2, r3
 8005e42:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8005e44:	683a      	ldr	r2, [r7, #0]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e4c:	f240 0314 	movw	r3, #20
 8005e50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005e54:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8005e56:	f240 0314 	movw	r3, #20
 8005e5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005e5e:	681a      	ldr	r2, [r3, #0]
 8005e60:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005e64:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005e68:	68db      	ldr	r3, [r3, #12]
 8005e6a:	b2db      	uxtb	r3, r3
 8005e6c:	f103 0301 	add.w	r3, r3, #1
 8005e70:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e74:	f240 0314 	movw	r3, #20
 8005e78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005e7c:	601a      	str	r2, [r3, #0]
 8005e7e:	e031      	b.n	8005ee4 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8005e80:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8005e84:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8005e88:	68fa      	ldr	r2, [r7, #12]
 8005e8a:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e8e:	68ba      	ldr	r2, [r7, #8]
 8005e90:	fb02 f303 	mul.w	r3, r2, r3
 8005e94:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8005e96:	683a      	ldr	r2, [r7, #0]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e9e:	f240 0314 	movw	r3, #20
 8005ea2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005ea6:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8005ea8:	f240 0314 	movw	r3, #20
 8005eac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005eb6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005eba:	68db      	ldr	r3, [r3, #12]
 8005ebc:	b2db      	uxtb	r3, r3
 8005ebe:	f103 0301 	add.w	r3, r3, #1
 8005ec2:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ec6:	f240 0314 	movw	r3, #20
 8005eca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005ece:	601a      	str	r2, [r3, #0]
 8005ed0:	e008      	b.n	8005ee4 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8005ed2:	f240 0314 	movw	r3, #20
 8005ed6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005eda:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8005ede:	f2c0 126e 	movt	r2, #366	; 0x16e
 8005ee2:	601a      	str	r2, [r3, #0]
}


}
 8005ee4:	f107 0714 	add.w	r7, r7, #20
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bc80      	pop	{r7}
 8005eec:	4770      	bx	lr
 8005eee:	bf00      	nop

08005ef0 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b082      	sub	sp, #8
 8005ef4:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8005ef6:	f01b f951 	bl	802119c <AllowPLLInitByStartup>
 8005efa:	4603      	mov	r3, r0
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	f000 8255 	beq.w	80063ac <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8005f02:	f244 7310 	movw	r3, #18192	; 0x4710
 8005f06:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f0a:	685a      	ldr	r2, [r3, #4]
 8005f0c:	f04f 0302 	mov.w	r3, #2
 8005f10:	f2c0 0301 	movt	r3, #1
 8005f14:	4013      	ands	r3, r2
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d00d      	beq.n	8005f36 <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8005f1a:	f244 7310 	movw	r3, #18192	; 0x4710
 8005f1e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f22:	f244 7210 	movw	r2, #18192	; 0x4710
 8005f26:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005f2a:	6852      	ldr	r2, [r2, #4]
 8005f2c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005f30:	f022 0202 	bic.w	r2, r2, #2
 8005f34:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8005f36:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8005f3a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f3e:	685b      	ldr	r3, [r3, #4]
 8005f40:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d072      	beq.n	800602e <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8005f48:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8005f4c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f50:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8005f54:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005f58:	6852      	ldr	r2, [r2, #4]
 8005f5a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8005f5e:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8005f60:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8005f64:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f68:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8005f6c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005f70:	6852      	ldr	r2, [r2, #4]
 8005f72:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005f76:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8005f78:	f244 7310 	movw	r3, #18192	; 0x4710
 8005f7c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f80:	f244 7210 	movw	r2, #18192	; 0x4710
 8005f84:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005f88:	68d2      	ldr	r2, [r2, #12]
 8005f8a:	f022 0201 	bic.w	r2, r2, #1
 8005f8e:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8005f90:	f244 7310 	movw	r3, #18192	; 0x4710
 8005f94:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005f98:	f244 7210 	movw	r2, #18192	; 0x4710
 8005f9c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005fa0:	6852      	ldr	r2, [r2, #4]
 8005fa2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8005fa6:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8005fa8:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005fac:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005fb0:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8005fb4:	f2c0 024c 	movt	r2, #76	; 0x4c
 8005fb8:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8005fba:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005fbe:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005fc2:	f04f 0200 	mov.w	r2, #0
 8005fc6:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005fc8:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005fcc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005fd0:	f04f 0205 	mov.w	r2, #5
 8005fd4:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8005fd6:	f244 7310 	movw	r3, #18192	; 0x4710
 8005fda:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8005fe4:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8005fe8:	d008      	beq.n	8005ffc <SystemClockSetup+0x10c>
 8005fea:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005fee:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005ff2:	689a      	ldr	r2, [r3, #8]
 8005ff4:	f240 13f3 	movw	r3, #499	; 0x1f3
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d8ec      	bhi.n	8005fd6 <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8005ffc:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006000:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006004:	f24e 0210 	movw	r2, #57360	; 0xe010
 8006008:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800600c:	6812      	ldr	r2, [r2, #0]
 800600e:	f022 0201 	bic.w	r2, r2, #1
 8006012:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8006014:	f244 7310 	movw	r3, #18192	; 0x4710
 8006018:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8006022:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8006026:	d002      	beq.n	800602e <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8006028:	f04f 0300 	mov.w	r3, #0
 800602c:	e1c0      	b.n	80063b0 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 800602e:	f244 7310 	movw	r3, #18192	; 0x4710
 8006032:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f003 0304 	and.w	r3, r3, #4
 800603c:	2b00      	cmp	r3, #0
 800603e:	f040 81b5 	bne.w	80063ac <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8006042:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8006046:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800604a:	68db      	ldr	r3, [r3, #12]
 800604c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006050:	2b00      	cmp	r3, #0
 8006052:	d00b      	beq.n	800606c <SystemClockSetup+0x17c>
 8006054:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8006058:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800605c:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8006060:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006064:	68d2      	ldr	r2, [r2, #12]
 8006066:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800606a:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 800606c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8006070:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8006074:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8006076:	687a      	ldr	r2, [r7, #4]
 8006078:	f649 7381 	movw	r3, #40833	; 0x9f81
 800607c:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8006080:	fba3 1302 	umull	r1, r3, r3, r2
 8006084:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8006088:	f103 33ff 	add.w	r3, r3, #4294967295
 800608c:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 800608e:	f244 7310 	movw	r3, #18192	; 0x4710
 8006092:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006096:	f244 7210 	movw	r2, #18192	; 0x4710
 800609a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800609e:	6852      	ldr	r2, [r2, #4]
 80060a0:	f042 0201 	orr.w	r2, r2, #1
 80060a4:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 80060a6:	f244 7310 	movw	r3, #18192	; 0x4710
 80060aa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80060ae:	f244 7210 	movw	r2, #18192	; 0x4710
 80060b2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80060b6:	6852      	ldr	r2, [r2, #4]
 80060b8:	f042 0210 	orr.w	r2, r2, #16
 80060bc:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80060be:	f244 7210 	movw	r2, #18192	; 0x4710
 80060c2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80060cc:	f644 7301 	movw	r3, #20225	; 0x4f01
 80060d0:	f2c0 1300 	movt	r3, #256	; 0x100
 80060d4:	430b      	orrs	r3, r1
 80060d6:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80060d8:	f244 7310 	movw	r3, #18192	; 0x4710
 80060dc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80060e0:	f244 7210 	movw	r2, #18192	; 0x4710
 80060e4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80060e8:	6852      	ldr	r2, [r2, #4]
 80060ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80060ee:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 80060f0:	f244 7310 	movw	r3, #18192	; 0x4710
 80060f4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80060f8:	f244 7210 	movw	r2, #18192	; 0x4710
 80060fc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006100:	6852      	ldr	r2, [r2, #4]
 8006102:	f022 0210 	bic.w	r2, r2, #16
 8006106:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8006108:	f244 7310 	movw	r3, #18192	; 0x4710
 800610c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006110:	f244 7210 	movw	r2, #18192	; 0x4710
 8006114:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006118:	6852      	ldr	r2, [r2, #4]
 800611a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800611e:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8006120:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006124:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006128:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 800612c:	f2c0 024c 	movt	r2, #76	; 0x4c
 8006130:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8006132:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006136:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800613a:	f04f 0200 	mov.w	r2, #0
 800613e:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006140:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006144:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006148:	f04f 0205 	mov.w	r2, #5
 800614c:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 800614e:	bf00      	nop
 8006150:	f244 7310 	movw	r3, #18192	; 0x4710
 8006154:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f003 0304 	and.w	r3, r3, #4
 800615e:	2b00      	cmp	r3, #0
 8006160:	d108      	bne.n	8006174 <SystemClockSetup+0x284>
 8006162:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006166:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800616a:	689a      	ldr	r2, [r3, #8]
 800616c:	f240 13f3 	movw	r3, #499	; 0x1f3
 8006170:	429a      	cmp	r2, r3
 8006172:	d8ed      	bhi.n	8006150 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8006174:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006178:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800617c:	f24e 0210 	movw	r2, #57360	; 0xe010
 8006180:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8006184:	6812      	ldr	r2, [r2, #0]
 8006186:	f022 0201 	bic.w	r2, r2, #1
 800618a:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 800618c:	f244 7310 	movw	r3, #18192	; 0x4710
 8006190:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f003 0304 	and.w	r3, r3, #4
 800619a:	2b00      	cmp	r3, #0
 800619c:	d04e      	beq.n	800623c <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800619e:	f244 7310 	movw	r3, #18192	; 0x4710
 80061a2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80061a6:	f244 7210 	movw	r2, #18192	; 0x4710
 80061aa:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80061ae:	6852      	ldr	r2, [r2, #4]
 80061b0:	f022 0201 	bic.w	r2, r2, #1
 80061b4:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 80061b6:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80061ba:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80061be:	f04f 0200 	mov.w	r2, #0
 80061c2:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 80061c4:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80061c8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80061cc:	f04f 0200 	mov.w	r2, #0
 80061d0:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 80061d2:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80061d6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80061da:	f04f 0200 	mov.w	r2, #0
 80061de:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 80061e0:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80061e4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80061e8:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 80061ec:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80061f0:	68d2      	ldr	r2, [r2, #12]
 80061f2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80061f6:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80061f8:	f244 7310 	movw	r3, #18192	; 0x4710
 80061fc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006200:	f244 7210 	movw	r2, #18192	; 0x4710
 8006204:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006208:	6852      	ldr	r2, [r2, #4]
 800620a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800620e:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50µs */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8006210:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006214:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006218:	f240 5245 	movw	r2, #1349	; 0x545
 800621c:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800621e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006222:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006226:	f04f 0200 	mov.w	r2, #0
 800622a:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800622c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006230:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006234:	f04f 0205 	mov.w	r2, #5
 8006238:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50µs  */
 800623a:	e002      	b.n	8006242 <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 800623c:	f04f 0300 	mov.w	r3, #0
 8006240:	e0b6      	b.n	80063b0 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50µs  */
 8006242:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006246:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	2b63      	cmp	r3, #99	; 0x63
 800624e:	d8f8      	bhi.n	8006242 <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8006250:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006254:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006258:	f24e 0210 	movw	r2, #57360	; 0xe010
 800625c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8006260:	6812      	ldr	r2, [r2, #0]
 8006262:	f022 0201 	bic.w	r2, r2, #1
 8006266:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8006268:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800626c:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8006270:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8006278:	f245 43c7 	movw	r3, #21703	; 0x54c7
 800627c:	f2c0 131e 	movt	r3, #286	; 0x11e
 8006280:	fba3 1302 	umull	r1, r3, r3, r2
 8006284:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8006288:	f103 33ff 	add.w	r3, r3, #4294967295
 800628c:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800628e:	f244 7210 	movw	r2, #18192	; 0x4710
 8006292:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800629c:	f644 7301 	movw	r3, #20225	; 0x4f01
 80062a0:	f2c0 1300 	movt	r3, #256	; 0x100
 80062a4:	430b      	orrs	r3, r1
 80062a6:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50µs */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 80062a8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80062ac:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80062b0:	f640 421b 	movw	r2, #3099	; 0xc1b
 80062b4:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80062b6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80062ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80062be:	f04f 0200 	mov.w	r2, #0
 80062c2:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80062c4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80062c8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80062cc:	f04f 0205 	mov.w	r2, #5
 80062d0:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50µs  */
 80062d2:	bf00      	nop
 80062d4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80062d8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	2b63      	cmp	r3, #99	; 0x63
 80062e0:	d8f8      	bhi.n	80062d4 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80062e2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80062e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80062ea:	f24e 0210 	movw	r2, #57360	; 0xe010
 80062ee:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80062f2:	6812      	ldr	r2, [r2, #0]
 80062f4:	f022 0201 	bic.w	r2, r2, #1
 80062f8:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80062fa:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80062fe:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8006302:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 800630a:	f24e 332f 	movw	r3, #58159	; 0xe32f
 800630e:	f2c0 03be 	movt	r3, #190	; 0xbe
 8006312:	fba3 1302 	umull	r1, r3, r3, r2
 8006316:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800631a:	f103 33ff 	add.w	r3, r3, #4294967295
 800631e:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8006320:	f244 7210 	movw	r2, #18192	; 0x4710
 8006324:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800632e:	f644 7301 	movw	r3, #20225	; 0x4f01
 8006332:	f2c0 1300 	movt	r3, #256	; 0x100
 8006336:	430b      	orrs	r3, r1
 8006338:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50µs */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 800633a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800633e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006342:	f241 3223 	movw	r2, #4899	; 0x1323
 8006346:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8006348:	f24e 0310 	movw	r3, #57360	; 0xe010
 800634c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006350:	f04f 0200 	mov.w	r2, #0
 8006354:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006356:	f24e 0310 	movw	r3, #57360	; 0xe010
 800635a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800635e:	f04f 0205 	mov.w	r2, #5
 8006362:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50µs  */
 8006364:	bf00      	nop
 8006366:	f24e 0310 	movw	r3, #57360	; 0xe010
 800636a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	2b63      	cmp	r3, #99	; 0x63
 8006372:	d8f8      	bhi.n	8006366 <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8006374:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006378:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800637c:	f24e 0210 	movw	r2, #57360	; 0xe010
 8006380:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8006384:	6812      	ldr	r2, [r2, #0]
 8006386:	f022 0201 	bic.w	r2, r2, #1
 800638a:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800638c:	f244 7310 	movw	r3, #18192	; 0x4710
 8006390:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006394:	f644 7201 	movw	r2, #20225	; 0x4f01
 8006398:	f2c0 1203 	movt	r2, #259	; 0x103
 800639c:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 800639e:	f244 1360 	movw	r3, #16736	; 0x4160
 80063a2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80063a6:	f04f 0205 	mov.w	r2, #5
 80063aa:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 80063ac:	f04f 0301 	mov.w	r3, #1

}
 80063b0:	4618      	mov	r0, r3
 80063b2:	f107 0708 	add.w	r7, r7, #8
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}
 80063ba:	bf00      	nop
 80063bc:	0000      	movs	r0, r0
	...

080063c0 <CCU40_1_IRQHandler>:
//#<<<<<<<<<<

void Monitoring_Int_Handler();

void Controller_CompareMatch_Int_Handler(void)
{
 80063c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80063c2:	b085      	sub	sp, #20
 80063c4:	af04      	add	r7, sp, #16
	GetAngles(YPR);
 80063c6:	f640 1024 	movw	r0, #2340	; 0x924
 80063ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80063ce:	f7fb fde3 	bl	8001f98 <GetAngles>
	GetRCData(&powerD, &height_control, &yawD_dot, &pitchD, &rollD);
 80063d2:	f240 7388 	movw	r3, #1928	; 0x788
 80063d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80063da:	9300      	str	r3, [sp, #0]
 80063dc:	f240 7078 	movw	r0, #1912	; 0x778
 80063e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80063e4:	f240 717c 	movw	r1, #1916	; 0x77c
 80063e8:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80063ec:	f240 7280 	movw	r2, #1920	; 0x780
 80063f0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80063f4:	f240 7384 	movw	r3, #1924	; 0x784
 80063f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80063fc:	f7fe fdb0 	bl	8004f60 <GetRCData>
	//yaw control
	AngleRateController(&yawD_dot, &YPR[0], &P_yaw, &u_yaw_dot);
 8006400:	f240 7080 	movw	r0, #1920	; 0x780
 8006404:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006408:	f640 1124 	movw	r1, #2340	; 0x924
 800640c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8006410:	f64c 52a4 	movw	r2, #52644	; 0xcda4
 8006414:	f6c0 0202 	movt	r2, #2050	; 0x802
 8006418:	f240 736c 	movw	r3, #1900	; 0x76c
 800641c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006420:	f7ff faa6 	bl	8005970 <AngleRateController>
	//pitch control
	AngleController(&pitchD, &YPR[1], CONTROL_ORDER, a_pitch, b_pitch, x_pitch, &u_pitch);
 8006424:	f640 13a0 	movw	r3, #2464	; 0x9a0
 8006428:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800642c:	9300      	str	r3, [sp, #0]
 800642e:	f640 13f4 	movw	r3, #2548	; 0x9f4
 8006432:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006436:	9301      	str	r3, [sp, #4]
 8006438:	f240 7370 	movw	r3, #1904	; 0x770
 800643c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006440:	9302      	str	r3, [sp, #8]
 8006442:	f240 7084 	movw	r0, #1924	; 0x784
 8006446:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800644a:	4985      	ldr	r1, [pc, #532]	; (8006660 <CCU40_1_IRQHandler+0x2a0>)
 800644c:	f04f 0202 	mov.w	r2, #2
 8006450:	f640 1310 	movw	r3, #2320	; 0x910
 8006454:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006458:	f7ff f9e2 	bl	8005820 <AngleController>
	//roll control
	AngleController(&rollD, &YPR[2], CONTROL_ORDER, a_roll, b_roll, x_roll, &u_roll);
 800645c:	f640 1318 	movw	r3, #2328	; 0x918
 8006460:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006464:	9300      	str	r3, [sp, #0]
 8006466:	f640 13e4 	movw	r3, #2532	; 0x9e4
 800646a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800646e:	9301      	str	r3, [sp, #4]
 8006470:	f240 7374 	movw	r3, #1908	; 0x774
 8006474:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006478:	9302      	str	r3, [sp, #8]
 800647a:	f240 7088 	movw	r0, #1928	; 0x788
 800647e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006482:	4978      	ldr	r1, [pc, #480]	; (8006664 <CCU40_1_IRQHandler+0x2a4>)
 8006484:	f04f 0202 	mov.w	r2, #2
 8006488:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800648c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006490:	f7ff f9c6 	bl	8005820 <AngleController>

	//generate actuator values
	CreatePulseWidth(&u_roll, &u_pitch, &u_yaw_dot, &powerD, PWM_percent);
 8006494:	f240 735c 	movw	r3, #1884	; 0x75c
 8006498:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800649c:	9300      	str	r3, [sp, #0]
 800649e:	f240 7074 	movw	r0, #1908	; 0x774
 80064a2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80064a6:	f240 7170 	movw	r1, #1904	; 0x770
 80064aa:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80064ae:	f240 726c 	movw	r2, #1900	; 0x76c
 80064b2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80064b6:	f240 7378 	movw	r3, #1912	; 0x778
 80064ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80064be:	f7ff fa9f 	bl	8005a00 <CreatePulseWidth>

	if (powerD > 5.0)
 80064c2:	f240 7378 	movw	r3, #1912	; 0x778
 80064c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80064ca:	ed93 7a00 	vldr	s14, [r3]
 80064ce:	eef1 7a04 	vmov.f32	s15, #20
 80064d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80064d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064da:	f340 809d 	ble.w	8006618 <CCU40_1_IRQHandler+0x258>
		SendDaisyData(SET_REF_CURRENT,
			PWM_percent[2]/100.0*1279,
 80064de:	f240 735c 	movw	r3, #1884	; 0x75c
 80064e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	4618      	mov	r0, r3
 80064ea:	f01f fde9 	bl	80260c0 <__aeabi_f2d>
 80064ee:	4602      	mov	r2, r0
 80064f0:	460b      	mov	r3, r1
 80064f2:	4610      	mov	r0, r2
 80064f4:	4619      	mov	r1, r3
 80064f6:	f04f 0200 	mov.w	r2, #0
 80064fa:	f04f 0300 	mov.w	r3, #0
 80064fe:	f2c4 0359 	movt	r3, #16473	; 0x4059
 8006502:	f01f ff5b 	bl	80263bc <__aeabi_ddiv>
 8006506:	4602      	mov	r2, r0
 8006508:	460b      	mov	r3, r1
 800650a:	4610      	mov	r0, r2
 800650c:	4619      	mov	r1, r3
 800650e:	a352      	add	r3, pc, #328	; (adr r3, 8006658 <CCU40_1_IRQHandler+0x298>)
 8006510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006514:	f01f fe28 	bl	8026168 <__aeabi_dmul>
 8006518:	4602      	mov	r2, r0
 800651a:	460b      	mov	r3, r1

	//generate actuator values
	CreatePulseWidth(&u_roll, &u_pitch, &u_yaw_dot, &powerD, PWM_percent);

	if (powerD > 5.0)
		SendDaisyData(SET_REF_CURRENT,
 800651c:	4610      	mov	r0, r2
 800651e:	4619      	mov	r1, r3
 8006520:	f020 f8e4 	bl	80266ec <__aeabi_d2uiz>
 8006524:	4603      	mov	r3, r0
 8006526:	b29e      	uxth	r6, r3
			PWM_percent[2]/100.0*1279,
			PWM_percent[0]/100.0*1279,
 8006528:	f240 735c 	movw	r3, #1884	; 0x75c
 800652c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4618      	mov	r0, r3
 8006534:	f01f fdc4 	bl	80260c0 <__aeabi_f2d>
 8006538:	4602      	mov	r2, r0
 800653a:	460b      	mov	r3, r1
 800653c:	4610      	mov	r0, r2
 800653e:	4619      	mov	r1, r3
 8006540:	f04f 0200 	mov.w	r2, #0
 8006544:	f04f 0300 	mov.w	r3, #0
 8006548:	f2c4 0359 	movt	r3, #16473	; 0x4059
 800654c:	f01f ff36 	bl	80263bc <__aeabi_ddiv>
 8006550:	4602      	mov	r2, r0
 8006552:	460b      	mov	r3, r1
 8006554:	4610      	mov	r0, r2
 8006556:	4619      	mov	r1, r3
 8006558:	a33f      	add	r3, pc, #252	; (adr r3, 8006658 <CCU40_1_IRQHandler+0x298>)
 800655a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800655e:	f01f fe03 	bl	8026168 <__aeabi_dmul>
 8006562:	4602      	mov	r2, r0
 8006564:	460b      	mov	r3, r1

	//generate actuator values
	CreatePulseWidth(&u_roll, &u_pitch, &u_yaw_dot, &powerD, PWM_percent);

	if (powerD > 5.0)
		SendDaisyData(SET_REF_CURRENT,
 8006566:	4610      	mov	r0, r2
 8006568:	4619      	mov	r1, r3
 800656a:	f020 f8bf 	bl	80266ec <__aeabi_d2uiz>
 800656e:	4603      	mov	r3, r0
 8006570:	b29d      	uxth	r5, r3
			PWM_percent[2]/100.0*1279,
			PWM_percent[0]/100.0*1279,
			PWM_percent[1]/100.0*1279,
 8006572:	f240 735c 	movw	r3, #1884	; 0x75c
 8006576:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	4618      	mov	r0, r3
 800657e:	f01f fd9f 	bl	80260c0 <__aeabi_f2d>
 8006582:	4602      	mov	r2, r0
 8006584:	460b      	mov	r3, r1
 8006586:	4610      	mov	r0, r2
 8006588:	4619      	mov	r1, r3
 800658a:	f04f 0200 	mov.w	r2, #0
 800658e:	f04f 0300 	mov.w	r3, #0
 8006592:	f2c4 0359 	movt	r3, #16473	; 0x4059
 8006596:	f01f ff11 	bl	80263bc <__aeabi_ddiv>
 800659a:	4602      	mov	r2, r0
 800659c:	460b      	mov	r3, r1
 800659e:	4610      	mov	r0, r2
 80065a0:	4619      	mov	r1, r3
 80065a2:	a32d      	add	r3, pc, #180	; (adr r3, 8006658 <CCU40_1_IRQHandler+0x298>)
 80065a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065a8:	f01f fdde 	bl	8026168 <__aeabi_dmul>
 80065ac:	4602      	mov	r2, r0
 80065ae:	460b      	mov	r3, r1

	//generate actuator values
	CreatePulseWidth(&u_roll, &u_pitch, &u_yaw_dot, &powerD, PWM_percent);

	if (powerD > 5.0)
		SendDaisyData(SET_REF_CURRENT,
 80065b0:	4610      	mov	r0, r2
 80065b2:	4619      	mov	r1, r3
 80065b4:	f020 f89a 	bl	80266ec <__aeabi_d2uiz>
 80065b8:	4603      	mov	r3, r0
 80065ba:	b29c      	uxth	r4, r3
			PWM_percent[2]/100.0*1279,
			PWM_percent[0]/100.0*1279,
			PWM_percent[1]/100.0*1279,
			PWM_percent[3]/100.0*1279);
 80065bc:	f240 735c 	movw	r3, #1884	; 0x75c
 80065c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80065c4:	68db      	ldr	r3, [r3, #12]
 80065c6:	4618      	mov	r0, r3
 80065c8:	f01f fd7a 	bl	80260c0 <__aeabi_f2d>
 80065cc:	4602      	mov	r2, r0
 80065ce:	460b      	mov	r3, r1
 80065d0:	4610      	mov	r0, r2
 80065d2:	4619      	mov	r1, r3
 80065d4:	f04f 0200 	mov.w	r2, #0
 80065d8:	f04f 0300 	mov.w	r3, #0
 80065dc:	f2c4 0359 	movt	r3, #16473	; 0x4059
 80065e0:	f01f feec 	bl	80263bc <__aeabi_ddiv>
 80065e4:	4602      	mov	r2, r0
 80065e6:	460b      	mov	r3, r1
 80065e8:	4610      	mov	r0, r2
 80065ea:	4619      	mov	r1, r3
 80065ec:	a31a      	add	r3, pc, #104	; (adr r3, 8006658 <CCU40_1_IRQHandler+0x298>)
 80065ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065f2:	f01f fdb9 	bl	8026168 <__aeabi_dmul>
 80065f6:	4602      	mov	r2, r0
 80065f8:	460b      	mov	r3, r1

	//generate actuator values
	CreatePulseWidth(&u_roll, &u_pitch, &u_yaw_dot, &powerD, PWM_percent);

	if (powerD > 5.0)
		SendDaisyData(SET_REF_CURRENT,
 80065fa:	4610      	mov	r0, r2
 80065fc:	4619      	mov	r1, r3
 80065fe:	f020 f875 	bl	80266ec <__aeabi_d2uiz>
 8006602:	4603      	mov	r3, r0
 8006604:	b29b      	uxth	r3, r3
 8006606:	9300      	str	r3, [sp, #0]
 8006608:	f04f 0022 	mov.w	r0, #34	; 0x22
 800660c:	4631      	mov	r1, r6
 800660e:	462a      	mov	r2, r5
 8006610:	4623      	mov	r3, r4
 8006612:	f7fe ff4b 	bl	80054ac <SendDaisyData>
 8006616:	e00c      	b.n	8006632 <CCU40_1_IRQHandler+0x272>
			PWM_percent[2]/100.0*1279,
			PWM_percent[0]/100.0*1279,
			PWM_percent[1]/100.0*1279,
			PWM_percent[3]/100.0*1279);
	else
		SendDaisyData(STOP_MOTOR,0,0,0,0);
 8006618:	f04f 0300 	mov.w	r3, #0
 800661c:	9300      	str	r3, [sp, #0]
 800661e:	f04f 000b 	mov.w	r0, #11
 8006622:	f04f 0100 	mov.w	r1, #0
 8006626:	f04f 0200 	mov.w	r2, #0
 800662a:	f04f 0300 	mov.w	r3, #0
 800662e:	f7fe ff3d 	bl	80054ac <SendDaisyData>

	counter_main++;
 8006632:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8006636:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800663a:	881b      	ldrh	r3, [r3, #0]
 800663c:	f103 0301 	add.w	r3, r3, #1
 8006640:	b29a      	uxth	r2, r3
 8006642:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8006646:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800664a:	801a      	strh	r2, [r3, #0]
}
 800664c:	f107 0704 	add.w	r7, r7, #4
 8006650:	46bd      	mov	sp, r7
 8006652:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006654:	f3af 8000 	nop.w
 8006658:	00000000 	.word	0x00000000
 800665c:	4093fc00 	.word	0x4093fc00
 8006660:	20000928 	.word	0x20000928
 8006664:	2000092c 	.word	0x2000092c

08006668 <Initialize>:

void Initialize()
{
 8006668:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800666c:	b09a      	sub	sp, #104	; 0x68
 800666e:	af0c      	add	r7, sp, #48	; 0x30

	initBluetoothStorage();
 8006670:	f7fe fd24 	bl	80050bc <initBluetoothStorage>
	delay(1000);
 8006674:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006678:	f7fa f8d4 	bl	8000824 <delay>
    // initialize device
	MPU9150_Setup();
 800667c:	f7fa fb60 	bl	8000d40 <MPU9150_Setup>
	delay(1000);
 8006680:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006684:	f7fa f8ce 	bl	8000824 <delay>

    // initilize controller polynomials
	b_roll[0]=P_roll-I_roll*T-P_roll*N_roll*T+N_roll*I_roll*T*T+D_roll*N_roll;
 8006688:	f64c 5384 	movw	r3, #52612	; 0xcd84
 800668c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006690:	ed93 7a00 	vldr	s14, [r3]
 8006694:	f64c 5388 	movw	r3, #52616	; 0xcd88
 8006698:	f6c0 0302 	movt	r3, #2050	; 0x802
 800669c:	edd3 6a00 	vldr	s13, [r3]
 80066a0:	f64c 5380 	movw	r3, #52608	; 0xcd80
 80066a4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80066a8:	edd3 7a00 	vldr	s15, [r3]
 80066ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066b0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80066b4:	f64c 5384 	movw	r3, #52612	; 0xcd84
 80066b8:	f6c0 0302 	movt	r3, #2050	; 0x802
 80066bc:	edd3 6a00 	vldr	s13, [r3]
 80066c0:	f64c 5390 	movw	r3, #52624	; 0xcd90
 80066c4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80066c8:	edd3 7a00 	vldr	s15, [r3]
 80066cc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80066d0:	f64c 5380 	movw	r3, #52608	; 0xcd80
 80066d4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80066d8:	edd3 7a00 	vldr	s15, [r3]
 80066dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066e0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80066e4:	f64c 5390 	movw	r3, #52624	; 0xcd90
 80066e8:	f6c0 0302 	movt	r3, #2050	; 0x802
 80066ec:	edd3 6a00 	vldr	s13, [r3]
 80066f0:	f64c 5388 	movw	r3, #52616	; 0xcd88
 80066f4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80066f8:	edd3 7a00 	vldr	s15, [r3]
 80066fc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8006700:	f64c 5380 	movw	r3, #52608	; 0xcd80
 8006704:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006708:	edd3 7a00 	vldr	s15, [r3]
 800670c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8006710:	f64c 5380 	movw	r3, #52608	; 0xcd80
 8006714:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006718:	edd3 7a00 	vldr	s15, [r3]
 800671c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006720:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006724:	f64c 538c 	movw	r3, #52620	; 0xcd8c
 8006728:	f6c0 0302 	movt	r3, #2050	; 0x802
 800672c:	edd3 6a00 	vldr	s13, [r3]
 8006730:	f64c 5390 	movw	r3, #52624	; 0xcd90
 8006734:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006738:	edd3 7a00 	vldr	s15, [r3]
 800673c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006740:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006744:	f640 1318 	movw	r3, #2328	; 0x918
 8006748:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800674c:	edc3 7a00 	vstr	s15, [r3]
	b_roll[1]=I_roll*T-2*P_roll+P_roll*N_roll*T-2*D_roll*N_roll;
 8006750:	f64c 5388 	movw	r3, #52616	; 0xcd88
 8006754:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006758:	ed93 7a00 	vldr	s14, [r3]
 800675c:	f64c 5380 	movw	r3, #52608	; 0xcd80
 8006760:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006764:	edd3 7a00 	vldr	s15, [r3]
 8006768:	ee27 7a27 	vmul.f32	s14, s14, s15
 800676c:	f64c 5384 	movw	r3, #52612	; 0xcd84
 8006770:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006774:	edd3 7a00 	vldr	s15, [r3]
 8006778:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800677c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006780:	f64c 5384 	movw	r3, #52612	; 0xcd84
 8006784:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006788:	edd3 6a00 	vldr	s13, [r3]
 800678c:	f64c 5390 	movw	r3, #52624	; 0xcd90
 8006790:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006794:	edd3 7a00 	vldr	s15, [r3]
 8006798:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800679c:	f64c 5380 	movw	r3, #52608	; 0xcd80
 80067a0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80067a4:	edd3 7a00 	vldr	s15, [r3]
 80067a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80067ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80067b0:	f64c 538c 	movw	r3, #52620	; 0xcd8c
 80067b4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80067b8:	edd3 7a00 	vldr	s15, [r3]
 80067bc:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80067c0:	f64c 5390 	movw	r3, #52624	; 0xcd90
 80067c4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80067c8:	edd3 7a00 	vldr	s15, [r3]
 80067cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80067d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80067d4:	f640 1318 	movw	r3, #2328	; 0x918
 80067d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80067dc:	edc3 7a01 	vstr	s15, [r3, #4]
	b_roll[2]=P_roll+D_roll*N_roll;
 80067e0:	f64c 538c 	movw	r3, #52620	; 0xcd8c
 80067e4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80067e8:	ed93 7a00 	vldr	s14, [r3]
 80067ec:	f64c 5390 	movw	r3, #52624	; 0xcd90
 80067f0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80067f4:	edd3 7a00 	vldr	s15, [r3]
 80067f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80067fc:	f64c 5384 	movw	r3, #52612	; 0xcd84
 8006800:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006804:	edd3 7a00 	vldr	s15, [r3]
 8006808:	ee77 7a27 	vadd.f32	s15, s14, s15
 800680c:	f640 1318 	movw	r3, #2328	; 0x918
 8006810:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006814:	edc3 7a02 	vstr	s15, [r3, #8]
	a_roll[0]=1-N_roll*T;
 8006818:	f64c 5390 	movw	r3, #52624	; 0xcd90
 800681c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006820:	ed93 7a00 	vldr	s14, [r3]
 8006824:	f64c 5380 	movw	r3, #52608	; 0xcd80
 8006828:	f6c0 0302 	movt	r3, #2050	; 0x802
 800682c:	edd3 7a00 	vldr	s15, [r3]
 8006830:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006834:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 8006838:	ee77 7a67 	vsub.f32	s15, s14, s15
 800683c:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8006840:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006844:	edc3 7a00 	vstr	s15, [r3]
	a_roll[1]=N_roll*T-2;
 8006848:	f64c 5390 	movw	r3, #52624	; 0xcd90
 800684c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006850:	ed93 7a00 	vldr	s14, [r3]
 8006854:	f64c 5380 	movw	r3, #52608	; 0xcd80
 8006858:	f6c0 0302 	movt	r3, #2050	; 0x802
 800685c:	edd3 7a00 	vldr	s15, [r3]
 8006860:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006864:	eef0 7a00 	vmov.f32	s15, #0
 8006868:	ee77 7a67 	vsub.f32	s15, s14, s15
 800686c:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8006870:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006874:	edc3 7a01 	vstr	s15, [r3, #4]

	b_pitch[0]=P_pitch-I_pitch*T-P_pitch*N_pitch*T+N_pitch*I_pitch*T*T+D_pitch*N_pitch;
 8006878:	f64c 5394 	movw	r3, #52628	; 0xcd94
 800687c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006880:	ed93 7a00 	vldr	s14, [r3]
 8006884:	f64c 5398 	movw	r3, #52632	; 0xcd98
 8006888:	f6c0 0302 	movt	r3, #2050	; 0x802
 800688c:	edd3 6a00 	vldr	s13, [r3]
 8006890:	f64c 5380 	movw	r3, #52608	; 0xcd80
 8006894:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006898:	edd3 7a00 	vldr	s15, [r3]
 800689c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80068a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80068a4:	f64c 5394 	movw	r3, #52628	; 0xcd94
 80068a8:	f6c0 0302 	movt	r3, #2050	; 0x802
 80068ac:	edd3 6a00 	vldr	s13, [r3]
 80068b0:	f64c 53a0 	movw	r3, #52640	; 0xcda0
 80068b4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80068b8:	edd3 7a00 	vldr	s15, [r3]
 80068bc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80068c0:	f64c 5380 	movw	r3, #52608	; 0xcd80
 80068c4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80068c8:	edd3 7a00 	vldr	s15, [r3]
 80068cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80068d0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80068d4:	f64c 53a0 	movw	r3, #52640	; 0xcda0
 80068d8:	f6c0 0302 	movt	r3, #2050	; 0x802
 80068dc:	edd3 6a00 	vldr	s13, [r3]
 80068e0:	f64c 5398 	movw	r3, #52632	; 0xcd98
 80068e4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80068e8:	edd3 7a00 	vldr	s15, [r3]
 80068ec:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80068f0:	f64c 5380 	movw	r3, #52608	; 0xcd80
 80068f4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80068f8:	edd3 7a00 	vldr	s15, [r3]
 80068fc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8006900:	f64c 5380 	movw	r3, #52608	; 0xcd80
 8006904:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006908:	edd3 7a00 	vldr	s15, [r3]
 800690c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006910:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006914:	f64c 539c 	movw	r3, #52636	; 0xcd9c
 8006918:	f6c0 0302 	movt	r3, #2050	; 0x802
 800691c:	edd3 6a00 	vldr	s13, [r3]
 8006920:	f64c 53a0 	movw	r3, #52640	; 0xcda0
 8006924:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006928:	edd3 7a00 	vldr	s15, [r3]
 800692c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006930:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006934:	f640 13a0 	movw	r3, #2464	; 0x9a0
 8006938:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800693c:	edc3 7a00 	vstr	s15, [r3]
	b_pitch[1]=I_pitch*T-2*P_pitch+P_pitch*N_pitch*T-2*D_pitch*N_pitch;
 8006940:	f64c 5398 	movw	r3, #52632	; 0xcd98
 8006944:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006948:	ed93 7a00 	vldr	s14, [r3]
 800694c:	f64c 5380 	movw	r3, #52608	; 0xcd80
 8006950:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006954:	edd3 7a00 	vldr	s15, [r3]
 8006958:	ee27 7a27 	vmul.f32	s14, s14, s15
 800695c:	f64c 5394 	movw	r3, #52628	; 0xcd94
 8006960:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006964:	edd3 7a00 	vldr	s15, [r3]
 8006968:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800696c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006970:	f64c 5394 	movw	r3, #52628	; 0xcd94
 8006974:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006978:	edd3 6a00 	vldr	s13, [r3]
 800697c:	f64c 53a0 	movw	r3, #52640	; 0xcda0
 8006980:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006984:	edd3 7a00 	vldr	s15, [r3]
 8006988:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800698c:	f64c 5380 	movw	r3, #52608	; 0xcd80
 8006990:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006994:	edd3 7a00 	vldr	s15, [r3]
 8006998:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800699c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80069a0:	f64c 539c 	movw	r3, #52636	; 0xcd9c
 80069a4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80069a8:	edd3 7a00 	vldr	s15, [r3]
 80069ac:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80069b0:	f64c 53a0 	movw	r3, #52640	; 0xcda0
 80069b4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80069b8:	edd3 7a00 	vldr	s15, [r3]
 80069bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80069c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80069c4:	f640 13a0 	movw	r3, #2464	; 0x9a0
 80069c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80069cc:	edc3 7a01 	vstr	s15, [r3, #4]
	b_pitch[2]=P_pitch+D_pitch*N_pitch;
 80069d0:	f64c 539c 	movw	r3, #52636	; 0xcd9c
 80069d4:	f6c0 0302 	movt	r3, #2050	; 0x802
 80069d8:	ed93 7a00 	vldr	s14, [r3]
 80069dc:	f64c 53a0 	movw	r3, #52640	; 0xcda0
 80069e0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80069e4:	edd3 7a00 	vldr	s15, [r3]
 80069e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80069ec:	f64c 5394 	movw	r3, #52628	; 0xcd94
 80069f0:	f6c0 0302 	movt	r3, #2050	; 0x802
 80069f4:	edd3 7a00 	vldr	s15, [r3]
 80069f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80069fc:	f640 13a0 	movw	r3, #2464	; 0x9a0
 8006a00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006a04:	edc3 7a02 	vstr	s15, [r3, #8]
	a_pitch[0]=1-N_pitch*T;
 8006a08:	f64c 53a0 	movw	r3, #52640	; 0xcda0
 8006a0c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006a10:	ed93 7a00 	vldr	s14, [r3]
 8006a14:	f64c 5380 	movw	r3, #52608	; 0xcd80
 8006a18:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006a1c:	edd3 7a00 	vldr	s15, [r3]
 8006a20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a24:	eeb7 7a00 	vmov.f32	s14, #112	; 0x70
 8006a28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a2c:	f640 1310 	movw	r3, #2320	; 0x910
 8006a30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006a34:	edc3 7a00 	vstr	s15, [r3]
	a_pitch[1]=N_pitch*T-2;
 8006a38:	f64c 53a0 	movw	r3, #52640	; 0xcda0
 8006a3c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006a40:	ed93 7a00 	vldr	s14, [r3]
 8006a44:	f64c 5380 	movw	r3, #52608	; 0xcd80
 8006a48:	f6c0 0302 	movt	r3, #2050	; 0x802
 8006a4c:	edd3 7a00 	vldr	s15, [r3]
 8006a50:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006a54:	eef0 7a00 	vmov.f32	s15, #0
 8006a58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a5c:	f640 1310 	movw	r3, #2320	; 0x910
 8006a60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006a64:	edc3 7a01 	vstr	s15, [r3, #4]

	WatchRC_Init(); //Initialize RC watchdog
 8006a68:	f7fe fa4a 	bl	8004f00 <WatchRC_Init>

	//initialize DPS310
	setupDPS310();
 8006a6c:	f7fc ff72 	bl	8003954 <setupDPS310>
	getCoefficients();
 8006a70:	f7fd f9f2 	bl	8003e58 <getCoefficients>

	//initialize FIR Filter
	PressureFIR = Initialize_FIR_Filter(PressureFIR, MOVING_AVERAGE);
 8006a74:	f640 18ac 	movw	r8, #2476	; 0x9ac
 8006a78:	f2c2 0800 	movt	r8, #8192	; 0x2000
 8006a7c:	46be      	mov	lr, r7
 8006a7e:	f640 16ac 	movw	r6, #2476	; 0x9ac
 8006a82:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8006a86:	f04f 0300 	mov.w	r3, #0
 8006a8a:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a8c:	466c      	mov	r4, sp
 8006a8e:	f106 050c 	add.w	r5, r6, #12
 8006a92:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006a94:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006a96:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006a98:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006a9a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006a9e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006aa2:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8006aa6:	4670      	mov	r0, lr
 8006aa8:	f7fa f8cc 	bl	8000c44 <Initialize_FIR_Filter>
 8006aac:	4644      	mov	r4, r8
 8006aae:	463d      	mov	r5, r7
 8006ab0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006ab2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006ab4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006ab6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006ab8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006aba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006abc:	e895 0003 	ldmia.w	r5, {r0, r1}
 8006ac0:	e884 0003 	stmia.w	r4, {r0, r1}
		//if(gnd_cnt++ > 10) break;
	} while(!(pressure > 90000 && pressure < 100000) || !(temperature > 0 && temperature < 50));
	*/
	//#<<<<<<<<<<

	delay(2000);
 8006ac4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8006ac8:	f7f9 feac 	bl	8000824 <delay>
	//ground_pressure = pressure;
	//ground_temperature = temperature;
	//PWMSP001_Start(&PWMSP001_Handle4);
	//#<<<<<<<<<<

	PWMSP001_Start(&PWMSP001_Handle0);
 8006acc:	f24d 10a0 	movw	r0, #53664	; 0xd1a0
 8006ad0:	f6c0 0002 	movt	r0, #2050	; 0x802
 8006ad4:	f015 fe74 	bl	801c7c0 <PWMSP001_Start>
}
 8006ad8:	f107 0738 	add.w	r7, r7, #56	; 0x38
 8006adc:	46bd      	mov	sp, r7
 8006ade:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ae2:	bf00      	nop

08006ae4 <main>:

int main(void)
{
 8006ae4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ae8:	b088      	sub	sp, #32
 8006aea:	af06      	add	r7, sp, #24
	uint16_t Bytes = 0;
 8006aec:	f04f 0300 	mov.w	r3, #0
 8006af0:	80bb      	strh	r3, [r7, #4]
	uint16_t nByte;
//	status_t status;		// Declaration of return variable for DAVE3 APIs (toggle comment if required)

	DAVE_Init();			// Initialization of DAVE Apps
 8006af2:	f019 fc1b 	bl	802032c <DAVE_Init>
	USBVC001_Init();		//Initialize the USB core in Device mode
 8006af6:	f000 fc6b 	bl	80073d0 <USBVC001_Init>

	Initialize();
 8006afa:	f7ff fdb5 	bl	8006668 <Initialize>

	    //------------------------------------------------------------------------------------------------------------------------------
		//		for serial communication (USB)

		// Check number of bytes received
	    Bytes = USBVC001_BytesReceived();
 8006afe:	f000 fd97 	bl	8007630 <USBVC001_BytesReceived>
 8006b02:	4603      	mov	r3, r0
 8006b04:	80bb      	strh	r3, [r7, #4]

	    if(Bytes != 0)
 8006b06:	88bb      	ldrh	r3, [r7, #4]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	f000 8283 	beq.w	8007014 <main+0x530>
	    {
	    	for(nByte = 0; nByte < Bytes; nByte++)
 8006b0e:	f04f 0300 	mov.w	r3, #0
 8006b12:	80fb      	strh	r3, [r7, #6]
 8006b14:	e009      	b.n	8006b2a <main+0x46>
	    	{
	    		// Receive Byte
	    		if(USBVC001_ReceiveByte(&TxBuffer[0]) != DAVEApp_SUCCESS)
 8006b16:	f240 7094 	movw	r0, #1940	; 0x794
 8006b1a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006b1e:	f000 fd03 	bl	8007528 <USBVC001_ReceiveByte>
		// Check number of bytes received
	    Bytes = USBVC001_BytesReceived();

	    if(Bytes != 0)
	    {
	    	for(nByte = 0; nByte < Bytes; nByte++)
 8006b22:	88fb      	ldrh	r3, [r7, #6]
 8006b24:	f103 0301 	add.w	r3, r3, #1
 8006b28:	80fb      	strh	r3, [r7, #6]
 8006b2a:	88fa      	ldrh	r2, [r7, #6]
 8006b2c:	88bb      	ldrh	r3, [r7, #4]
 8006b2e:	429a      	cmp	r2, r3
 8006b30:	d3f1      	bcc.n	8006b16 <main+0x32>
	    		if(USBVC001_ReceiveByte(&TxBuffer[0]) != DAVEApp_SUCCESS)
	    		{
	    			//Error
	    		}
	    	}
			switch(TxBuffer[0])
 8006b32:	f240 7394 	movw	r3, #1940	; 0x794
 8006b36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006b3a:	781b      	ldrb	r3, [r3, #0]
 8006b3c:	b25b      	sxtb	r3, r3
 8006b3e:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 8006b42:	2b32      	cmp	r3, #50	; 0x32
 8006b44:	f200 8260 	bhi.w	8007008 <main+0x524>
 8006b48:	a201      	add	r2, pc, #4	; (adr r2, 8006b50 <main+0x6c>)
 8006b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b4e:	bf00      	nop
 8006b50:	08006f5f 	.word	0x08006f5f
 8006b54:	08006c1d 	.word	0x08006c1d
 8006b58:	08006c93 	.word	0x08006c93
 8006b5c:	08006ca1 	.word	0x08006ca1
 8006b60:	08006cff 	.word	0x08006cff
 8006b64:	08006d75 	.word	0x08006d75
 8006b68:	08006e0f 	.word	0x08006e0f
 8006b6c:	08006e45 	.word	0x08006e45
 8006b70:	08006eaf 	.word	0x08006eaf
 8006b74:	08006f19 	.word	0x08006f19
 8006b78:	08007009 	.word	0x08007009
 8006b7c:	08007009 	.word	0x08007009
 8006b80:	08007009 	.word	0x08007009
 8006b84:	08007009 	.word	0x08007009
 8006b88:	08007009 	.word	0x08007009
 8006b8c:	08007009 	.word	0x08007009
 8006b90:	08007009 	.word	0x08007009
 8006b94:	08007009 	.word	0x08007009
 8006b98:	08007009 	.word	0x08007009
 8006b9c:	08007009 	.word	0x08007009
 8006ba0:	08007009 	.word	0x08007009
 8006ba4:	08007009 	.word	0x08007009
 8006ba8:	08007009 	.word	0x08007009
 8006bac:	08007009 	.word	0x08007009
 8006bb0:	08007009 	.word	0x08007009
 8006bb4:	08007009 	.word	0x08007009
 8006bb8:	08007009 	.word	0x08007009
 8006bbc:	08007009 	.word	0x08007009
 8006bc0:	08007009 	.word	0x08007009
 8006bc4:	08007009 	.word	0x08007009
 8006bc8:	08007009 	.word	0x08007009
 8006bcc:	08007009 	.word	0x08007009
 8006bd0:	08007009 	.word	0x08007009
 8006bd4:	08007009 	.word	0x08007009
 8006bd8:	08007009 	.word	0x08007009
 8006bdc:	08007009 	.word	0x08007009
 8006be0:	08007009 	.word	0x08007009
 8006be4:	08007009 	.word	0x08007009
 8006be8:	08007009 	.word	0x08007009
 8006bec:	08007009 	.word	0x08007009
 8006bf0:	08007009 	.word	0x08007009
 8006bf4:	08007009 	.word	0x08007009
 8006bf8:	08007009 	.word	0x08007009
 8006bfc:	08007009 	.word	0x08007009
 8006c00:	08007009 	.word	0x08007009
 8006c04:	08007009 	.word	0x08007009
 8006c08:	08007009 	.word	0x08007009
 8006c0c:	08007009 	.word	0x08007009
 8006c10:	08007009 	.word	0x08007009
 8006c14:	08006f89 	.word	0x08006f89
 8006c18:	08006fcf 	.word	0x08006fcf
			{
				case '1':
					sprintf(c, "Throttle: %f   Rudder: %f   Elevator: %f   Aileron: %f\n", powerD, yawD_dot, pitchD, rollD);
 8006c1c:	f240 7378 	movw	r3, #1912	; 0x778
 8006c20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	4618      	mov	r0, r3
 8006c28:	f01f fa4a 	bl	80260c0 <__aeabi_f2d>
 8006c2c:	4604      	mov	r4, r0
 8006c2e:	460d      	mov	r5, r1
 8006c30:	f240 7380 	movw	r3, #1920	; 0x780
 8006c34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	f01f fa40 	bl	80260c0 <__aeabi_f2d>
 8006c40:	4682      	mov	sl, r0
 8006c42:	468b      	mov	fp, r1
 8006c44:	f240 7384 	movw	r3, #1924	; 0x784
 8006c48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f01f fa36 	bl	80260c0 <__aeabi_f2d>
 8006c54:	4680      	mov	r8, r0
 8006c56:	4689      	mov	r9, r1
 8006c58:	f240 7388 	movw	r3, #1928	; 0x788
 8006c5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4618      	mov	r0, r3
 8006c64:	f01f fa2c 	bl	80260c0 <__aeabi_f2d>
 8006c68:	4602      	mov	r2, r0
 8006c6a:	460b      	mov	r3, r1
 8006c6c:	e9cd ab00 	strd	sl, fp, [sp]
 8006c70:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8006c74:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006c78:	f640 103c 	movw	r0, #2364	; 0x93c
 8006c7c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006c80:	f64c 51a8 	movw	r1, #52648	; 0xcda8
 8006c84:	f6c0 0102 	movt	r1, #2050	; 0x802
 8006c88:	4622      	mov	r2, r4
 8006c8a:	462b      	mov	r3, r5
 8006c8c:	f020 fb7a 	bl	8027384 <sprintf>
					break;
 8006c90:	e1ba      	b.n	8007008 <main+0x524>
				case '2':
					PWMSP001_Start(&PWMSP001_Handle2);
 8006c92:	f24d 2030 	movw	r0, #53808	; 0xd230
 8006c96:	f6c0 0002 	movt	r0, #2050	; 0x802
 8006c9a:	f015 fd91 	bl	801c7c0 <PWMSP001_Start>
					break;
 8006c9e:	e1b3      	b.n	8007008 <main+0x524>
				case '3':
					sprintf(c, "Y:%1.2f P:%1.2f R:%1.2f\n", YPR[0], YPR[1], YPR[2]);
 8006ca0:	f640 1324 	movw	r3, #2340	; 0x924
 8006ca4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4618      	mov	r0, r3
 8006cac:	f01f fa08 	bl	80260c0 <__aeabi_f2d>
 8006cb0:	4604      	mov	r4, r0
 8006cb2:	460d      	mov	r5, r1
 8006cb4:	f640 1324 	movw	r3, #2340	; 0x924
 8006cb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	f01f f9fe 	bl	80260c0 <__aeabi_f2d>
 8006cc4:	4680      	mov	r8, r0
 8006cc6:	4689      	mov	r9, r1
 8006cc8:	f640 1324 	movw	r3, #2340	; 0x924
 8006ccc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	f01f f9f4 	bl	80260c0 <__aeabi_f2d>
 8006cd8:	4602      	mov	r2, r0
 8006cda:	460b      	mov	r3, r1
 8006cdc:	e9cd 8900 	strd	r8, r9, [sp]
 8006ce0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006ce4:	f640 103c 	movw	r0, #2364	; 0x93c
 8006ce8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006cec:	f64c 51e0 	movw	r1, #52704	; 0xcde0
 8006cf0:	f6c0 0102 	movt	r1, #2050	; 0x802
 8006cf4:	4622      	mov	r2, r4
 8006cf6:	462b      	mov	r3, r5
 8006cf8:	f020 fb44 	bl	8027384 <sprintf>
					break;
 8006cfc:	e184      	b.n	8007008 <main+0x524>
				case '4':
					sprintf(c, "PWM1:%f PWM2:%f PWM3:%f PWM4:%f\n", PWM_percent[0], PWM_percent[1], PWM_percent[2], PWM_percent[3]);
 8006cfe:	f240 735c 	movw	r3, #1884	; 0x75c
 8006d02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4618      	mov	r0, r3
 8006d0a:	f01f f9d9 	bl	80260c0 <__aeabi_f2d>
 8006d0e:	4604      	mov	r4, r0
 8006d10:	460d      	mov	r5, r1
 8006d12:	f240 735c 	movw	r3, #1884	; 0x75c
 8006d16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006d1a:	685b      	ldr	r3, [r3, #4]
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	f01f f9cf 	bl	80260c0 <__aeabi_f2d>
 8006d22:	4682      	mov	sl, r0
 8006d24:	468b      	mov	fp, r1
 8006d26:	f240 735c 	movw	r3, #1884	; 0x75c
 8006d2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	4618      	mov	r0, r3
 8006d32:	f01f f9c5 	bl	80260c0 <__aeabi_f2d>
 8006d36:	4680      	mov	r8, r0
 8006d38:	4689      	mov	r9, r1
 8006d3a:	f240 735c 	movw	r3, #1884	; 0x75c
 8006d3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006d42:	68db      	ldr	r3, [r3, #12]
 8006d44:	4618      	mov	r0, r3
 8006d46:	f01f f9bb 	bl	80260c0 <__aeabi_f2d>
 8006d4a:	4602      	mov	r2, r0
 8006d4c:	460b      	mov	r3, r1
 8006d4e:	e9cd ab00 	strd	sl, fp, [sp]
 8006d52:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8006d56:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006d5a:	f640 103c 	movw	r0, #2364	; 0x93c
 8006d5e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006d62:	f64c 51fc 	movw	r1, #52732	; 0xcdfc
 8006d66:	f6c0 0102 	movt	r1, #2050	; 0x802
 8006d6a:	4622      	mov	r2, r4
 8006d6c:	462b      	mov	r3, r5
 8006d6e:	f020 fb09 	bl	8027384 <sprintf>
					break;
 8006d72:	e149      	b.n	8007008 <main+0x524>
				case '5':
					sprintf(c, "eY:%f eP:%f eR:%f\n", yawD_dot-YPR[0], pitchD-YPR[1], rollD-YPR[2]);
 8006d74:	f240 7380 	movw	r3, #1920	; 0x780
 8006d78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006d7c:	ed93 7a00 	vldr	s14, [r3]
 8006d80:	f640 1324 	movw	r3, #2340	; 0x924
 8006d84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006d88:	edd3 7a00 	vldr	s15, [r3]
 8006d8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006d90:	ee17 0a90 	vmov	r0, s15
 8006d94:	f01f f994 	bl	80260c0 <__aeabi_f2d>
 8006d98:	4604      	mov	r4, r0
 8006d9a:	460d      	mov	r5, r1
 8006d9c:	f240 7384 	movw	r3, #1924	; 0x784
 8006da0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006da4:	ed93 7a00 	vldr	s14, [r3]
 8006da8:	f640 1324 	movw	r3, #2340	; 0x924
 8006dac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006db0:	edd3 7a01 	vldr	s15, [r3, #4]
 8006db4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006db8:	ee17 0a90 	vmov	r0, s15
 8006dbc:	f01f f980 	bl	80260c0 <__aeabi_f2d>
 8006dc0:	4680      	mov	r8, r0
 8006dc2:	4689      	mov	r9, r1
 8006dc4:	f240 7388 	movw	r3, #1928	; 0x788
 8006dc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006dcc:	ed93 7a00 	vldr	s14, [r3]
 8006dd0:	f640 1324 	movw	r3, #2340	; 0x924
 8006dd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006dd8:	edd3 7a02 	vldr	s15, [r3, #8]
 8006ddc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006de0:	ee17 0a90 	vmov	r0, s15
 8006de4:	f01f f96c 	bl	80260c0 <__aeabi_f2d>
 8006de8:	4602      	mov	r2, r0
 8006dea:	460b      	mov	r3, r1
 8006dec:	e9cd 8900 	strd	r8, r9, [sp]
 8006df0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006df4:	f640 103c 	movw	r0, #2364	; 0x93c
 8006df8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006dfc:	f64c 6120 	movw	r1, #52768	; 0xce20
 8006e00:	f6c0 0102 	movt	r1, #2050	; 0x802
 8006e04:	4622      	mov	r2, r4
 8006e06:	462b      	mov	r3, r5
 8006e08:	f020 fabc 	bl	8027384 <sprintf>
					break;
 8006e0c:	e0fc      	b.n	8007008 <main+0x524>
				case '6':
					sprintf(c, "TimerSensor:%d TimerMain:%d TimerRC:%d\n", (int)GetSensorCount(), (int)counter_main, (int)GetRCCount());
 8006e0e:	f7fb f8b7 	bl	8001f80 <GetSensorCount>
 8006e12:	4603      	mov	r3, r0
 8006e14:	461d      	mov	r5, r3
 8006e16:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8006e1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006e1e:	881b      	ldrh	r3, [r3, #0]
 8006e20:	461c      	mov	r4, r3
 8006e22:	f7fe f891 	bl	8004f48 <GetRCCount>
 8006e26:	4603      	mov	r3, r0
 8006e28:	9300      	str	r3, [sp, #0]
 8006e2a:	f640 103c 	movw	r0, #2364	; 0x93c
 8006e2e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006e32:	f64c 6134 	movw	r1, #52788	; 0xce34
 8006e36:	f6c0 0102 	movt	r1, #2050	; 0x802
 8006e3a:	462a      	mov	r2, r5
 8006e3c:	4623      	mov	r3, r4
 8006e3e:	f020 faa1 	bl	8027384 <sprintf>
					break;
 8006e42:	e0e1      	b.n	8007008 <main+0x524>
				case '7':
					GetGyroData(sensorData);
 8006e44:	f640 1030 	movw	r0, #2352	; 0x930
 8006e48:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006e4c:	f7fb f9a6 	bl	800219c <GetGyroData>
					sprintf(c, "GyroX:%3.2f GyroY:%3.2f GyroZ:%3.2f\n", sensorData[0], sensorData[1], sensorData[2]);
 8006e50:	f640 1330 	movw	r3, #2352	; 0x930
 8006e54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	f01f f930 	bl	80260c0 <__aeabi_f2d>
 8006e60:	4604      	mov	r4, r0
 8006e62:	460d      	mov	r5, r1
 8006e64:	f640 1330 	movw	r3, #2352	; 0x930
 8006e68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	4618      	mov	r0, r3
 8006e70:	f01f f926 	bl	80260c0 <__aeabi_f2d>
 8006e74:	4680      	mov	r8, r0
 8006e76:	4689      	mov	r9, r1
 8006e78:	f640 1330 	movw	r3, #2352	; 0x930
 8006e7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006e80:	689b      	ldr	r3, [r3, #8]
 8006e82:	4618      	mov	r0, r3
 8006e84:	f01f f91c 	bl	80260c0 <__aeabi_f2d>
 8006e88:	4602      	mov	r2, r0
 8006e8a:	460b      	mov	r3, r1
 8006e8c:	e9cd 8900 	strd	r8, r9, [sp]
 8006e90:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006e94:	f640 103c 	movw	r0, #2364	; 0x93c
 8006e98:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006e9c:	f64c 615c 	movw	r1, #52828	; 0xce5c
 8006ea0:	f6c0 0102 	movt	r1, #2050	; 0x802
 8006ea4:	4622      	mov	r2, r4
 8006ea6:	462b      	mov	r3, r5
 8006ea8:	f020 fa6c 	bl	8027384 <sprintf>
					break;
 8006eac:	e0ac      	b.n	8007008 <main+0x524>
				case '8':
					GetAccData(sensorData);
 8006eae:	f640 1030 	movw	r0, #2352	; 0x930
 8006eb2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006eb6:	f7fb f9a7 	bl	8002208 <GetAccData>
					sprintf(c, "AccX:%f AccY:%f AccZ:%f\n", sensorData[0], sensorData[1], sensorData[2]);
 8006eba:	f640 1330 	movw	r3, #2352	; 0x930
 8006ebe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	f01f f8fb 	bl	80260c0 <__aeabi_f2d>
 8006eca:	4604      	mov	r4, r0
 8006ecc:	460d      	mov	r5, r1
 8006ece:	f640 1330 	movw	r3, #2352	; 0x930
 8006ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	4618      	mov	r0, r3
 8006eda:	f01f f8f1 	bl	80260c0 <__aeabi_f2d>
 8006ede:	4680      	mov	r8, r0
 8006ee0:	4689      	mov	r9, r1
 8006ee2:	f640 1330 	movw	r3, #2352	; 0x930
 8006ee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006eea:	689b      	ldr	r3, [r3, #8]
 8006eec:	4618      	mov	r0, r3
 8006eee:	f01f f8e7 	bl	80260c0 <__aeabi_f2d>
 8006ef2:	4602      	mov	r2, r0
 8006ef4:	460b      	mov	r3, r1
 8006ef6:	e9cd 8900 	strd	r8, r9, [sp]
 8006efa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006efe:	f640 103c 	movw	r0, #2364	; 0x93c
 8006f02:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006f06:	f64c 6184 	movw	r1, #52868	; 0xce84
 8006f0a:	f6c0 0102 	movt	r1, #2050	; 0x802
 8006f0e:	4622      	mov	r2, r4
 8006f10:	462b      	mov	r3, r5
 8006f12:	f020 fa37 	bl	8027384 <sprintf>
					break;
 8006f16:	e077      	b.n	8007008 <main+0x524>
				case '9':
					sprintf(c, "Pressure:%f Temperature:%f\n", pressure, temperature);
 8006f18:	f240 738c 	movw	r3, #1932	; 0x78c
 8006f1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4618      	mov	r0, r3
 8006f24:	f01f f8cc 	bl	80260c0 <__aeabi_f2d>
 8006f28:	4604      	mov	r4, r0
 8006f2a:	460d      	mov	r5, r1
 8006f2c:	f240 7390 	movw	r3, #1936	; 0x790
 8006f30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	4618      	mov	r0, r3
 8006f38:	f01f f8c2 	bl	80260c0 <__aeabi_f2d>
 8006f3c:	4602      	mov	r2, r0
 8006f3e:	460b      	mov	r3, r1
 8006f40:	e9cd 2300 	strd	r2, r3, [sp]
 8006f44:	f640 103c 	movw	r0, #2364	; 0x93c
 8006f48:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006f4c:	f64c 61a0 	movw	r1, #52896	; 0xcea0
 8006f50:	f6c0 0102 	movt	r1, #2050	; 0x802
 8006f54:	4622      	mov	r2, r4
 8006f56:	462b      	mov	r3, r5
 8006f58:	f020 fa14 	bl	8027384 <sprintf>
					break;
 8006f5c:	e054      	b.n	8007008 <main+0x524>
				case '0':
					sprintf(c, "VBat:%0.2f\n", VBat);
 8006f5e:	f240 73f8 	movw	r3, #2040	; 0x7f8
 8006f62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	4618      	mov	r0, r3
 8006f6a:	f01f f8a9 	bl	80260c0 <__aeabi_f2d>
 8006f6e:	4602      	mov	r2, r0
 8006f70:	460b      	mov	r3, r1
 8006f72:	f640 103c 	movw	r0, #2364	; 0x93c
 8006f76:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006f7a:	f64c 61bc 	movw	r1, #52924	; 0xcebc
 8006f7e:	f6c0 0102 	movt	r1, #2050	; 0x802
 8006f82:	f020 f9ff 	bl	8027384 <sprintf>
					break;
 8006f86:	e03f      	b.n	8007008 <main+0x524>
				//#>>>>>>>>>>
				case 'a':
					sprintf(c,"Gnd Pressure:%0.2f, Gnd Temp:%0.2f\n",ground_pressure,ground_temperature);
 8006f88:	f640 0310 	movw	r3, #2064	; 0x810
 8006f8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	4618      	mov	r0, r3
 8006f94:	f01f f894 	bl	80260c0 <__aeabi_f2d>
 8006f98:	4604      	mov	r4, r0
 8006f9a:	460d      	mov	r5, r1
 8006f9c:	f640 0314 	movw	r3, #2068	; 0x814
 8006fa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	f01f f88a 	bl	80260c0 <__aeabi_f2d>
 8006fac:	4602      	mov	r2, r0
 8006fae:	460b      	mov	r3, r1
 8006fb0:	e9cd 2300 	strd	r2, r3, [sp]
 8006fb4:	f640 103c 	movw	r0, #2364	; 0x93c
 8006fb8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006fbc:	f64c 61c8 	movw	r1, #52936	; 0xcec8
 8006fc0:	f6c0 0102 	movt	r1, #2050	; 0x802
 8006fc4:	4622      	mov	r2, r4
 8006fc6:	462b      	mov	r3, r5
 8006fc8:	f020 f9dc 	bl	8027384 <sprintf>
					break;
 8006fcc:	e01c      	b.n	8007008 <main+0x524>
				case 'b':
					sprintf(c,"Altitude:%0.2f, alt_ctrl_cnt:%d\n",alt,alt_ctrl_cnt);
 8006fce:	f640 0318 	movw	r3, #2072	; 0x818
 8006fd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4618      	mov	r0, r3
 8006fda:	f01f f871 	bl	80260c0 <__aeabi_f2d>
 8006fde:	4604      	mov	r4, r0
 8006fe0:	460d      	mov	r5, r1
 8006fe2:	f640 031c 	movw	r3, #2076	; 0x81c
 8006fe6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	9300      	str	r3, [sp, #0]
 8006fee:	f640 103c 	movw	r0, #2364	; 0x93c
 8006ff2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8006ff6:	f64c 61ec 	movw	r1, #52972	; 0xceec
 8006ffa:	f6c0 0102 	movt	r1, #2050	; 0x802
 8006ffe:	4622      	mov	r2, r4
 8007000:	462b      	mov	r3, r5
 8007002:	f020 f9bf 	bl	8027384 <sprintf>
					break;
 8007006:	bf00      	nop
				//#<<<<<<<<<<
			}
			USBVC001_SendString((const char *)c);
 8007008:	f640 103c 	movw	r0, #2364	; 0x93c
 800700c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007010:	f000 fa62 	bl	80074d8 <USBVC001_SendString>
	    }
	    if (sendMag)
 8007014:	f240 73fc 	movw	r3, #2044	; 0x7fc
 8007018:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800701c:	781b      	ldrb	r3, [r3, #0]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d00c      	beq.n	800703c <main+0x558>
	    {
	    	sendMag = FALSE;
 8007022:	f240 73fc 	movw	r3, #2044	; 0x7fc
 8007026:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800702a:	f04f 0200 	mov.w	r2, #0
 800702e:	701a      	strb	r2, [r3, #0]
	    	USBVC001_SendString((const char *)c);
 8007030:	f640 103c 	movw	r0, #2364	; 0x93c
 8007034:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007038:	f000 fa4e 	bl	80074d8 <USBVC001_SendString>
	    }
	    // Call continuous to handle class specific control request
	    USB_USBTask();
 800703c:	f012 fb10 	bl	8019660 <USB_USBTask>
	    //------------------------------------------------------------------------------------------------------------------------------
	}
 8007040:	e55d      	b.n	8006afe <main+0x1a>
 8007042:	bf00      	nop

08007044 <CCU40_3_IRQHandler>:
	return 0;
}

void Mag_Calibration_Int_Handler()
{
 8007044:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8007048:	b084      	sub	sp, #16
 800704a:	af04      	add	r7, sp, #16
    GetMagData(sensorData);
 800704c:	f640 1030 	movw	r0, #2352	; 0x930
 8007050:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007054:	f7fb f880 	bl	8002158 <GetMagData>
    sprintf(c, "%f,%f,%f\r\n", sensorData[0], sensorData[1], sensorData[2]);
 8007058:	f640 1330 	movw	r3, #2352	; 0x930
 800705c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4618      	mov	r0, r3
 8007064:	f01f f82c 	bl	80260c0 <__aeabi_f2d>
 8007068:	4604      	mov	r4, r0
 800706a:	460d      	mov	r5, r1
 800706c:	f640 1330 	movw	r3, #2352	; 0x930
 8007070:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007074:	685b      	ldr	r3, [r3, #4]
 8007076:	4618      	mov	r0, r3
 8007078:	f01f f822 	bl	80260c0 <__aeabi_f2d>
 800707c:	4680      	mov	r8, r0
 800707e:	4689      	mov	r9, r1
 8007080:	f640 1330 	movw	r3, #2352	; 0x930
 8007084:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007088:	689b      	ldr	r3, [r3, #8]
 800708a:	4618      	mov	r0, r3
 800708c:	f01f f818 	bl	80260c0 <__aeabi_f2d>
 8007090:	4602      	mov	r2, r0
 8007092:	460b      	mov	r3, r1
 8007094:	e9cd 8900 	strd	r8, r9, [sp]
 8007098:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800709c:	f640 103c 	movw	r0, #2364	; 0x93c
 80070a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80070a4:	f64c 7110 	movw	r1, #53008	; 0xcf10
 80070a8:	f6c0 0102 	movt	r1, #2050	; 0x802
 80070ac:	4622      	mov	r2, r4
 80070ae:	462b      	mov	r3, r5
 80070b0:	f020 f968 	bl	8027384 <sprintf>
    sendMag = TRUE;
 80070b4:	f240 73fc 	movw	r3, #2044	; 0x7fc
 80070b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80070bc:	f04f 0201 	mov.w	r2, #1
 80070c0:	701a      	strb	r2, [r3, #0]
}
 80070c2:	46bd      	mov	sp, r7
 80070c4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080070c8 <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b085      	sub	sp, #20
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	60f8      	str	r0, [r7, #12]
 80070d0:	60b9      	str	r1, [r7, #8]
 80070d2:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 80070d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80070d8:	4618      	mov	r0, r3
 80070da:	f107 0714 	add.w	r7, r7, #20
 80070de:	46bd      	mov	sp, r7
 80070e0:	bc80      	pop	{r7}
 80070e2:	4770      	bx	lr

080070e4 <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 80070e4:	b480      	push	{r7}
 80070e6:	b085      	sub	sp, #20
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	60f8      	str	r0, [r7, #12]
 80070ec:	60b9      	str	r1, [r7, #8]
 80070ee:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 80070f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	f107 0714 	add.w	r7, r7, #20
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bc80      	pop	{r7}
 80070fe:	4770      	bx	lr

08007100 <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007100:	b480      	push	{r7}
 8007102:	b085      	sub	sp, #20
 8007104:	af00      	add	r7, sp, #0
 8007106:	60f8      	str	r0, [r7, #12]
 8007108:	60b9      	str	r1, [r7, #8]
 800710a:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 800710c:	f04f 0300 	mov.w	r3, #0
}
 8007110:	4618      	mov	r0, r3
 8007112:	f107 0714 	add.w	r7, r7, #20
 8007116:	46bd      	mov	sp, r7
 8007118:	bc80      	pop	{r7}
 800711a:	4770      	bx	lr

0800711c <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 800711c:	b480      	push	{r7}
 800711e:	b085      	sub	sp, #20
 8007120:	af00      	add	r7, sp, #0
 8007122:	60f8      	str	r0, [r7, #12]
 8007124:	60b9      	str	r1, [r7, #8]
 8007126:	607a      	str	r2, [r7, #4]
 return -1;
 8007128:	f04f 33ff 	mov.w	r3, #4294967295
}
 800712c:	4618      	mov	r0, r3
 800712e:	f107 0714 	add.w	r7, r7, #20
 8007132:	46bd      	mov	sp, r7
 8007134:	bc80      	pop	{r7}
 8007136:	4770      	bx	lr

08007138 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 8007138:	b480      	push	{r7}
 800713a:	af00      	add	r7, sp, #0
 return -1;
 800713c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007140:	4618      	mov	r0, r3
 8007142:	46bd      	mov	sp, r7
 8007144:	bc80      	pop	{r7}
 8007146:	4770      	bx	lr

08007148 <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 8007148:	b480      	push	{r7}
 800714a:	b083      	sub	sp, #12
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
 8007150:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d002      	beq.n	800715e <_fstat+0x16>
  return -1;
 8007158:	f04f 33ff 	mov.w	r3, #4294967295
 800715c:	e001      	b.n	8007162 <_fstat+0x1a>
 else
  return -2;
 800715e:	f06f 0301 	mvn.w	r3, #1
}
 8007162:	4618      	mov	r0, r3
 8007164:	f107 070c 	add.w	r7, r7, #12
 8007168:	46bd      	mov	sp, r7
 800716a:	bc80      	pop	{r7}
 800716c:	4770      	bx	lr
 800716e:	bf00      	nop

08007170 <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 8007170:	b480      	push	{r7}
 8007172:	b083      	sub	sp, #12
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
 8007178:	6039      	str	r1, [r7, #0]
 if (old == new)
 800717a:	687a      	ldr	r2, [r7, #4]
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	429a      	cmp	r2, r3
 8007180:	d102      	bne.n	8007188 <_link+0x18>
  return -1;
 8007182:	f04f 33ff 	mov.w	r3, #4294967295
 8007186:	e001      	b.n	800718c <_link+0x1c>
 else
  return -2;
 8007188:	f06f 0301 	mvn.w	r3, #1
}
 800718c:	4618      	mov	r0, r3
 800718e:	f107 070c 	add.w	r7, r7, #12
 8007192:	46bd      	mov	sp, r7
 8007194:	bc80      	pop	{r7}
 8007196:	4770      	bx	lr

08007198 <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 8007198:	b480      	push	{r7}
 800719a:	b083      	sub	sp, #12
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
 return -1;
 80071a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80071a4:	4618      	mov	r0, r3
 80071a6:	f107 070c 	add.w	r7, r7, #12
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bc80      	pop	{r7}
 80071ae:	4770      	bx	lr

080071b0 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 80071b0:	b480      	push	{r7}
 80071b2:	b087      	sub	sp, #28
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 80071b8:	f64e 6370 	movw	r3, #61040	; 0xee70
 80071bc:	f2c0 0300 	movt	r3, #0
 80071c0:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 80071c2:	f640 0324 	movw	r3, #2084	; 0x824
 80071c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d114      	bne.n	80071fa <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 80071d0:	f640 0324 	movw	r3, #2084	; 0x824
 80071d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80071d8:	f241 1290 	movw	r2, #4496	; 0x1190
 80071dc:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80071e0:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 80071e2:	f640 0324 	movw	r3, #2084	; 0x824
 80071e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80071ea:	681a      	ldr	r2, [r3, #0]
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	18d2      	adds	r2, r2, r3
 80071f0:	f640 0328 	movw	r3, #2088	; 0x828
 80071f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80071f8:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 80071fa:	f640 0324 	movw	r3, #2084	; 0x824
 80071fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8007206:	f640 0324 	movw	r3, #2084	; 0x824
 800720a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	461a      	mov	r2, r3
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	18d3      	adds	r3, r2, r3
 8007216:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 800721a:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 800721e:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 8007220:	f640 0328 	movw	r3, #2088	; 0x828
 8007224:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	68fa      	ldr	r2, [r7, #12]
 800722c:	429a      	cmp	r2, r3
 800722e:	d302      	bcc.n	8007236 <_sbrk+0x86>
  return ((unsigned char *)NULL);
 8007230:	f04f 0300 	mov.w	r3, #0
 8007234:	e006      	b.n	8007244 <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 8007236:	f640 0324 	movw	r3, #2084	; 0x824
 800723a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800723e:	68fa      	ldr	r2, [r7, #12]
 8007240:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 8007242:	693b      	ldr	r3, [r7, #16]
 }
}
 8007244:	4618      	mov	r0, r3
 8007246:	f107 071c 	add.w	r7, r7, #28
 800724a:	46bd      	mov	sp, r7
 800724c:	bc80      	pop	{r7}
 800724e:	4770      	bx	lr

08007250 <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 8007250:	b480      	push	{r7}
 8007252:	b083      	sub	sp, #12
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
 return -1;
 8007258:	f04f 33ff 	mov.w	r3, #4294967295
}
 800725c:	4618      	mov	r0, r3
 800725e:	f107 070c 	add.w	r7, r7, #12
 8007262:	46bd      	mov	sp, r7
 8007264:	bc80      	pop	{r7}
 8007266:	4770      	bx	lr

08007268 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 8007268:	b480      	push	{r7}
 800726a:	b083      	sub	sp, #12
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]
 return -1;
 8007270:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007274:	4618      	mov	r0, r3
 8007276:	f107 070c 	add.w	r7, r7, #12
 800727a:	46bd      	mov	sp, r7
 800727c:	bc80      	pop	{r7}
 800727e:	4770      	bx	lr

08007280 <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 8007280:	b480      	push	{r7}
 8007282:	b083      	sub	sp, #12
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
 8007288:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 800728a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800728e:	4618      	mov	r0, r3
 8007290:	f107 070c 	add.w	r7, r7, #12
 8007294:	46bd      	mov	sp, r7
 8007296:	bc80      	pop	{r7}
 8007298:	4770      	bx	lr
 800729a:	bf00      	nop

0800729c <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 800729c:	b480      	push	{r7}
 800729e:	af00      	add	r7, sp, #0
 return -1;
 80072a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80072a4:	4618      	mov	r0, r3
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bc80      	pop	{r7}
 80072aa:	4770      	bx	lr

080072ac <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 80072ac:	b480      	push	{r7}
 80072ae:	af00      	add	r7, sp, #0
 return -1;
 80072b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80072b4:	4618      	mov	r0, r3
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bc80      	pop	{r7}
 80072ba:	4770      	bx	lr

080072bc <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 80072bc:	b480      	push	{r7}
 80072be:	b083      	sub	sp, #12
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 80072c4:	e7fe      	b.n	80072c4 <_exit+0x8>
 80072c6:	bf00      	nop

080072c8 <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 80072c8:	b480      	push	{r7}
 80072ca:	af00      	add	r7, sp, #0
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bc80      	pop	{r7}
 80072d0:	4770      	bx	lr
 80072d2:	bf00      	nop

080072d4 <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b083      	sub	sp, #12
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 80072dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	f107 070c 	add.w	r7, r7, #12
 80072e6:	46bd      	mov	sp, r7
 80072e8:	bc80      	pop	{r7}
 80072ea:	4770      	bx	lr

080072ec <CALLBACK_USB_GetDescriptor>:
 *  USB host.
 */
int16_t CALLBACK_USB_GetDescriptor(const uint16_t wValue,
                                    const uint8_t wIndex,
                                    const void** const DescriptorAddress)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b085      	sub	sp, #20
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	460b      	mov	r3, r1
 80072f4:	603a      	str	r2, [r7, #0]
 80072f6:	4602      	mov	r2, r0
 80072f8:	80fa      	strh	r2, [r7, #6]
 80072fa:	717b      	strb	r3, [r7, #5]
	const uint8_t  DescriptorType   = (wValue >> 8);
 80072fc:	88fb      	ldrh	r3, [r7, #6]
 80072fe:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8007302:	b29b      	uxth	r3, r3
 8007304:	727b      	strb	r3, [r7, #9]
	
#ifndef USE_IFX_DEV
	const uint8_t  DescriptorNumber = (wValue & 0xFF);
#endif

	const void* Address = NULL;
 8007306:	f04f 0300 	mov.w	r3, #0
 800730a:	60fb      	str	r3, [r7, #12]
	uint16_t    Size    = NO_DESCRIPTOR;
 800730c:	f04f 0300 	mov.w	r3, #0
 8007310:	817b      	strh	r3, [r7, #10]

	switch (DescriptorType)
 8007312:	7a7b      	ldrb	r3, [r7, #9]
 8007314:	2b02      	cmp	r3, #2
 8007316:	d00c      	beq.n	8007332 <CALLBACK_USB_GetDescriptor+0x46>
 8007318:	2b03      	cmp	r3, #3
 800731a:	d013      	beq.n	8007344 <CALLBACK_USB_GetDescriptor+0x58>
 800731c:	2b01      	cmp	r3, #1
 800731e:	d112      	bne.n	8007346 <CALLBACK_USB_GetDescriptor+0x5a>
	{
		case DTYPE_Device:
			Address = &DeviceDescriptor;
 8007320:	f64c 731c 	movw	r3, #53020	; 0xcf1c
 8007324:	f6c0 0302 	movt	r3, #2050	; 0x802
 8007328:	60fb      	str	r3, [r7, #12]
			Size    = sizeof(USB_Descriptor_Device_t);
 800732a:	f04f 0312 	mov.w	r3, #18
 800732e:	817b      	strh	r3, [r7, #10]
			break;
 8007330:	e009      	b.n	8007346 <CALLBACK_USB_GetDescriptor+0x5a>
		case DTYPE_Configuration:
			Address = &ConfigurationDescriptor;
 8007332:	f64c 7330 	movw	r3, #53040	; 0xcf30
 8007336:	f6c0 0302 	movt	r3, #2050	; 0x802
 800733a:	60fb      	str	r3, [r7, #12]
			Size    = sizeof(USB_Descriptor_Configuration_t);
 800733c:	f04f 033e 	mov.w	r3, #62	; 0x3e
 8007340:	817b      	strh	r3, [r7, #10]
			break;
 8007342:	e000      	b.n	8007346 <CALLBACK_USB_GetDescriptor+0x5a>
					Address = &ProductString;
					Size    = pgm_read_byte(&ProductString.Header.Size);
					break;
			}
#endif
			break;
 8007344:	bf00      	nop
	}

	*DescriptorAddress = Address;
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	68fa      	ldr	r2, [r7, #12]
 800734a:	601a      	str	r2, [r3, #0]
	return Size;
 800734c:	897b      	ldrh	r3, [r7, #10]
 800734e:	b21b      	sxth	r3, r3
}
 8007350:	4618      	mov	r0, r3
 8007352:	f107 0714 	add.w	r7, r7, #20
 8007356:	46bd      	mov	sp, r7
 8007358:	bc80      	pop	{r7}
 800735a:	4770      	bx	lr

0800735c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800735c:	b480      	push	{r7}
 800735e:	b083      	sub	sp, #12
 8007360:	af00      	add	r7, sp, #0
 8007362:	4603      	mov	r3, r0
 8007364:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8007366:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800736a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800736e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8007372:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8007376:	79f9      	ldrb	r1, [r7, #7]
 8007378:	f001 011f 	and.w	r1, r1, #31
 800737c:	f04f 0001 	mov.w	r0, #1
 8007380:	fa00 f101 	lsl.w	r1, r0, r1
 8007384:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8007388:	f107 070c 	add.w	r7, r7, #12
 800738c:	46bd      	mov	sp, r7
 800738e:	bc80      	pop	{r7}
 8007390:	4770      	bx	lr
 8007392:	bf00      	nop

08007394 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007394:	b480      	push	{r7}
 8007396:	b083      	sub	sp, #12
 8007398:	af00      	add	r7, sp, #0
 800739a:	4603      	mov	r3, r0
 800739c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 800739e:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80073a2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80073a6:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80073aa:	ea4f 1252 	mov.w	r2, r2, lsr #5
 80073ae:	79f9      	ldrb	r1, [r7, #7]
 80073b0:	f001 011f 	and.w	r1, r1, #31
 80073b4:	f04f 0001 	mov.w	r0, #1
 80073b8:	fa00 f101 	lsl.w	r1, r0, r1
 80073bc:	f102 0220 	add.w	r2, r2, #32
 80073c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80073c4:	f107 070c 	add.w	r7, r7, #12
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bc80      	pop	{r7}
 80073cc:	4770      	bx	lr
 80073ce:	bf00      	nop

080073d0 <USBVC001_Init>:
**                     Public Function Definitions                            **
*******************************************************************************/

/*The function initializes the USB core layer and register call backs. */
status_t USBVC001_Init(void)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b082      	sub	sp, #8
 80073d4:	af00      	add	r7, sp, #0
    status_t Status = (uint32_t)DAVEApp_SUCCESS;
 80073d6:	f04f 0300 	mov.w	r3, #0
 80073da:	607b      	str	r3, [r7, #4]

    /* Initialize the USB core driver */
    USBCORE001_Initialize(&USBVC001_OtgDevPtr);
 80073dc:	f640 002c 	movw	r0, #2092	; 0x82c
 80073e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80073e4:	f010 fcaa 	bl	8017d3c <USBCORE001_Initialize>

    if(NULL != USBVC001_OtgDevPtr)
 80073e8:	f640 032c 	movw	r3, #2092	; 0x82c
 80073ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d00c      	beq.n	8007410 <USBVC001_Init+0x40>
    {
      /* Start the Device mode*/
      USBCore001_DeviceStart(USBVC001_OtgDevPtr, &USBVC001_DeviceCb);
 80073f6:	f640 032c 	movw	r3, #2092	; 0x82c
 80073fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4618      	mov	r0, r3
 8007402:	f240 0118 	movw	r1, #24
 8007406:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800740a:	f011 f885 	bl	8018518 <USBCore001_DeviceStart>
 800740e:	e002      	b.n	8007416 <USBVC001_Init+0x46>
    }
    else
    {
      Status = (uint32_t)USBVC001_ERROR;
 8007410:	f04f 0301 	mov.w	r3, #1
 8007414:	607b      	str	r3, [r7, #4]
    }

    return Status;
 8007416:	687b      	ldr	r3, [r7, #4]
}
 8007418:	4618      	mov	r0, r3
 800741a:	f107 0708 	add.w	r7, r7, #8
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}
 8007422:	bf00      	nop

08007424 <USBVC001_SendByte>:

/* This function sends a byte to the USB host. */
status_t USBVC001_SendByte(const uint8_t DataByte)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b084      	sub	sp, #16
 8007428:	af00      	add	r7, sp, #0
 800742a:	4603      	mov	r3, r0
 800742c:	71fb      	strb	r3, [r7, #7]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 800742e:	f04f 0300 	mov.w	r3, #0
 8007432:	60fb      	str	r3, [r7, #12]

  /* Send a byte to the host. */
  if(CDC_Device_SendByte(&USBVC001_CDCInterface, DataByte)
 8007434:	79fb      	ldrb	r3, [r7, #7]
 8007436:	f240 0030 	movw	r0, #48	; 0x30
 800743a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800743e:	4619      	mov	r1, r3
 8007440:	f012 fac6 	bl	80199d0 <CDC_Device_SendByte>
 8007444:	4603      	mov	r3, r0
 8007446:	2b00      	cmp	r3, #0
 8007448:	d002      	beq.n	8007450 <USBVC001_SendByte+0x2c>
      != ENDPOINT_RWSTREAM_NoError)
  {
    Status = USBVC001_USBCDC001_ERROR;
 800744a:	f04f 0306 	mov.w	r3, #6
 800744e:	60fb      	str	r3, [r7, #12]
  }
  if(CDC_Device_Flush(&USBVC001_CDCInterface) != ENDPOINT_READYWAIT_NoError)
 8007450:	f240 0030 	movw	r0, #48	; 0x30
 8007454:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8007458:	f012 faf2 	bl	8019a40 <CDC_Device_Flush>
 800745c:	4603      	mov	r3, r0
 800745e:	2b00      	cmp	r3, #0
 8007460:	d002      	beq.n	8007468 <USBVC001_SendByte+0x44>
  {
    Status = USBVC001_USBCDC001_ERROR;
 8007462:	f04f 0306 	mov.w	r3, #6
 8007466:	60fb      	str	r3, [r7, #12]
  }

  return Status;
 8007468:	68fb      	ldr	r3, [r7, #12]
}
 800746a:	4618      	mov	r0, r3
 800746c:	f107 0710 	add.w	r7, r7, #16
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}

08007474 <USBVC001_SendData>:

/* This function sends multiple bytes to the USB host. */
status_t USBVC001_SendData(const char* const DataBuffer,
                            const uint16_t Length)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b084      	sub	sp, #16
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
 800747c:	460b      	mov	r3, r1
 800747e:	807b      	strh	r3, [r7, #2]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8007480:	f04f 0300 	mov.w	r3, #0
 8007484:	60fb      	str	r3, [r7, #12]

  do{

    if(Length == 0)
 8007486:	887b      	ldrh	r3, [r7, #2]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d103      	bne.n	8007494 <USBVC001_SendData+0x20>
    {
      Status = USBVC001_ERROR;
 800748c:	f04f 0301 	mov.w	r3, #1
 8007490:	60fb      	str	r3, [r7, #12]
      break;
 8007492:	e01b      	b.n	80074cc <USBVC001_SendData+0x58>
    }

    /* Send data to USB host.*/
    if(CDC_Device_SendData(&USBVC001_CDCInterface, (const char *)DataBuffer,
 8007494:	887b      	ldrh	r3, [r7, #2]
 8007496:	f240 0030 	movw	r0, #48	; 0x30
 800749a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800749e:	6879      	ldr	r1, [r7, #4]
 80074a0:	461a      	mov	r2, r3
 80074a2:	f012 fa6b 	bl	801997c <CDC_Device_SendData>
 80074a6:	4603      	mov	r3, r0
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d003      	beq.n	80074b4 <USBVC001_SendData+0x40>
    				 Length) != ENDPOINT_RWSTREAM_NoError)
    {
      Status = USBVC001_USBCDC001_ERROR;
 80074ac:	f04f 0306 	mov.w	r3, #6
 80074b0:	60fb      	str	r3, [r7, #12]
 80074b2:	e00b      	b.n	80074cc <USBVC001_SendData+0x58>
    }
    else if(CDC_Device_Flush(&USBVC001_CDCInterface) != ENDPOINT_READYWAIT_NoError)
 80074b4:	f240 0030 	movw	r0, #48	; 0x30
 80074b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80074bc:	f012 fac0 	bl	8019a40 <CDC_Device_Flush>
 80074c0:	4603      	mov	r3, r0
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d002      	beq.n	80074cc <USBVC001_SendData+0x58>
    {
      Status = USBVC001_USBCDC001_ERROR;
 80074c6:	f04f 0306 	mov.w	r3, #6
 80074ca:	60fb      	str	r3, [r7, #12]
    }
   
  }while(0);

  return Status;
 80074cc:	68fb      	ldr	r3, [r7, #12]
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	f107 0710 	add.w	r7, r7, #16
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}

080074d8 <USBVC001_SendString>:

/* This function sends string data to the USB host. */
status_t USBVC001_SendString(const char* const DataString)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b084      	sub	sp, #16
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 80074e0:	f04f 0300 	mov.w	r3, #0
 80074e4:	60fb      	str	r3, [r7, #12]

  do{
    /* Send string to the host */
    if(CDC_Device_SendString(&USBVC001_CDCInterface, DataString)
 80074e6:	f240 0030 	movw	r0, #48	; 0x30
 80074ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80074ee:	6879      	ldr	r1, [r7, #4]
 80074f0:	f012 fa18 	bl	8019924 <CDC_Device_SendString>
 80074f4:	4603      	mov	r3, r0
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d003      	beq.n	8007502 <USBVC001_SendString+0x2a>
        != ENDPOINT_RWSTREAM_NoError)
    {
      Status = USBVC001_USBCDC001_ERROR;
 80074fa:	f04f 0306 	mov.w	r3, #6
 80074fe:	60fb      	str	r3, [r7, #12]
 8007500:	e00b      	b.n	800751a <USBVC001_SendString+0x42>
    }
    else if(CDC_Device_Flush(&USBVC001_CDCInterface) != ENDPOINT_READYWAIT_NoError)
 8007502:	f240 0030 	movw	r0, #48	; 0x30
 8007506:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800750a:	f012 fa99 	bl	8019a40 <CDC_Device_Flush>
 800750e:	4603      	mov	r3, r0
 8007510:	2b00      	cmp	r3, #0
 8007512:	d002      	beq.n	800751a <USBVC001_SendString+0x42>
    {
      Status = USBVC001_USBCDC001_ERROR;
 8007514:	f04f 0306 	mov.w	r3, #6
 8007518:	60fb      	str	r3, [r7, #12]
    }

  }while(0);

  return Status;
 800751a:	68fb      	ldr	r3, [r7, #12]
}
 800751c:	4618      	mov	r0, r3
 800751e:	f107 0710 	add.w	r7, r7, #16
 8007522:	46bd      	mov	sp, r7
 8007524:	bd80      	pop	{r7, pc}
 8007526:	bf00      	nop

08007528 <USBVC001_ReceiveByte>:

/* This function receives a byte from the USB host.*/
status_t USBVC001_ReceiveByte(int8_t* DataByte)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b084      	sub	sp, #16
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8007530:	f04f 0300 	mov.w	r3, #0
 8007534:	60fb      	str	r3, [r7, #12]
  int16_t RxByte;

  /* Receive one byte of data */
  RxByte = CDC_Device_ReceiveByte(&USBVC001_CDCInterface);
 8007536:	f240 0030 	movw	r0, #48	; 0x30
 800753a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800753e:	f012 faf5 	bl	8019b2c <CDC_Device_ReceiveByte>
 8007542:	4603      	mov	r3, r0
 8007544:	817b      	strh	r3, [r7, #10]

  if(RxByte != -1)
 8007546:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800754a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800754e:	d004      	beq.n	800755a <USBVC001_ReceiveByte+0x32>
  {
    *DataByte = (int8_t)RxByte;
 8007550:	897b      	ldrh	r3, [r7, #10]
 8007552:	b2da      	uxtb	r2, r3
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	701a      	strb	r2, [r3, #0]
 8007558:	e002      	b.n	8007560 <USBVC001_ReceiveByte+0x38>
  }
  else
  {
    Status = USBVC001_USBCDC001_ERROR;
 800755a:	f04f 0306 	mov.w	r3, #6
 800755e:	60fb      	str	r3, [r7, #12]
  }

  return Status;
 8007560:	68fb      	ldr	r3, [r7, #12]
}
 8007562:	4618      	mov	r0, r3
 8007564:	f107 0710 	add.w	r7, r7, #16
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}

0800756c <USBVC001_ReceiveData>:

/* This function receives number of bytes from the USB host.*/
status_t USBVC001_ReceiveData(int8_t* DataBuffer, int16_t DataByte)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b084      	sub	sp, #16
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
 8007574:	460b      	mov	r3, r1
 8007576:	807b      	strh	r3, [r7, #2]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 8007578:	f04f 0300 	mov.w	r3, #0
 800757c:	60fb      	str	r3, [r7, #12]
  uint16_t BytesProcessed = 0;
 800757e:	f04f 0300 	mov.w	r3, #0
 8007582:	813b      	strh	r3, [r7, #8]
  uint8_t ret = 0;
 8007584:	f04f 0300 	mov.w	r3, #0
 8007588:	72fb      	strb	r3, [r7, #11]

  /* Fix for new read/write */
  Endpoint_SelectEndpoint(CDC_RX_EPNUM, ENDPOINT_DIR_OUT);
 800758a:	f04f 0004 	mov.w	r0, #4
 800758e:	f04f 0100 	mov.w	r1, #0
 8007592:	f011 fb79 	bl	8018c88 <Endpoint_SelectEndpoint>
  while ((ret=Endpoint_Read_Stream_LE(DataBuffer, DataByte, &BytesProcessed))==ENDPOINT_RWSTREAM_IncompleteTransfer);
 8007596:	bf00      	nop
 8007598:	887a      	ldrh	r2, [r7, #2]
 800759a:	f107 0308 	add.w	r3, r7, #8
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	4611      	mov	r1, r2
 80075a2:	461a      	mov	r2, r3
 80075a4:	f011 ff5e 	bl	8019464 <Endpoint_Read_Stream_LE>
 80075a8:	4603      	mov	r3, r0
 80075aa:	72fb      	strb	r3, [r7, #11]
 80075ac:	7afb      	ldrb	r3, [r7, #11]
 80075ae:	2b05      	cmp	r3, #5
 80075b0:	d0f2      	beq.n	8007598 <USBVC001_ReceiveData+0x2c>
  if (ret!=ENDPOINT_RWSTREAM_NoError)
 80075b2:	7afb      	ldrb	r3, [r7, #11]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d002      	beq.n	80075be <USBVC001_ReceiveData+0x52>
	return -1;
 80075b8:	f04f 33ff 	mov.w	r3, #4294967295
 80075bc:	e000      	b.n	80075c0 <USBVC001_ReceiveData+0x54>

  return Status;
 80075be:	68fb      	ldr	r3, [r7, #12]
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	f107 0710 	add.w	r7, r7, #16
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}
 80075ca:	bf00      	nop

080075cc <USBVC001_GetLineEncoding>:

/* Gets the line encoding */
status_t USBVC001_GetLineEncoding(CDC_LineEncoding_t* LineEncodingPtr)
{
 80075cc:	b480      	push	{r7}
 80075ce:	b085      	sub	sp, #20
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)DAVEApp_SUCCESS;
 80075d4:	f04f 0300 	mov.w	r3, #0
 80075d8:	60fb      	str	r3, [r7, #12]

  if ((USB_DeviceState != DEVICE_STATE_Configured) ||
 80075da:	f640 43dd 	movw	r3, #3293	; 0xcdd
 80075de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80075e2:	781b      	ldrb	r3, [r3, #0]
 80075e4:	b2db      	uxtb	r3, r3
 80075e6:	2b04      	cmp	r3, #4
 80075e8:	d109      	bne.n	80075fe <USBVC001_GetLineEncoding+0x32>
      !(USBVC001_CDCInterface.State.LineEncoding.BaudRateBPS) ||
 80075ea:	f240 0330 	movw	r3, #48	; 0x30
 80075ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80075f2:	691b      	ldr	r3, [r3, #16]
/* Gets the line encoding */
status_t USBVC001_GetLineEncoding(CDC_LineEncoding_t* LineEncodingPtr)
{
  status_t Status = (uint32_t)DAVEApp_SUCCESS;

  if ((USB_DeviceState != DEVICE_STATE_Configured) ||
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d002      	beq.n	80075fe <USBVC001_GetLineEncoding+0x32>
      !(USBVC001_CDCInterface.State.LineEncoding.BaudRateBPS) ||
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d103      	bne.n	8007606 <USBVC001_GetLineEncoding+0x3a>
        (LineEncodingPtr == NULL))
  {
    Status = USBVC001_ERROR;
 80075fe:	f04f 0301 	mov.w	r3, #1
 8007602:	60fb      	str	r3, [r7, #12]
 8007604:	e00c      	b.n	8007620 <USBVC001_GetLineEncoding+0x54>
  }
  else
  {
    memcpy(LineEncodingPtr, &USBVC001_CDCInterface.State.LineEncoding,
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	f240 0230 	movw	r2, #48	; 0x30
 800760c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007610:	f102 0210 	add.w	r2, r2, #16
 8007614:	6810      	ldr	r0, [r2, #0]
 8007616:	6018      	str	r0, [r3, #0]
 8007618:	8891      	ldrh	r1, [r2, #4]
 800761a:	7992      	ldrb	r2, [r2, #6]
 800761c:	8099      	strh	r1, [r3, #4]
 800761e:	719a      	strb	r2, [r3, #6]
                          sizeof(CDC_LineEncoding_t));
  }

  return Status;
 8007620:	68fb      	ldr	r3, [r7, #12]
}
 8007622:	4618      	mov	r0, r3
 8007624:	f107 0714 	add.w	r7, r7, #20
 8007628:	46bd      	mov	sp, r7
 800762a:	bc80      	pop	{r7}
 800762c:	4770      	bx	lr
 800762e:	bf00      	nop

08007630 <USBVC001_BytesReceived>:

/* This function checks number of bytes received from the USB host. */
uint16_t USBVC001_BytesReceived(void)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b082      	sub	sp, #8
 8007634:	af00      	add	r7, sp, #0
  uint16_t Bytes = 0;
 8007636:	f04f 0300 	mov.w	r3, #0
 800763a:	80fb      	strh	r3, [r7, #6]

  /* Check if bytes are received from host */
  NVIC_DisableIRQ(USB0_0_IRQn);
 800763c:	f04f 006b 	mov.w	r0, #107	; 0x6b
 8007640:	f7ff fea8 	bl	8007394 <NVIC_DisableIRQ>
  Bytes = CDC_Device_BytesReceived(&USBVC001_CDCInterface);
 8007644:	f240 0030 	movw	r0, #48	; 0x30
 8007648:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800764c:	f012 fa3a 	bl	8019ac4 <CDC_Device_BytesReceived>
 8007650:	4603      	mov	r3, r0
 8007652:	80fb      	strh	r3, [r7, #6]
  if(Bytes == 0)
 8007654:	88fb      	ldrh	r3, [r7, #6]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d101      	bne.n	800765e <USBVC001_BytesReceived+0x2e>
  {
    Endpoint_ClearOUT();
 800765a:	f011 f8b9 	bl	80187d0 <Endpoint_ClearOUT>
  }
  NVIC_EnableIRQ(USB0_0_IRQn);
 800765e:	f04f 006b 	mov.w	r0, #107	; 0x6b
 8007662:	f7ff fe7b 	bl	800735c <NVIC_EnableIRQ>
  
  return Bytes;
 8007666:	88fb      	ldrh	r3, [r7, #6]
}
 8007668:	4618      	mov	r0, r3
 800766a:	f107 0708 	add.w	r7, r7, #8
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}
 8007672:	bf00      	nop

08007674 <EVENT_USB_Device_Connect>:

/* Event handler for the library USB Connection event. */
void EVENT_USB_Device_Connect(void)
{
 8007674:	b480      	push	{r7}
 8007676:	af00      	add	r7, sp, #0
  /*Update the state*/
  USB_DeviceState = DEVICE_STATE_Default;
 8007678:	f640 43dd 	movw	r3, #3293	; 0xcdd
 800767c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007680:	f04f 0202 	mov.w	r2, #2
 8007684:	701a      	strb	r2, [r3, #0]
}
 8007686:	46bd      	mov	sp, r7
 8007688:	bc80      	pop	{r7}
 800768a:	4770      	bx	lr

0800768c <EVENT_USB_Device_Disconnect>:

/* Event handler for the library USB Disconnection event. */
void EVENT_USB_Device_Disconnect(void)
{
 800768c:	b480      	push	{r7}
 800768e:	af00      	add	r7, sp, #0
  /*Update the state*/
  USB_DeviceState = DEVICE_STATE_Unattached;
 8007690:	f640 43dd 	movw	r3, #3293	; 0xcdd
 8007694:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007698:	f04f 0200 	mov.w	r2, #0
 800769c:	701a      	strb	r2, [r3, #0]
}
 800769e:	46bd      	mov	sp, r7
 80076a0:	bc80      	pop	{r7}
 80076a2:	4770      	bx	lr

080076a4 <EVENT_USB_Device_ConfigurationChanged>:

/* Event handler for the library USB Configuration Changed event. */
void EVENT_USB_Device_ConfigurationChanged(void)
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b082      	sub	sp, #8
 80076a8:	af00      	add	r7, sp, #0
  bool ConfigSuccess = true;
 80076aa:	f04f 0301 	mov.w	r3, #1
 80076ae:	71fb      	strb	r3, [r7, #7]

  ConfigSuccess &= CDC_Device_ConfigureEndpoints(&USBVC001_CDCInterface);
 80076b0:	f240 0030 	movw	r0, #48	; 0x30
 80076b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80076b8:	f012 f8b0 	bl	801981c <CDC_Device_ConfigureEndpoints>
 80076bc:	4603      	mov	r3, r0
 80076be:	461a      	mov	r2, r3
 80076c0:	79fb      	ldrb	r3, [r7, #7]
 80076c2:	4013      	ands	r3, r2
 80076c4:	71fb      	strb	r3, [r7, #7]
  USB_DeviceState = DEVICE_STATE_Configured;
 80076c6:	f640 43dd 	movw	r3, #3293	; 0xcdd
 80076ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80076ce:	f04f 0204 	mov.w	r2, #4
 80076d2:	701a      	strb	r2, [r3, #0]
}
 80076d4:	f107 0708 	add.w	r7, r7, #8
 80076d8:	46bd      	mov	sp, r7
 80076da:	bd80      	pop	{r7, pc}

080076dc <EVENT_USB_Device_ControlRequest>:

/* Event handler for the library USB Control Request reception event. */
void EVENT_USB_Device_ControlRequest(void *CurrentRequest)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b082      	sub	sp, #8
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  memcpy(&USB_ControlRequest, (USB_Request_Header_t *)CurrentRequest,
 80076e4:	f640 40e0 	movw	r0, #3296	; 0xce0
 80076e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80076ec:	6879      	ldr	r1, [r7, #4]
 80076ee:	f04f 0208 	mov.w	r2, #8
 80076f2:	f01f fc21 	bl	8026f38 <memcpy>
                      sizeof(USB_ControlRequest));
  CDC_Device_ProcessControlRequest(&USBVC001_CDCInterface);
 80076f6:	f240 0030 	movw	r0, #48	; 0x30
 80076fa:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80076fe:	f011 ffdf 	bl	80196c0 <CDC_Device_ProcessControlRequest>
}
 8007702:	f107 0708 	add.w	r7, r7, #8
 8007706:	46bd      	mov	sp, r7
 8007708:	bd80      	pop	{r7, pc}
 800770a:	bf00      	nop

0800770c <EVENT_USB_Device_SetAddress>:

/* Event handler for the library USB Control Request reception event. */
void EVENT_USB_Device_SetAddress(void)
{
 800770c:	b480      	push	{r7}
 800770e:	af00      	add	r7, sp, #0
  USB_DeviceState = DEVICE_STATE_Addressed;
 8007710:	f640 43dd 	movw	r3, #3293	; 0xcdd
 8007714:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007718:	f04f 0203 	mov.w	r2, #3
 800771c:	701a      	strb	r2, [r3, #0]
}
 800771e:	46bd      	mov	sp, r7
 8007720:	bc80      	pop	{r7}
 8007722:	4770      	bx	lr

08007724 <USBLD001_Timer_CallBack>:
#else

static volatile bool TimerExpire;

void USBLD001_Timer_CallBack(void* Temp)
{
 8007724:	b480      	push	{r7}
 8007726:	b083      	sub	sp, #12
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
  TimerExpire = 0;
 800772c:	f640 0330 	movw	r3, #2096	; 0x830
 8007730:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007734:	f04f 0200 	mov.w	r2, #0
 8007738:	701a      	strb	r2, [r3, #0]
}
 800773a:	f107 070c 	add.w	r7, r7, #12
 800773e:	46bd      	mov	sp, r7
 8007740:	bc80      	pop	{r7}
 8007742:	4770      	bx	lr

08007744 <USBLD001_lDelay>:

/**
 * This function is used to some delay in RTOS or NON-RTOS environment.
 */
void USBLD001_lDelay(uint32_t DelayTime)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b084      	sub	sp, #16
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
  handle_t TimerId;
  status_t Status;
  TimerExpire = 1;
 800774c:	f640 0330 	movw	r3, #2096	; 0x830
 8007750:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007754:	f04f 0201 	mov.w	r2, #1
 8007758:	701a      	strb	r2, [r3, #0]
  TimerId = SYSTM001_CreateTimer(DelayTime,SYSTM001_ONE_SHOT,USBLD001_Timer_CallBack,NULL);
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	f04f 0100 	mov.w	r1, #0
 8007760:	f247 7225 	movw	r2, #30501	; 0x7725
 8007764:	f6c0 0200 	movt	r2, #2048	; 0x800
 8007768:	f04f 0300 	mov.w	r3, #0
 800776c:	f013 fb6c 	bl	801ae48 <SYSTM001_CreateTimer>
 8007770:	60f8      	str	r0, [r7, #12]
  if(TimerId != 0)
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d019      	beq.n	80077ac <USBLD001_lDelay+0x68>
  {
    /* Timer is created successfully */
    Status = SYSTM001_StartTimer(TimerId);
 8007778:	68f8      	ldr	r0, [r7, #12]
 800777a:	f013 fc35 	bl	801afe8 <SYSTM001_StartTimer>
 800777e:	60b8      	str	r0, [r7, #8]
    if(Status == DAVEApp_SUCCESS)
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d112      	bne.n	80077ac <USBLD001_lDelay+0x68>
    {
      /* Wait in infinite loop till the timer expires */
      while(TimerExpire)
 8007786:	bf00      	nop
 8007788:	f640 0330 	movw	r3, #2096	; 0x830
 800778c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007790:	781b      	ldrb	r3, [r3, #0]
 8007792:	b2db      	uxtb	r3, r3
 8007794:	2b00      	cmp	r3, #0
 8007796:	d1f7      	bne.n	8007788 <USBLD001_lDelay+0x44>
      {
      }
      /* stop the timer */
      Status = SYSTM001_StopTimer(TimerId);
 8007798:	68f8      	ldr	r0, [r7, #12]
 800779a:	f013 fc7f 	bl	801b09c <SYSTM001_StopTimer>
 800779e:	60b8      	str	r0, [r7, #8]
      /* Delete the Timer*/
      if(Status == DAVEApp_SUCCESS)
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d102      	bne.n	80077ac <USBLD001_lDelay+0x68>
      {
        SYSTM001_DeleteTimer(TimerId);
 80077a6:	68f8      	ldr	r0, [r7, #12]
 80077a8:	f013 fcc0 	bl	801b12c <SYSTM001_DeleteTimer>
      }
         
    }
  }
}
 80077ac:	f107 0710 	add.w	r7, r7, #16
 80077b0:	46bd      	mov	sp, r7
 80077b2:	bd80      	pop	{r7, pc}

080077b4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b083      	sub	sp, #12
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	4603      	mov	r3, r0
 80077bc:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80077be:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80077c2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80077c6:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80077ca:	ea4f 1252 	mov.w	r2, r2, lsr #5
 80077ce:	79f9      	ldrb	r1, [r7, #7]
 80077d0:	f001 011f 	and.w	r1, r1, #31
 80077d4:	f04f 0001 	mov.w	r0, #1
 80077d8:	fa00 f101 	lsl.w	r1, r0, r1
 80077dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80077e0:	f107 070c 	add.w	r7, r7, #12
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bc80      	pop	{r7}
 80077e8:	4770      	bx	lr
 80077ea:	bf00      	nop

080077ec <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80077ec:	b480      	push	{r7}
 80077ee:	b083      	sub	sp, #12
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	4603      	mov	r3, r0
 80077f4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 80077f6:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80077fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80077fe:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8007802:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8007806:	79f9      	ldrb	r1, [r7, #7]
 8007808:	f001 011f 	and.w	r1, r1, #31
 800780c:	f04f 0001 	mov.w	r0, #1
 8007810:	fa00 f101 	lsl.w	r1, r0, r1
 8007814:	f102 0220 	add.w	r2, r2, #32
 8007818:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800781c:	f107 070c 	add.w	r7, r7, #12
 8007820:	46bd      	mov	sp, r7
 8007822:	bc80      	pop	{r7}
 8007824:	4770      	bx	lr
 8007826:	bf00      	nop

08007828 <DWC_MEMSET>:


/* MISC */

void *DWC_MEMSET(void *dest, uint8_t byte, uint32_t size)
{
 8007828:	b580      	push	{r7, lr}
 800782a:	b084      	sub	sp, #16
 800782c:	af00      	add	r7, sp, #0
 800782e:	60f8      	str	r0, [r7, #12]
 8007830:	460b      	mov	r3, r1
 8007832:	607a      	str	r2, [r7, #4]
 8007834:	72fb      	strb	r3, [r7, #11]
	return memset(dest, byte, size);
 8007836:	7afb      	ldrb	r3, [r7, #11]
 8007838:	68f8      	ldr	r0, [r7, #12]
 800783a:	4619      	mov	r1, r3
 800783c:	687a      	ldr	r2, [r7, #4]
 800783e:	f01f fce9 	bl	8027214 <memset>
 8007842:	4603      	mov	r3, r0
}
 8007844:	4618      	mov	r0, r3
 8007846:	f107 0710 	add.w	r7, r7, #16
 800784a:	46bd      	mov	sp, r7
 800784c:	bd80      	pop	{r7, pc}
 800784e:	bf00      	nop

08007850 <DWC_MEMCPY>:

void *DWC_MEMCPY(void *dest, void const *src, uint32_t size)
{
 8007850:	b580      	push	{r7, lr}
 8007852:	b084      	sub	sp, #16
 8007854:	af00      	add	r7, sp, #0
 8007856:	60f8      	str	r0, [r7, #12]
 8007858:	60b9      	str	r1, [r7, #8]
 800785a:	607a      	str	r2, [r7, #4]
	return memcpy(dest, src, size);
 800785c:	68f8      	ldr	r0, [r7, #12]
 800785e:	68b9      	ldr	r1, [r7, #8]
 8007860:	687a      	ldr	r2, [r7, #4]
 8007862:	f01f fb69 	bl	8026f38 <memcpy>
 8007866:	4603      	mov	r3, r0
}
 8007868:	4618      	mov	r0, r3
 800786a:	f107 0710 	add.w	r7, r7, #16
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}
 8007872:	bf00      	nop

08007874 <DWC_MEMMOVE>:

void *DWC_MEMMOVE(void *dest, void *src, uint32_t size)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b084      	sub	sp, #16
 8007878:	af00      	add	r7, sp, #0
 800787a:	60f8      	str	r0, [r7, #12]
 800787c:	60b9      	str	r1, [r7, #8]
 800787e:	607a      	str	r2, [r7, #4]
	return memmove(dest, src, size);
 8007880:	68f8      	ldr	r0, [r7, #12]
 8007882:	68b9      	ldr	r1, [r7, #8]
 8007884:	687a      	ldr	r2, [r7, #4]
 8007886:	f01f fbf9 	bl	802707c <memmove>
 800788a:	4603      	mov	r3, r0
}
 800788c:	4618      	mov	r0, r3
 800788e:	f107 0710 	add.w	r7, r7, #16
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}
 8007896:	bf00      	nop

08007898 <DWC_MEMCMP>:

int DWC_MEMCMP(void *m1, void *m2, uint32_t size)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b084      	sub	sp, #16
 800789c:	af00      	add	r7, sp, #0
 800789e:	60f8      	str	r0, [r7, #12]
 80078a0:	60b9      	str	r1, [r7, #8]
 80078a2:	607a      	str	r2, [r7, #4]
	return memcmp(m1, m2, size);
 80078a4:	68f8      	ldr	r0, [r7, #12]
 80078a6:	68b9      	ldr	r1, [r7, #8]
 80078a8:	687a      	ldr	r2, [r7, #4]
 80078aa:	f01f fae9 	bl	8026e80 <memcmp>
 80078ae:	4603      	mov	r3, r0
}
 80078b0:	4618      	mov	r0, r3
 80078b2:	f107 0710 	add.w	r7, r7, #16
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bd80      	pop	{r7, pc}
 80078ba:	bf00      	nop

080078bc <DWC_STRNCMP>:

int DWC_STRNCMP(void *s1, void *s2, uint32_t size)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b084      	sub	sp, #16
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	60f8      	str	r0, [r7, #12]
 80078c4:	60b9      	str	r1, [r7, #8]
 80078c6:	607a      	str	r2, [r7, #4]
	return strncmp(s1, s2, size);
 80078c8:	68f8      	ldr	r0, [r7, #12]
 80078ca:	68b9      	ldr	r1, [r7, #8]
 80078cc:	687a      	ldr	r2, [r7, #4]
 80078ce:	f01f fefd 	bl	80276cc <strncmp>
 80078d2:	4603      	mov	r3, r0
}
 80078d4:	4618      	mov	r0, r3
 80078d6:	f107 0710 	add.w	r7, r7, #16
 80078da:	46bd      	mov	sp, r7
 80078dc:	bd80      	pop	{r7, pc}
 80078de:	bf00      	nop

080078e0 <DWC_STRCMP>:

int DWC_STRCMP(void *s1, void *s2)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b082      	sub	sp, #8
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
 80078e8:	6039      	str	r1, [r7, #0]
	return strcmp(s1, s2);
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	6839      	ldr	r1, [r7, #0]
 80078ee:	f01f fd71 	bl	80273d4 <strcmp>
 80078f2:	4603      	mov	r3, r0
}
 80078f4:	4618      	mov	r0, r3
 80078f6:	f107 0708 	add.w	r7, r7, #8
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bd80      	pop	{r7, pc}
 80078fe:	bf00      	nop

08007900 <DWC_STRLEN>:

int DWC_STRLEN(char const *str)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b082      	sub	sp, #8
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
	return strlen(str);
 8007908:	6878      	ldr	r0, [r7, #4]
 800790a:	f01f feaf 	bl	802766c <strlen>
 800790e:	4603      	mov	r3, r0
}
 8007910:	4618      	mov	r0, r3
 8007912:	f107 0708 	add.w	r7, r7, #8
 8007916:	46bd      	mov	sp, r7
 8007918:	bd80      	pop	{r7, pc}
 800791a:	bf00      	nop

0800791c <DWC_STRCPY>:

char *DWC_STRCPY(char *to, char const *from)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b082      	sub	sp, #8
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
 8007924:	6039      	str	r1, [r7, #0]
	return strcpy(to, from);
 8007926:	6878      	ldr	r0, [r7, #4]
 8007928:	6839      	ldr	r1, [r7, #0]
 800792a:	f01f fe41 	bl	80275b0 <strcpy>
 800792e:	4603      	mov	r3, r0
}
 8007930:	4618      	mov	r0, r3
 8007932:	f107 0708 	add.w	r7, r7, #8
 8007936:	46bd      	mov	sp, r7
 8007938:	bd80      	pop	{r7, pc}
 800793a:	bf00      	nop

0800793c <DWC_STRDUP>:

char *DWC_STRDUP(char const *str)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b084      	sub	sp, #16
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
	int len = DWC_STRLEN(str) + 1;
 8007944:	6878      	ldr	r0, [r7, #4]
 8007946:	f7ff ffdb 	bl	8007900 <DWC_STRLEN>
 800794a:	4603      	mov	r3, r0
 800794c:	f103 0301 	add.w	r3, r3, #1
 8007950:	60fb      	str	r3, [r7, #12]
	char *new = DWC_ALLOC_ATOMIC(len);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	f04f 0000 	mov.w	r0, #0
 8007958:	4619      	mov	r1, r3
 800795a:	f000 f861 	bl	8007a20 <__DWC_ALLOC_ATOMIC>
 800795e:	60b8      	str	r0, [r7, #8]

	if (!new) {
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d102      	bne.n	800796c <DWC_STRDUP+0x30>
		return NULL;
 8007966:	f04f 0300 	mov.w	r3, #0
 800796a:	e006      	b.n	800797a <DWC_STRDUP+0x3e>
	}

	DWC_MEMCPY(new, str, len);
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	68b8      	ldr	r0, [r7, #8]
 8007970:	6879      	ldr	r1, [r7, #4]
 8007972:	461a      	mov	r2, r3
 8007974:	f7ff ff6c 	bl	8007850 <DWC_MEMCPY>
	return new;
 8007978:	68bb      	ldr	r3, [r7, #8]
}
 800797a:	4618      	mov	r0, r3
 800797c:	f107 0710 	add.w	r7, r7, #16
 8007980:	46bd      	mov	sp, r7
 8007982:	bd80      	pop	{r7, pc}

08007984 <__DWC_DMA_ALLOC>:


/* dwc_mem.h */

void *__DWC_DMA_ALLOC(void *dma_ctx, uint32_t size, dwc_dma_t *dma_addr)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b086      	sub	sp, #24
 8007988:	af00      	add	r7, sp, #0
 800798a:	60f8      	str	r0, [r7, #12]
 800798c:	60b9      	str	r1, [r7, #8]
 800798e:	607a      	str	r2, [r7, #4]
	memset(buf, 0, (size_t)size);
	return buf;
#endif
#ifdef USE_IFX_DEV 
	void *buf;
	buf = __DWC_ALLOC(NULL,size);
 8007990:	f04f 0000 	mov.w	r0, #0
 8007994:	68b9      	ldr	r1, [r7, #8]
 8007996:	f000 f827 	bl	80079e8 <__DWC_ALLOC>
 800799a:	6178      	str	r0, [r7, #20]
	if(NULL != dma_addr)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d002      	beq.n	80079a8 <__DWC_DMA_ALLOC+0x24>
	{
		*dma_addr = (uint32_t)buf;
 80079a2:	697a      	ldr	r2, [r7, #20]
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	601a      	str	r2, [r3, #0]
	}
	return buf;
 80079a8:	697b      	ldr	r3, [r7, #20]
#endif
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	f107 0718 	add.w	r7, r7, #24
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}

080079b4 <__DWC_DMA_ALLOC_ATOMIC>:

void *__DWC_DMA_ALLOC_ATOMIC(void *dma_ctx, uint32_t size, dwc_dma_t *dma_addr)
{
 80079b4:	b480      	push	{r7}
 80079b6:	b085      	sub	sp, #20
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	60f8      	str	r0, [r7, #12]
 80079bc:	60b9      	str	r1, [r7, #8]
 80079be:	607a      	str	r2, [r7, #4]
	return buf;
#endif

#ifdef USE_IFX_DEV 
	/* To remove compile time warning */
	return NULL;
 80079c0:	f04f 0300 	mov.w	r3, #0
#endif
}
 80079c4:	4618      	mov	r0, r3
 80079c6:	f107 0714 	add.w	r7, r7, #20
 80079ca:	46bd      	mov	sp, r7
 80079cc:	bc80      	pop	{r7}
 80079ce:	4770      	bx	lr

080079d0 <__DWC_DMA_FREE>:

void __DWC_DMA_FREE(void *dma_ctx, uint32_t size, void *virt_addr, dwc_dma_t dma_addr)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b085      	sub	sp, #20
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	60f8      	str	r0, [r7, #12]
 80079d8:	60b9      	str	r1, [r7, #8]
 80079da:	607a      	str	r2, [r7, #4]
 80079dc:	603b      	str	r3, [r7, #0]
#ifndef USE_IFX_DEV 
	dma_free_coherent(dma_ctx, size, virt_addr, dma_addr);
#endif
}
 80079de:	f107 0714 	add.w	r7, r7, #20
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bc80      	pop	{r7}
 80079e6:	4770      	bx	lr

080079e8 <__DWC_ALLOC>:

void *__DWC_ALLOC(void *mem_ctx, uint32_t size)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b084      	sub	sp, #16
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
 80079f0:	6039      	str	r1, [r7, #0]
#ifdef USE_IFX_DEV 
	void * buf = malloc(size);
 80079f2:	6838      	ldr	r0, [r7, #0]
 80079f4:	f01f fa34 	bl	8026e60 <malloc>
 80079f8:	4603      	mov	r3, r0
 80079fa:	60fb      	str	r3, [r7, #12]
  if(buf != NULL)
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d007      	beq.n	8007a12 <__DWC_ALLOC+0x2a>
  {
    memset(buf, 0, size);
 8007a02:	68f8      	ldr	r0, [r7, #12]
 8007a04:	f04f 0100 	mov.w	r1, #0
 8007a08:	683a      	ldr	r2, [r7, #0]
 8007a0a:	f01f fc03 	bl	8027214 <memset>
    return buf;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	e001      	b.n	8007a16 <__DWC_ALLOC+0x2e>
  }
  else
  {
    return NULL;
 8007a12:	f04f 0300 	mov.w	r3, #0
  }
#else
	return kzalloc(size, GFP_KERNEL);
#endif
}
 8007a16:	4618      	mov	r0, r3
 8007a18:	f107 0710 	add.w	r7, r7, #16
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	bd80      	pop	{r7, pc}

08007a20 <__DWC_ALLOC_ATOMIC>:

void *__DWC_ALLOC_ATOMIC(void *mem_ctx, uint32_t size)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b082      	sub	sp, #8
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
 8007a28:	6039      	str	r1, [r7, #0]
#ifdef USE_IFX_DEV 
	return malloc(size);
 8007a2a:	6838      	ldr	r0, [r7, #0]
 8007a2c:	f01f fa18 	bl	8026e60 <malloc>
 8007a30:	4603      	mov	r3, r0
#else
	return kzalloc(size, GFP_ATOMIC);
#endif
	
}
 8007a32:	4618      	mov	r0, r3
 8007a34:	f107 0708 	add.w	r7, r7, #8
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bd80      	pop	{r7, pc}

08007a3c <__DWC_FREE>:

void __DWC_FREE(void *mem_ctx, void *addr)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b082      	sub	sp, #8
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
 8007a44:	6039      	str	r1, [r7, #0]
#ifdef USE_IFX_DEV 
	free(addr);
 8007a46:	6838      	ldr	r0, [r7, #0]
 8007a48:	f01f fa12 	bl	8026e70 <free>
#else
	kfree(addr);
#endif
}
 8007a4c:	f107 0708 	add.w	r7, r7, #8
 8007a50:	46bd      	mov	sp, r7
 8007a52:	bd80      	pop	{r7, pc}

08007a54 <DWC_CPU_TO_LE32>:


/* Byte Ordering Conversions */

uint32_t DWC_CPU_TO_LE32(uint32_t *p)
{
 8007a54:	b480      	push	{r7}
 8007a56:	b085      	sub	sp, #20
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
#ifdef __LITTLE_ENDIAN
	return *p;
#else
	uint8_t *u_p = (uint8_t *)p;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	60fb      	str	r3, [r7, #12]

	return (u_p[3] | (u_p[2] << 8) | (u_p[1] << 16) | (u_p[0] << 24));
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	f103 0303 	add.w	r3, r3, #3
 8007a66:	781b      	ldrb	r3, [r3, #0]
 8007a68:	461a      	mov	r2, r3
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	f103 0302 	add.w	r3, r3, #2
 8007a70:	781b      	ldrb	r3, [r3, #0]
 8007a72:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8007a76:	431a      	orrs	r2, r3
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	f103 0301 	add.w	r3, r3, #1
 8007a7e:	781b      	ldrb	r3, [r3, #0]
 8007a80:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8007a84:	431a      	orrs	r2, r3
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	781b      	ldrb	r3, [r3, #0]
 8007a8a:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8007a8e:	4313      	orrs	r3, r2
#endif
}
 8007a90:	4618      	mov	r0, r3
 8007a92:	f107 0714 	add.w	r7, r7, #20
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bc80      	pop	{r7}
 8007a9a:	4770      	bx	lr

08007a9c <DWC_CPU_TO_BE32>:

uint32_t DWC_CPU_TO_BE32(uint32_t *p)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b085      	sub	sp, #20
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
#ifdef __BIG_ENDIAN
	return *p;
#else
	uint8_t *u_p = (uint8_t *)p;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	60fb      	str	r3, [r7, #12]

	return (u_p[3] | (u_p[2] << 8) | (u_p[1] << 16) | (u_p[0] << 24));
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	f103 0303 	add.w	r3, r3, #3
 8007aae:	781b      	ldrb	r3, [r3, #0]
 8007ab0:	461a      	mov	r2, r3
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	f103 0302 	add.w	r3, r3, #2
 8007ab8:	781b      	ldrb	r3, [r3, #0]
 8007aba:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8007abe:	431a      	orrs	r2, r3
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	f103 0301 	add.w	r3, r3, #1
 8007ac6:	781b      	ldrb	r3, [r3, #0]
 8007ac8:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8007acc:	431a      	orrs	r2, r3
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	781b      	ldrb	r3, [r3, #0]
 8007ad2:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8007ad6:	4313      	orrs	r3, r2
#endif
}
 8007ad8:	4618      	mov	r0, r3
 8007ada:	f107 0714 	add.w	r7, r7, #20
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bc80      	pop	{r7}
 8007ae2:	4770      	bx	lr

08007ae4 <DWC_LE32_TO_CPU>:

uint32_t DWC_LE32_TO_CPU(uint32_t *p)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b085      	sub	sp, #20
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
#ifdef __LITTLE_ENDIAN
	return *p;
#else
	uint8_t *u_p = (uint8_t *)p;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	60fb      	str	r3, [r7, #12]

	return (u_p[3] | (u_p[2] << 8) | (u_p[1] << 16) | (u_p[0] << 24));
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	f103 0303 	add.w	r3, r3, #3
 8007af6:	781b      	ldrb	r3, [r3, #0]
 8007af8:	461a      	mov	r2, r3
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	f103 0302 	add.w	r3, r3, #2
 8007b00:	781b      	ldrb	r3, [r3, #0]
 8007b02:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8007b06:	431a      	orrs	r2, r3
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f103 0301 	add.w	r3, r3, #1
 8007b0e:	781b      	ldrb	r3, [r3, #0]
 8007b10:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8007b14:	431a      	orrs	r2, r3
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	781b      	ldrb	r3, [r3, #0]
 8007b1a:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8007b1e:	4313      	orrs	r3, r2
#endif
}
 8007b20:	4618      	mov	r0, r3
 8007b22:	f107 0714 	add.w	r7, r7, #20
 8007b26:	46bd      	mov	sp, r7
 8007b28:	bc80      	pop	{r7}
 8007b2a:	4770      	bx	lr

08007b2c <DWC_BE32_TO_CPU>:

uint32_t DWC_BE32_TO_CPU(uint32_t *p)
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b085      	sub	sp, #20
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
#ifdef __BIG_ENDIAN
	return *p;
#else
	uint8_t *u_p = (uint8_t *)p;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	60fb      	str	r3, [r7, #12]

	return (u_p[3] | (u_p[2] << 8) | (u_p[1] << 16) | (u_p[0] << 24));
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f103 0303 	add.w	r3, r3, #3
 8007b3e:	781b      	ldrb	r3, [r3, #0]
 8007b40:	461a      	mov	r2, r3
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	f103 0302 	add.w	r3, r3, #2
 8007b48:	781b      	ldrb	r3, [r3, #0]
 8007b4a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8007b4e:	431a      	orrs	r2, r3
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	f103 0301 	add.w	r3, r3, #1
 8007b56:	781b      	ldrb	r3, [r3, #0]
 8007b58:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8007b5c:	431a      	orrs	r2, r3
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	781b      	ldrb	r3, [r3, #0]
 8007b62:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8007b66:	4313      	orrs	r3, r2
#endif
}
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f107 0714 	add.w	r7, r7, #20
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bc80      	pop	{r7}
 8007b72:	4770      	bx	lr

08007b74 <DWC_CPU_TO_LE16>:

uint16_t DWC_CPU_TO_LE16(uint16_t *p)
{
 8007b74:	b480      	push	{r7}
 8007b76:	b085      	sub	sp, #20
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
#ifdef __LITTLE_ENDIAN
	return *p;
#else
	uint8_t *u_p = (uint8_t *)p;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	60fb      	str	r3, [r7, #12]
	return (u_p[1] | (u_p[0] << 8));
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	f103 0301 	add.w	r3, r3, #1
 8007b86:	781b      	ldrb	r3, [r3, #0]
 8007b88:	461a      	mov	r2, r3
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	781b      	ldrb	r3, [r3, #0]
 8007b8e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8007b92:	b29b      	uxth	r3, r3
 8007b94:	4313      	orrs	r3, r2
 8007b96:	b29b      	uxth	r3, r3
 8007b98:	b29b      	uxth	r3, r3
#endif
}
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	f107 0714 	add.w	r7, r7, #20
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	bc80      	pop	{r7}
 8007ba4:	4770      	bx	lr
 8007ba6:	bf00      	nop

08007ba8 <DWC_CPU_TO_BE16>:

uint16_t DWC_CPU_TO_BE16(uint16_t *p)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b085      	sub	sp, #20
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
#ifdef __BIG_ENDIAN
	return *p;
#else
	uint8_t *u_p = (uint8_t *)p;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	60fb      	str	r3, [r7, #12]
	return (u_p[1] | (u_p[0] << 8));
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	f103 0301 	add.w	r3, r3, #1
 8007bba:	781b      	ldrb	r3, [r3, #0]
 8007bbc:	461a      	mov	r2, r3
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	781b      	ldrb	r3, [r3, #0]
 8007bc2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8007bc6:	b29b      	uxth	r3, r3
 8007bc8:	4313      	orrs	r3, r2
 8007bca:	b29b      	uxth	r3, r3
 8007bcc:	b29b      	uxth	r3, r3
#endif
}
 8007bce:	4618      	mov	r0, r3
 8007bd0:	f107 0714 	add.w	r7, r7, #20
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	bc80      	pop	{r7}
 8007bd8:	4770      	bx	lr
 8007bda:	bf00      	nop

08007bdc <DWC_LE16_TO_CPU>:

uint16_t DWC_LE16_TO_CPU(uint16_t *p)
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b085      	sub	sp, #20
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
#ifdef __LITTLE_ENDIAN
	return *p;
#else
	uint8_t *u_p = (uint8_t *)p;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	60fb      	str	r3, [r7, #12]
	return (u_p[1] | (u_p[0] << 8));
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	f103 0301 	add.w	r3, r3, #1
 8007bee:	781b      	ldrb	r3, [r3, #0]
 8007bf0:	461a      	mov	r2, r3
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	781b      	ldrb	r3, [r3, #0]
 8007bf6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8007bfa:	b29b      	uxth	r3, r3
 8007bfc:	4313      	orrs	r3, r2
 8007bfe:	b29b      	uxth	r3, r3
 8007c00:	b29b      	uxth	r3, r3
#endif
}
 8007c02:	4618      	mov	r0, r3
 8007c04:	f107 0714 	add.w	r7, r7, #20
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bc80      	pop	{r7}
 8007c0c:	4770      	bx	lr
 8007c0e:	bf00      	nop

08007c10 <DWC_BE16_TO_CPU>:

uint16_t DWC_BE16_TO_CPU(uint16_t *p)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b085      	sub	sp, #20
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
#ifdef __BIG_ENDIAN
	return *p;
#else
	uint8_t *u_p = (uint8_t *)p;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	60fb      	str	r3, [r7, #12]
	return (u_p[1] | (u_p[0] << 8));
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	f103 0301 	add.w	r3, r3, #1
 8007c22:	781b      	ldrb	r3, [r3, #0]
 8007c24:	461a      	mov	r2, r3
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	781b      	ldrb	r3, [r3, #0]
 8007c2a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8007c2e:	b29b      	uxth	r3, r3
 8007c30:	4313      	orrs	r3, r2
 8007c32:	b29b      	uxth	r3, r3
 8007c34:	b29b      	uxth	r3, r3
#endif
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	f107 0714 	add.w	r7, r7, #20
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bc80      	pop	{r7}
 8007c40:	4770      	bx	lr
 8007c42:	bf00      	nop

08007c44 <DWC_READ_REG32>:


/* Registers */

uint32_t DWC_READ_REG32(uint32_t volatile *reg)
{
 8007c44:	b480      	push	{r7}
 8007c46:	b083      	sub	sp, #12
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
#ifdef USE_IFX_DEV 
	return ((*(uint32_t *)reg));
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
#else
	return readl(reg);
#endif
}
 8007c50:	4618      	mov	r0, r3
 8007c52:	f107 070c 	add.w	r7, r7, #12
 8007c56:	46bd      	mov	sp, r7
 8007c58:	bc80      	pop	{r7}
 8007c5a:	4770      	bx	lr

08007c5c <DWC_WRITE_REG32>:

void DWC_WRITE_REG32(uint32_t volatile *reg, uint32_t value)
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b083      	sub	sp, #12
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
 8007c64:	6039      	str	r1, [r7, #0]
#ifdef USE_IFX_DEV 
	*(uint32_t *)reg = value;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	683a      	ldr	r2, [r7, #0]
 8007c6a:	601a      	str	r2, [r3, #0]
#else
	writel(value, reg);
#endif
}
 8007c6c:	f107 070c 	add.w	r7, r7, #12
 8007c70:	46bd      	mov	sp, r7
 8007c72:	bc80      	pop	{r7}
 8007c74:	4770      	bx	lr
 8007c76:	bf00      	nop

08007c78 <DWC_MODIFY_REG32>:

void DWC_MODIFY_REG32(uint32_t volatile *reg, uint32_t clear_mask, uint32_t set_mask)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b084      	sub	sp, #16
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	60f8      	str	r0, [r7, #12]
 8007c80:	60b9      	str	r1, [r7, #8]
 8007c82:	607a      	str	r2, [r7, #4]
#ifdef USE_IFX_DEV 
	DWC_WRITE_REG32(reg, (DWC_READ_REG32(reg) & ~clear_mask) | set_mask);
 8007c84:	68f8      	ldr	r0, [r7, #12]
 8007c86:	f7ff ffdd 	bl	8007c44 <DWC_READ_REG32>
 8007c8a:	4602      	mov	r2, r0
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	ea6f 0303 	mvn.w	r3, r3
 8007c92:	401a      	ands	r2, r3
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	4313      	orrs	r3, r2
 8007c98:	68f8      	ldr	r0, [r7, #12]
 8007c9a:	4619      	mov	r1, r3
 8007c9c:	f7ff ffde 	bl	8007c5c <DWC_WRITE_REG32>
#else
	writel((readl(reg) & ~clear_mask) | set_mask, reg);
#endif
}
 8007ca0:	f107 0710 	add.w	r7, r7, #16
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}

08007ca8 <DWC_SPINLOCK_ALLOC>:


/* Locking */

dwc_spinlock_t *DWC_SPINLOCK_ALLOC(void)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	af00      	add	r7, sp, #0

#endif

#ifdef USE_IFX_DEV 
	/* To remove compile time warning */
	return ((dwc_spinlock_t *)1);
 8007cac:	f04f 0301 	mov.w	r3, #1
#endif
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bc80      	pop	{r7}
 8007cb6:	4770      	bx	lr

08007cb8 <DWC_SPINLOCK_FREE>:

void DWC_SPINLOCK_FREE(dwc_spinlock_t *lock)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b083      	sub	sp, #12
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV 
#if defined(CONFIG_PREEMPT) || defined(CONFIG_SMP)
	DWC_FREE(lock);
#endif
#endif
}
 8007cc0:	f107 070c 	add.w	r7, r7, #12
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	bc80      	pop	{r7}
 8007cc8:	4770      	bx	lr
 8007cca:	bf00      	nop

08007ccc <DWC_SPINLOCK>:

void DWC_SPINLOCK(dwc_spinlock_t *lock)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b083      	sub	sp, #12
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV
#if defined(CONFIG_PREEMPT) || defined(CONFIG_SMP)
	spin_lock((spinlock_t *)lock);
#endif
#endif
}
 8007cd4:	f107 070c 	add.w	r7, r7, #12
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	bc80      	pop	{r7}
 8007cdc:	4770      	bx	lr
 8007cde:	bf00      	nop

08007ce0 <DWC_SPINUNLOCK>:

void DWC_SPINUNLOCK(dwc_spinlock_t *lock)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b083      	sub	sp, #12
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV
#if defined(CONFIG_PREEMPT) || defined(CONFIG_SMP)
	spin_unlock((spinlock_t *)lock);
#endif
#endif						 
}
 8007ce8:	f107 070c 	add.w	r7, r7, #12
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bc80      	pop	{r7}
 8007cf0:	4770      	bx	lr
 8007cf2:	bf00      	nop

08007cf4 <DWC_SPINLOCK_IRQSAVE>:

void DWC_SPINLOCK_IRQSAVE(dwc_spinlock_t *lock, dwc_irqflags_t *flags)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b082      	sub	sp, #8
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
 8007cfc:	6039      	str	r1, [r7, #0]
#ifdef USE_IFX_DEV 
	NVIC_DisableIRQ(USB0_0_IRQn);
 8007cfe:	f04f 006b 	mov.w	r0, #107	; 0x6b
 8007d02:	f7ff fd73 	bl	80077ec <NVIC_DisableIRQ>
#else
	local_irq_save(f);
#endif
	*flags = f;
#endif
}
 8007d06:	f107 0708 	add.w	r7, r7, #8
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bd80      	pop	{r7, pc}
 8007d0e:	bf00      	nop

08007d10 <DWC_SPINUNLOCK_IRQRESTORE>:

void DWC_SPINUNLOCK_IRQRESTORE(dwc_spinlock_t *lock, dwc_irqflags_t flags)
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b082      	sub	sp, #8
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
 8007d18:	6039      	str	r1, [r7, #0]
#ifdef USE_IFX_DEV 
	NVIC_EnableIRQ(USB0_0_IRQn);
 8007d1a:	f04f 006b 	mov.w	r0, #107	; 0x6b
 8007d1e:	f7ff fd49 	bl	80077b4 <NVIC_EnableIRQ>
#else
	local_irq_restore(flags);
#endif

#endif
}
 8007d22:	f107 0708 	add.w	r7, r7, #8
 8007d26:	46bd      	mov	sp, r7
 8007d28:	bd80      	pop	{r7, pc}
 8007d2a:	bf00      	nop

08007d2c <DWC_MUTEX_ALLOC>:

dwc_mutex_t *DWC_MUTEX_ALLOC(void)
{
 8007d2c:	b480      	push	{r7}
 8007d2e:	af00      	add	r7, sp, #0

	m = (struct mutex *)mutex;
	mutex_init(m);
	return mutex;
#endif
	return NULL;
 8007d30:	f04f 0300 	mov.w	r3, #0
}
 8007d34:	4618      	mov	r0, r3
 8007d36:	46bd      	mov	sp, r7
 8007d38:	bc80      	pop	{r7}
 8007d3a:	4770      	bx	lr

08007d3c <DWC_MUTEX_FREE>:

#if (defined(DWC_LINUX) && defined(CONFIG_DEBUG_MUTEXES))
#else
void DWC_MUTEX_FREE(dwc_mutex_t *mutex)
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b083      	sub	sp, #12
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV
	mutex_destroy((struct mutex *)mutex);
	DWC_FREE(mutex);
#endif
}
 8007d44:	f107 070c 	add.w	r7, r7, #12
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	bc80      	pop	{r7}
 8007d4c:	4770      	bx	lr
 8007d4e:	bf00      	nop

08007d50 <DWC_MUTEX_LOCK>:
#endif

void DWC_MUTEX_LOCK(dwc_mutex_t *mutex, uint16_t TimeOut)
{
 8007d50:	b480      	push	{r7}
 8007d52:	b083      	sub	sp, #12
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
 8007d58:	460b      	mov	r3, r1
 8007d5a:	807b      	strh	r3, [r7, #2]
#ifndef USE_IFX_DEV
	struct mutex *m = (struct mutex *)mutex;
	mutex_lock(m);
#endif
}
 8007d5c:	f107 070c 	add.w	r7, r7, #12
 8007d60:	46bd      	mov	sp, r7
 8007d62:	bc80      	pop	{r7}
 8007d64:	4770      	bx	lr
 8007d66:	bf00      	nop

08007d68 <DWC_MUTEX_TRYLOCK>:

int DWC_MUTEX_TRYLOCK(dwc_mutex_t *mutex)
{
 8007d68:	b480      	push	{r7}
 8007d6a:	b083      	sub	sp, #12
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV 
	struct mutex *m = (struct mutex *)mutex;
	return mutex_trylock(m);
#else
	/* To remove compile time warning */
	return 0;
 8007d70:	f04f 0300 	mov.w	r3, #0
#endif
}
 8007d74:	4618      	mov	r0, r3
 8007d76:	f107 070c 	add.w	r7, r7, #12
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	bc80      	pop	{r7}
 8007d7e:	4770      	bx	lr

08007d80 <DWC_MUTEX_UNLOCK>:

void DWC_MUTEX_UNLOCK(dwc_mutex_t *mutex, uint16_t TimeOut)
{
 8007d80:	b480      	push	{r7}
 8007d82:	b083      	sub	sp, #12
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
 8007d88:	460b      	mov	r3, r1
 8007d8a:	807b      	strh	r3, [r7, #2]
#ifndef USE_IFX_DEV
	struct mutex *m = (struct mutex *)mutex;
	mutex_unlock(m);
#endif
}
 8007d8c:	f107 070c 	add.w	r7, r7, #12
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bc80      	pop	{r7}
 8007d94:	4770      	bx	lr
 8007d96:	bf00      	nop

08007d98 <DWC_UDELAY>:


/* Timing */

void DWC_UDELAY(uint32_t usecs)
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b084      	sub	sp, #16
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
	volatile uint32_t u_secs = usecs;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	60fb      	str	r3, [r7, #12]

#ifdef USE_IFX_DEV 
	/* Minimum delay is 1ms.*/
	if(u_secs <= 1000)
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007daa:	d804      	bhi.n	8007db6 <DWC_UDELAY+0x1e>
	{
		USBLD001_lDelay(10);
 8007dac:	f04f 000a 	mov.w	r0, #10
 8007db0:	f7ff fcc8 	bl	8007744 <USBLD001_lDelay>
 8007db4:	e00d      	b.n	8007dd2 <DWC_UDELAY+0x3a>
	}
	else
	{
		u_secs = usecs / 1000;
 8007db6:	687a      	ldr	r2, [r7, #4]
 8007db8:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 8007dbc:	f2c1 0362 	movt	r3, #4194	; 0x1062
 8007dc0:	fba3 1302 	umull	r1, r3, r3, r2
 8007dc4:	ea4f 1393 	mov.w	r3, r3, lsr #6
 8007dc8:	60fb      	str	r3, [r7, #12]
		USBLD001_lDelay(u_secs);
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	4618      	mov	r0, r3
 8007dce:	f7ff fcb9 	bl	8007744 <USBLD001_lDelay>
	}
#else
	udelay(usecs);
#endif
}
 8007dd2:	f107 0710 	add.w	r7, r7, #16
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}
 8007dda:	bf00      	nop

08007ddc <DWC_MDELAY>:

void DWC_MDELAY(uint32_t msecs)
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b082      	sub	sp, #8
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
#ifdef USE_IFX_DEV 
  USBLD001_lDelay(msecs);
 8007de4:	6878      	ldr	r0, [r7, #4]
 8007de6:	f7ff fcad 	bl	8007744 <USBLD001_lDelay>
#else
	mdelay(msecs);
#endif
}
 8007dea:	f107 0708 	add.w	r7, r7, #8
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}
 8007df2:	bf00      	nop

08007df4 <DWC_MSLEEP>:

void DWC_MSLEEP(uint32_t msecs)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b084      	sub	sp, #16
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
#ifdef USE_IFX_DEV 
	volatile uint32_t m_secs = msecs;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	60fb      	str	r3, [r7, #12]
	USBLD001_lDelay(m_secs);
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	4618      	mov	r0, r3
 8007e04:	f7ff fc9e 	bl	8007744 <USBLD001_lDelay>
#else
	msleep(msecs);
#endif
}
 8007e08:	f107 0710 	add.w	r7, r7, #16
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}

08007e10 <DWC_TIME>:

uint32_t DWC_TIME(void)
{
 8007e10:	b480      	push	{r7}
 8007e12:	af00      	add	r7, sp, #0
#ifndef USE_IFX_DEV 
	return jiffies_to_msecs(jiffies);
#else
	/* To remove compile time warning. */
	return(0);
 8007e14:	f04f 0300 	mov.w	r3, #0
#endif
}
 8007e18:	4618      	mov	r0, r3
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bc80      	pop	{r7}
 8007e1e:	4770      	bx	lr

08007e20 <DWC_TIMER_ALLOC>:

}
#endif

dwc_timer_t *DWC_TIMER_ALLOC(char *name, dwc_timer_callback_t cb, void *data)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b086      	sub	sp, #24
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	60f8      	str	r0, [r7, #12]
 8007e28:	60b9      	str	r1, [r7, #8]
 8007e2a:	607a      	str	r2, [r7, #4]
	dwc_timer_t *t = DWC_ALLOC(sizeof(*t));
 8007e2c:	f04f 0000 	mov.w	r0, #0
 8007e30:	f04f 011c 	mov.w	r1, #28
 8007e34:	f7ff fdd8 	bl	80079e8 <__DWC_ALLOC>
 8007e38:	6178      	str	r0, [r7, #20]

	if (!t) {
 8007e3a:	697b      	ldr	r3, [r7, #20]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d102      	bne.n	8007e46 <DWC_TIMER_ALLOC+0x26>
		#ifndef USE_IFX_DEV 
		DWC_ERROR("Cannot allocate memory for timer");
		#endif
		return NULL;
 8007e40:	f04f 0300 	mov.w	r3, #0
 8007e44:	e006      	b.n	8007e54 <DWC_TIMER_ALLOC+0x34>
	t->t->base = &boot_tvec_bases;
	t->t->expires = jiffies;
	setup_timer(t->t, timer_callback, (unsigned long)t);
#endif

	t->cb = cb;
 8007e46:	697b      	ldr	r3, [r7, #20]
 8007e48:	68ba      	ldr	r2, [r7, #8]
 8007e4a:	609a      	str	r2, [r3, #8]
	t->data = data;
 8007e4c:	697b      	ldr	r3, [r7, #20]
 8007e4e:	687a      	ldr	r2, [r7, #4]
 8007e50:	60da      	str	r2, [r3, #12]

	return t;
 8007e52:	697b      	ldr	r3, [r7, #20]
	DWC_FREE(t->t);
 no_timer:
	DWC_FREE(t);
	return NULL;
#endif
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	f107 0718 	add.w	r7, r7, #24
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	bd80      	pop	{r7, pc}
 8007e5e:	bf00      	nop

08007e60 <DWC_TIMER_FREE>:

void DWC_TIMER_FREE(dwc_timer_t *timer)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b082      	sub	sp, #8
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
	DWC_SPINUNLOCK_IRQRESTORE(timer->lock, flags);
	DWC_SPINLOCK_FREE(timer->lock);
	DWC_FREE(timer->t);
	DWC_FREE(timer->name);
#else
	DWC_TIMER_CANCEL(timer);
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	f000 f813 	bl	8007e94 <DWC_TIMER_CANCEL>
	DWC_FREE(timer);
 8007e6e:	f04f 0000 	mov.w	r0, #0
 8007e72:	6879      	ldr	r1, [r7, #4]
 8007e74:	f7ff fde2 	bl	8007a3c <__DWC_FREE>
#endif
}
 8007e78:	f107 0708 	add.w	r7, r7, #8
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	bd80      	pop	{r7, pc}

08007e80 <DWC_TIMER_SCHEDULE>:

void DWC_TIMER_SCHEDULE(dwc_timer_t *timer, uint32_t time)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b083      	sub	sp, #12
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
 8007e88:	6039      	str	r1, [r7, #0]
	}

	DWC_SPINUNLOCK_IRQRESTORE(timer->lock, flags);
#endif	
		
}
 8007e8a:	f107 070c 	add.w	r7, r7, #12
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bc80      	pop	{r7}
 8007e92:	4770      	bx	lr

08007e94 <DWC_TIMER_CANCEL>:

void DWC_TIMER_CANCEL(dwc_timer_t *timer)
{
 8007e94:	b480      	push	{r7}
 8007e96:	b083      	sub	sp, #12
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV
	del_timer(timer->t);
#endif
}
 8007e9c:	f107 070c 	add.w	r7, r7, #12
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bc80      	pop	{r7}
 8007ea4:	4770      	bx	lr
 8007ea6:	bf00      	nop

08007ea8 <DWC_WAITQ_ALLOC>:
#endif
	int abort;
};

dwc_waitq_t *DWC_WAITQ_ALLOC(void)
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	af00      	add	r7, sp, #0
	init_waitqueue_head(&wq->queue);
	wq->abort = 0;
	return wq;
#else
	/* Just to remove compile time warning */ 
	return(0);
 8007eac:	f04f 0300 	mov.w	r3, #0
#endif
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bc80      	pop	{r7}
 8007eb6:	4770      	bx	lr

08007eb8 <DWC_WAITQ_FREE>:

void DWC_WAITQ_FREE(dwc_waitq_t *wq)
{
 8007eb8:	b480      	push	{r7}
 8007eba:	b083      	sub	sp, #12
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV 	
	DWC_FREE(wq);
#endif
}
 8007ec0:	f107 070c 	add.w	r7, r7, #12
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bc80      	pop	{r7}
 8007ec8:	4770      	bx	lr
 8007eca:	bf00      	nop

08007ecc <DWC_WAITQ_WAIT>:

int32_t DWC_WAITQ_WAIT(dwc_waitq_t *wq, dwc_waitq_condition_t cond, void *data)
{
 8007ecc:	b480      	push	{r7}
 8007ece:	b085      	sub	sp, #20
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	60f8      	str	r0, [r7, #12]
 8007ed4:	60b9      	str	r1, [r7, #8]
 8007ed6:	607a      	str	r2, [r7, #4]
	}

	return -DWC_E_UNKNOWN;
#else
	/* To remove compile time warning */
	return(0);
 8007ed8:	f04f 0300 	mov.w	r3, #0
#endif
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	f107 0714 	add.w	r7, r7, #20
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	bc80      	pop	{r7}
 8007ee6:	4770      	bx	lr

08007ee8 <DWC_WAITQ_WAIT_TIMEOUT>:

int32_t DWC_WAITQ_WAIT_TIMEOUT(dwc_waitq_t *wq, dwc_waitq_condition_t cond,
			       void *data, int32_t msecs)
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b085      	sub	sp, #20
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	60f8      	str	r0, [r7, #12]
 8007ef0:	60b9      	str	r1, [r7, #8]
 8007ef2:	607a      	str	r2, [r7, #4]
 8007ef4:	603b      	str	r3, [r7, #0]
	}

	return -DWC_E_UNKNOWN;
#else
	/* Just to remove compile time warning */
	return(0);
 8007ef6:	f04f 0300 	mov.w	r3, #0
#endif

}
 8007efa:	4618      	mov	r0, r3
 8007efc:	f107 0714 	add.w	r7, r7, #20
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bc80      	pop	{r7}
 8007f04:	4770      	bx	lr
 8007f06:	bf00      	nop

08007f08 <DWC_WAITQ_TRIGGER>:

void DWC_WAITQ_TRIGGER(dwc_waitq_t *wq)
{
 8007f08:	b480      	push	{r7}
 8007f0a:	b083      	sub	sp, #12
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV 		
	wq->abort = 0;
	wake_up_interruptible(&wq->queue);
#endif
}
 8007f10:	f107 070c 	add.w	r7, r7, #12
 8007f14:	46bd      	mov	sp, r7
 8007f16:	bc80      	pop	{r7}
 8007f18:	4770      	bx	lr
 8007f1a:	bf00      	nop

08007f1c <DWC_WAITQ_ABORT>:

void DWC_WAITQ_ABORT(dwc_waitq_t *wq)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b083      	sub	sp, #12
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV 		
	wq->abort = 1;
	wake_up_interruptible(&wq->queue);
#endif
}
 8007f24:	f107 070c 	add.w	r7, r7, #12
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bc80      	pop	{r7}
 8007f2c:	4770      	bx	lr
 8007f2e:	bf00      	nop

08007f30 <DWC_THREAD_RUN>:


/* Threading */

dwc_thread_t *DWC_THREAD_RUN(dwc_thread_function_t func, char *name, void *data)
{
 8007f30:	b480      	push	{r7}
 8007f32:	b085      	sub	sp, #20
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	60f8      	str	r0, [r7, #12]
 8007f38:	60b9      	str	r1, [r7, #8]
 8007f3a:	607a      	str	r2, [r7, #4]
	}

	return (dwc_thread_t *)thread;
#else
	/* Just to remove compile time warning */
	return(0) ;
 8007f3c:	f04f 0300 	mov.w	r3, #0
#endif
}
 8007f40:	4618      	mov	r0, r3
 8007f42:	f107 0714 	add.w	r7, r7, #20
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bc80      	pop	{r7}
 8007f4a:	4770      	bx	lr

08007f4c <DWC_THREAD_STOP>:

int DWC_THREAD_STOP(dwc_thread_t *thread)
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b083      	sub	sp, #12
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV 		
	return kthread_stop((struct task_struct *)thread);
#else
	/* Just to remove compile time warning */
	return(0);
 8007f54:	f04f 0300 	mov.w	r3, #0
#endif
}
 8007f58:	4618      	mov	r0, r3
 8007f5a:	f107 070c 	add.w	r7, r7, #12
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	bc80      	pop	{r7}
 8007f62:	4770      	bx	lr

08007f64 <DWC_THREAD_SHOULD_STOP>:

dwc_bool_t DWC_THREAD_SHOULD_STOP(void)
{
 8007f64:	b480      	push	{r7}
 8007f66:	af00      	add	r7, sp, #0
#ifndef USE_IFX_DEV 		
	return kthread_should_stop();
#else
	/* Just to remove compile time warning */
	return(0);
 8007f68:	f04f 0300 	mov.w	r3, #0
#endif
}
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	bc80      	pop	{r7}
 8007f72:	4770      	bx	lr

08007f74 <DWC_TASK_ALLOC>:
	t->cb(t->data);
}
#endif

dwc_tasklet_t *DWC_TASK_ALLOC(char *name, dwc_tasklet_callback_t cb, void *data)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b086      	sub	sp, #24
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	60f8      	str	r0, [r7, #12]
 8007f7c:	60b9      	str	r1, [r7, #8]
 8007f7e:	607a      	str	r2, [r7, #4]
	dwc_tasklet_t *t = DWC_ALLOC(sizeof(*t));
 8007f80:	f04f 0000 	mov.w	r0, #0
 8007f84:	f04f 010c 	mov.w	r1, #12
 8007f88:	f7ff fd2e 	bl	80079e8 <__DWC_ALLOC>
 8007f8c:	6178      	str	r0, [r7, #20]

	if (t) {
 8007f8e:	697b      	ldr	r3, [r7, #20]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d005      	beq.n	8007fa0 <DWC_TASK_ALLOC+0x2c>
		t->cb = cb;
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	68ba      	ldr	r2, [r7, #8]
 8007f98:	601a      	str	r2, [r3, #0]
		t->data = data;
 8007f9a:	697b      	ldr	r3, [r7, #20]
 8007f9c:	687a      	ldr	r2, [r7, #4]
 8007f9e:	605a      	str	r2, [r3, #4]
		#ifndef USE_IFX_DEV 		
		DWC_ERROR("Cannot allocate memory for tasklet\n");
		#endif
	}

	return t;
 8007fa0:	697b      	ldr	r3, [r7, #20]
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	f107 0718 	add.w	r7, r7, #24
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd80      	pop	{r7, pc}

08007fac <DWC_TASK_FREE>:

void DWC_TASK_FREE(dwc_tasklet_t *task)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b082      	sub	sp, #8
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
#ifdef USE_IFX_DEV 		
	DWC_TIMER_CANCEL((dwc_timer_t *)task);
 8007fb4:	6878      	ldr	r0, [r7, #4]
 8007fb6:	f7ff ff6d 	bl	8007e94 <DWC_TIMER_CANCEL>
#endif

	DWC_FREE(task);
 8007fba:	f04f 0000 	mov.w	r0, #0
 8007fbe:	6879      	ldr	r1, [r7, #4]
 8007fc0:	f7ff fd3c 	bl	8007a3c <__DWC_FREE>
}
 8007fc4:	f107 0708 	add.w	r7, r7, #8
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bd80      	pop	{r7, pc}

08007fcc <DWC_TASK_SCHEDULE>:

void DWC_TASK_SCHEDULE(dwc_tasklet_t *task)
{
 8007fcc:	b480      	push	{r7}
 8007fce:	b083      	sub	sp, #12
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV
	tasklet_schedule(&task->t);
#endif
}
 8007fd4:	f107 070c 	add.w	r7, r7, #12
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bc80      	pop	{r7}
 8007fdc:	4770      	bx	lr
 8007fde:	bf00      	nop

08007fe0 <DWC_WORKQ_WAIT_WORK_DONE>:
	return workq->pending == 0;
}
#endif

int DWC_WORKQ_WAIT_WORK_DONE(dwc_workq_t *workq, int timeout)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b083      	sub	sp, #12
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
 8007fe8:	6039      	str	r1, [r7, #0]
#ifndef USE_IFX_DEV
	return DWC_WAITQ_WAIT_TIMEOUT(workq->waitq, work_done, workq, timeout);
#else
	/* Just to remove compile time warning */
	return 0;	
 8007fea:	f04f 0300 	mov.w	r3, #0
#endif		
}
 8007fee:	4618      	mov	r0, r3
 8007ff0:	f107 070c 	add.w	r7, r7, #12
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	bc80      	pop	{r7}
 8007ff8:	4770      	bx	lr
 8007ffa:	bf00      	nop

08007ffc <DWC_WORKQ_ALLOC>:


dwc_workq_t *DWC_WORKQ_ALLOC(char *name)
{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b084      	sub	sp, #16
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
	dwc_workq_t *wq = DWC_ALLOC(sizeof(*wq));
 8008004:	f04f 0000 	mov.w	r0, #0
 8008008:	f04f 0114 	mov.w	r1, #20
 800800c:	f7ff fcec 	bl	80079e8 <__DWC_ALLOC>
 8008010:	60f8      	str	r0, [r7, #12]

	if (!wq) {
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d102      	bne.n	800801e <DWC_WORKQ_ALLOC+0x22>
		return NULL;
 8008018:	f04f 0300 	mov.w	r3, #0
 800801c:	e000      	b.n	8008020 <DWC_WORKQ_ALLOC+0x24>
#ifdef DEBUG
	DWC_CIRCLEQ_INIT(&wq->entries);
#endif
#endif

	return wq;
 800801e:	68fb      	ldr	r3, [r7, #12]
 no_wq:
	DWC_FREE(wq);

	return NULL;
#endif
}
 8008020:	4618      	mov	r0, r3
 8008022:	f107 0710 	add.w	r7, r7, #16
 8008026:	46bd      	mov	sp, r7
 8008028:	bd80      	pop	{r7, pc}
 800802a:	bf00      	nop

0800802c <DWC_WORKQ_FREE>:

void DWC_WORKQ_FREE(dwc_workq_t *wq)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b082      	sub	sp, #8
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
	destroy_workqueue(wq->wq);
	DWC_SPINLOCK_FREE(wq->lock);
	DWC_WAITQ_FREE(wq->waitq);
#endif

   	DWC_TIMER_CANCEL((dwc_timer_t *)wq);
 8008034:	6878      	ldr	r0, [r7, #4]
 8008036:	f7ff ff2d 	bl	8007e94 <DWC_TIMER_CANCEL>
	DWC_FREE(wq);
 800803a:	f04f 0000 	mov.w	r0, #0
 800803e:	6879      	ldr	r1, [r7, #4]
 8008040:	f7ff fcfc 	bl	8007a3c <__DWC_FREE>
}
 8008044:	f107 0708 	add.w	r7, r7, #8
 8008048:	46bd      	mov	sp, r7
 800804a:	bd80      	pop	{r7, pc}

0800804c <DWC_WORKQ_SCHEDULE>:


void DWC_WORKQ_SCHEDULE(dwc_workq_t *wq, dwc_work_callback_t cb, void *data,
			char *format, ...)
{
 800804c:	b408      	push	{r3}
 800804e:	b480      	push	{r7}
 8008050:	b084      	sub	sp, #16
 8008052:	af00      	add	r7, sp, #0
 8008054:	60f8      	str	r0, [r7, #12]
 8008056:	60b9      	str	r1, [r7, #8]
 8008058:	607a      	str	r2, [r7, #4]
	DWC_CIRCLEQ_INSERT_TAIL(&wq->entries, container, entry);
#endif
	queue_work(wq->wq, &container->work.work);

#endif
}
 800805a:	f107 0710 	add.w	r7, r7, #16
 800805e:	46bd      	mov	sp, r7
 8008060:	bc80      	pop	{r7}
 8008062:	b001      	add	sp, #4
 8008064:	4770      	bx	lr
 8008066:	bf00      	nop

08008068 <DWC_WORKQ_SCHEDULE_DELAYED>:

void DWC_WORKQ_SCHEDULE_DELAYED(dwc_workq_t *wq, dwc_work_callback_t cb,
				void *data, uint32_t time, char *format, ...)
{
 8008068:	b480      	push	{r7}
 800806a:	b085      	sub	sp, #20
 800806c:	af00      	add	r7, sp, #0
 800806e:	60f8      	str	r0, [r7, #12]
 8008070:	60b9      	str	r1, [r7, #8]
 8008072:	607a      	str	r2, [r7, #4]
 8008074:	603b      	str	r3, [r7, #0]
#ifdef DEBUG
	DWC_CIRCLEQ_INSERT_TAIL(&wq->entries, container, entry);
#endif
	queue_delayed_work(wq->wq, &container->work, msecs_to_jiffies(time));
#endif
}
 8008076:	f107 0714 	add.w	r7, r7, #20
 800807a:	46bd      	mov	sp, r7
 800807c:	bc80      	pop	{r7}
 800807e:	4770      	bx	lr

08008080 <DWC_WORKQ_PENDING>:

int DWC_WORKQ_PENDING(dwc_workq_t *wq)
{
 8008080:	b480      	push	{r7}
 8008082:	b083      	sub	sp, #12
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
#ifndef USE_IFX_DEV
	return wq->pending;
#else
	/* Just to remove complie time warning */
	return(0);
 8008088:	f04f 0300 	mov.w	r3, #0
#endif
}
 800808c:	4618      	mov	r0, r3
 800808e:	f107 070c 	add.w	r7, r7, #12
 8008092:	46bd      	mov	sp, r7
 8008094:	bc80      	pop	{r7}
 8008096:	4770      	bx	lr

08008098 <dwc_otg_read_hprt0>:
 * This function Reads HPRT0 in preparation to modify. It keeps the
 * WC bits 0 so that if they are read as 1, they won't clear when you
 * write it back
 */
static inline uint32_t dwc_otg_read_hprt0(dwc_otg_core_if_t * _core_if)
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b084      	sub	sp, #16
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
	hprt0_data_t hprt0;
	hprt0.d32 = DWC_READ_REG32(_core_if->host_if->hprt0);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	68db      	ldr	r3, [r3, #12]
 80080a4:	685b      	ldr	r3, [r3, #4]
 80080a6:	4618      	mov	r0, r3
 80080a8:	f7ff fdcc 	bl	8007c44 <DWC_READ_REG32>
 80080ac:	4603      	mov	r3, r0
 80080ae:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtena = 0;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	f36f 0382 	bfc	r3, #2, #1
 80080b6:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtconndet = 0;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	f36f 0341 	bfc	r3, #1, #1
 80080be:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtenchng = 0;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	f36f 03c3 	bfc	r3, #3, #1
 80080c6:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtovrcurrchng = 0;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	f36f 1345 	bfc	r3, #5, #1
 80080ce:	60fb      	str	r3, [r7, #12]
	return hprt0.d32;
 80080d0:	68fb      	ldr	r3, [r7, #12]
}
 80080d2:	4618      	mov	r0, r3
 80080d4:	f107 0710 	add.w	r7, r7, #16
 80080d8:	46bd      	mov	sp, r7
 80080da:	bd80      	pop	{r7, pc}

080080dc <cil_hcd_start>:
/** Start the HCD.  Helper function for using the HCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_hcd_start(dwc_otg_core_if_t * core_if)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b082      	sub	sp, #8
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
	if (core_if->hcd_cb && core_if->hcd_cb->start) {
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d00c      	beq.n	8008106 <cil_hcd_start+0x2a>
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d007      	beq.n	8008106 <cil_hcd_start+0x2a>
		core_if->hcd_cb->start(core_if->hcd_cb->p);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	687a      	ldr	r2, [r7, #4]
 80080fe:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8008100:	6992      	ldr	r2, [r2, #24]
 8008102:	4610      	mov	r0, r2
 8008104:	4798      	blx	r3
	}
}
 8008106:	f107 0708 	add.w	r7, r7, #8
 800810a:	46bd      	mov	sp, r7
 800810c:	bd80      	pop	{r7, pc}
 800810e:	bf00      	nop

08008110 <cil_hcd_session_start>:
 * using the HCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_hcd_session_start(dwc_otg_core_if_t * core_if)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b082      	sub	sp, #8
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
	if (core_if->hcd_cb && core_if->hcd_cb->session_start) {
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800811c:	2b00      	cmp	r3, #0
 800811e:	d00c      	beq.n	800813a <cil_hcd_session_start+0x2a>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008124:	695b      	ldr	r3, [r3, #20]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d007      	beq.n	800813a <cil_hcd_session_start+0x2a>
		core_if->hcd_cb->session_start(core_if->hcd_cb->p);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800812e:	695b      	ldr	r3, [r3, #20]
 8008130:	687a      	ldr	r2, [r7, #4]
 8008132:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8008134:	6992      	ldr	r2, [r2, #24]
 8008136:	4610      	mov	r0, r2
 8008138:	4798      	blx	r3
	}
}
 800813a:	f107 0708 	add.w	r7, r7, #8
 800813e:	46bd      	mov	sp, r7
 8008140:	bd80      	pop	{r7, pc}
 8008142:	bf00      	nop

08008144 <cil_pcd_start>:
/** Start the PCD.  Helper function for using the PCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_pcd_start(dwc_otg_core_if_t * core_if)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b082      	sub	sp, #8
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
	if (core_if->pcd_cb && core_if->pcd_cb->start) {
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008150:	2b00      	cmp	r3, #0
 8008152:	d00c      	beq.n	800816e <cil_pcd_start+0x2a>
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d007      	beq.n	800816e <cil_pcd_start+0x2a>
		core_if->pcd_cb->start(core_if->pcd_cb->p);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	687a      	ldr	r2, [r7, #4]
 8008166:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008168:	6992      	ldr	r2, [r2, #24]
 800816a:	4610      	mov	r0, r2
 800816c:	4798      	blx	r3
	}
}
 800816e:	f107 0708 	add.w	r7, r7, #8
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}
 8008176:	bf00      	nop

08008178 <dwc_otg_adp_write_reg>:
 * the driver to support OTG Rev2.0.
 *
 */

void dwc_otg_adp_write_reg(dwc_otg_core_if_t * core_if, uint32_t value)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b084      	sub	sp, #16
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
 8008180:	6039      	str	r1, [r7, #0]
	adpctl_data_t adpctl;

	adpctl.d32 = value;
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	60fb      	str	r3, [r7, #12]
	adpctl.b.ar = 0x2;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	f04f 0202 	mov.w	r2, #2
 800818c:	f362 63dc 	bfi	r3, r2, #27, #2
 8008190:	60fb      	str	r3, [r7, #12]

	DWC_WRITE_REG32(&core_if->core_global_regs->adpctl, adpctl.d32);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	685b      	ldr	r3, [r3, #4]
 8008196:	f103 0260 	add.w	r2, r3, #96	; 0x60
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	4610      	mov	r0, r2
 800819e:	4619      	mov	r1, r3
 80081a0:	f7ff fd5c 	bl	8007c5c <DWC_WRITE_REG32>

	while (adpctl.b.ar) {
 80081a4:	e008      	b.n	80081b8 <dwc_otg_adp_write_reg+0x40>
		adpctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->adpctl);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	685b      	ldr	r3, [r3, #4]
 80081aa:	f103 0360 	add.w	r3, r3, #96	; 0x60
 80081ae:	4618      	mov	r0, r3
 80081b0:	f7ff fd48 	bl	8007c44 <DWC_READ_REG32>
 80081b4:	4603      	mov	r3, r0
 80081b6:	60fb      	str	r3, [r7, #12]
	adpctl.d32 = value;
	adpctl.b.ar = 0x2;

	DWC_WRITE_REG32(&core_if->core_global_regs->adpctl, adpctl.d32);

	while (adpctl.b.ar) {
 80081b8:	7bfb      	ldrb	r3, [r7, #15]
 80081ba:	f003 0318 	and.w	r3, r3, #24
 80081be:	b2db      	uxtb	r3, r3
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d1f0      	bne.n	80081a6 <dwc_otg_adp_write_reg+0x2e>
		adpctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->adpctl);
	}

}
 80081c4:	f107 0710 	add.w	r7, r7, #16
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}

080081cc <dwc_otg_adp_read_reg>:

/**
 * Function is called to read ADP registers
 */
uint32_t dwc_otg_adp_read_reg(dwc_otg_core_if_t * core_if)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b084      	sub	sp, #16
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
	adpctl_data_t adpctl;

	adpctl.d32 = 0;
 80081d4:	f04f 0300 	mov.w	r3, #0
 80081d8:	60fb      	str	r3, [r7, #12]
	adpctl.b.ar = 0x1;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	f04f 0201 	mov.w	r2, #1
 80081e0:	f362 63dc 	bfi	r3, r2, #27, #2
 80081e4:	60fb      	str	r3, [r7, #12]

	DWC_WRITE_REG32(&core_if->core_global_regs->adpctl, adpctl.d32);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	685b      	ldr	r3, [r3, #4]
 80081ea:	f103 0260 	add.w	r2, r3, #96	; 0x60
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	4610      	mov	r0, r2
 80081f2:	4619      	mov	r1, r3
 80081f4:	f7ff fd32 	bl	8007c5c <DWC_WRITE_REG32>

	while (adpctl.b.ar) {
 80081f8:	e008      	b.n	800820c <dwc_otg_adp_read_reg+0x40>
		adpctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->adpctl);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	685b      	ldr	r3, [r3, #4]
 80081fe:	f103 0360 	add.w	r3, r3, #96	; 0x60
 8008202:	4618      	mov	r0, r3
 8008204:	f7ff fd1e 	bl	8007c44 <DWC_READ_REG32>
 8008208:	4603      	mov	r3, r0
 800820a:	60fb      	str	r3, [r7, #12]
	adpctl.d32 = 0;
	adpctl.b.ar = 0x1;

	DWC_WRITE_REG32(&core_if->core_global_regs->adpctl, adpctl.d32);

	while (adpctl.b.ar) {
 800820c:	7bfb      	ldrb	r3, [r7, #15]
 800820e:	f003 0318 	and.w	r3, r3, #24
 8008212:	b2db      	uxtb	r3, r3
 8008214:	2b00      	cmp	r3, #0
 8008216:	d1f0      	bne.n	80081fa <dwc_otg_adp_read_reg+0x2e>
		adpctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->adpctl);
	}

	return adpctl.d32;
 8008218:	68fb      	ldr	r3, [r7, #12]
}
 800821a:	4618      	mov	r0, r3
 800821c:	f107 0710 	add.w	r7, r7, #16
 8008220:	46bd      	mov	sp, r7
 8008222:	bd80      	pop	{r7, pc}

08008224 <dwc_otg_adp_modify_reg>:
/**
 * Function is called to write ADP registers
 */
void dwc_otg_adp_modify_reg(dwc_otg_core_if_t * core_if, uint32_t clr,
			    uint32_t set)
{
 8008224:	b580      	push	{r7, lr}
 8008226:	b084      	sub	sp, #16
 8008228:	af00      	add	r7, sp, #0
 800822a:	60f8      	str	r0, [r7, #12]
 800822c:	60b9      	str	r1, [r7, #8]
 800822e:	607a      	str	r2, [r7, #4]
	dwc_otg_adp_write_reg(core_if,
			      (dwc_otg_adp_read_reg(core_if) & (~clr)) | set);
 8008230:	68f8      	ldr	r0, [r7, #12]
 8008232:	f7ff ffcb 	bl	80081cc <dwc_otg_adp_read_reg>
 8008236:	4602      	mov	r2, r0
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	ea6f 0303 	mvn.w	r3, r3
 800823e:	401a      	ands	r2, r3
 * Function is called to write ADP registers
 */
void dwc_otg_adp_modify_reg(dwc_otg_core_if_t * core_if, uint32_t clr,
			    uint32_t set)
{
	dwc_otg_adp_write_reg(core_if,
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	4313      	orrs	r3, r2
 8008244:	68f8      	ldr	r0, [r7, #12]
 8008246:	4619      	mov	r1, r3
 8008248:	f7ff ff96 	bl	8008178 <dwc_otg_adp_write_reg>
			      (dwc_otg_adp_read_reg(core_if) & (~clr)) | set);
}
 800824c:	f107 0710 	add.w	r7, r7, #16
 8008250:	46bd      	mov	sp, r7
 8008252:	bd80      	pop	{r7, pc}

08008254 <adp_sense_timeout>:

static void adp_sense_timeout(void *ptr)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b084      	sub	sp, #16
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = (dwc_otg_core_if_t *) ptr;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	60fb      	str	r3, [r7, #12]
	core_if->adp.sense_timer_started = 0;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	f04f 0200 	mov.w	r2, #0
 8008266:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

	if (core_if->adp_enable) {
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008270:	2b00      	cmp	r3, #0
 8008272:	d005      	beq.n	8008280 <adp_sense_timeout+0x2c>
		dwc_otg_adp_sense_stop(core_if);
 8008274:	68f8      	ldr	r0, [r7, #12]
 8008276:	f000 fb0b 	bl	8008890 <dwc_otg_adp_sense_stop>
		dwc_otg_adp_probe_start(core_if);
 800827a:	68f8      	ldr	r0, [r7, #12]
 800827c:	f000 fa26 	bl	80086cc <dwc_otg_adp_probe_start>
	}
}
 8008280:	f107 0710 	add.w	r7, r7, #16
 8008284:	46bd      	mov	sp, r7
 8008286:	bd80      	pop	{r7, pc}

08008288 <adp_vbuson_timeout>:
/**
 * This function is called when the SRP timer expires. The SRP should
 * complete within 6 seconds.
 */
static void adp_vbuson_timeout(void *ptr)
{
 8008288:	b580      	push	{r7, lr}
 800828a:	b086      	sub	sp, #24
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
	gpwrdn_data_t gpwrdn;
	dwc_otg_core_if_t *core_if = (dwc_otg_core_if_t *) ptr;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	617b      	str	r3, [r7, #20]

	hprt0_data_t hprt0 = {.d32 = 0 };
 8008294:	f04f 0300 	mov.w	r3, #0
 8008298:	60fb      	str	r3, [r7, #12]
	pcgcctl_data_t pcgcctl = {.d32 = 0 };
 800829a:	f04f 0300 	mov.w	r3, #0
 800829e:	60bb      	str	r3, [r7, #8]

	core_if->adp.vbuson_timer_started = 0;
 80082a0:	697b      	ldr	r3, [r7, #20]
 80082a2:	f04f 0200 	mov.w	r2, #0
 80082a6:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

	if (core_if) {
 80082aa:	697b      	ldr	r3, [r7, #20]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	f000 808d 	beq.w	80083cc <adp_vbuson_timeout+0x144>
		/* Turn off vbus */
		hprt0.b.prtpwr = 1;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80082b8:	60fb      	str	r3, [r7, #12]
		DWC_MODIFY_REG32(core_if->host_if->hprt0, 0, hprt0.d32);
 80082ba:	697b      	ldr	r3, [r7, #20]
 80082bc:	68db      	ldr	r3, [r3, #12]
 80082be:	685a      	ldr	r2, [r3, #4]
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	4610      	mov	r0, r2
 80082c4:	f04f 0100 	mov.w	r1, #0
 80082c8:	461a      	mov	r2, r3
 80082ca:	f7ff fcd5 	bl	8007c78 <DWC_MODIFY_REG32>

		gpwrdn.d32 = 0;
 80082ce:	f04f 0300 	mov.w	r3, #0
 80082d2:	613b      	str	r3, [r7, #16]

		/* Power off the core */
		if (core_if->power_down == 2) {
 80082d4:	697b      	ldr	r3, [r7, #20]
 80082d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80082da:	2b02      	cmp	r3, #2
 80082dc:	d13b      	bne.n	8008356 <adp_vbuson_timeout+0xce>
			/* Enable Wakeup Logic */
//                      gpwrdn.b.wkupactiv = 1;
			gpwrdn.b.pmuactv = 0;
 80082de:	693b      	ldr	r3, [r7, #16]
 80082e0:	f36f 0341 	bfc	r3, #1, #1
 80082e4:	613b      	str	r3, [r7, #16]
			gpwrdn.b.pwrdnrstn = 1;
 80082e6:	693b      	ldr	r3, [r7, #16]
 80082e8:	f043 0310 	orr.w	r3, r3, #16
 80082ec:	613b      	str	r3, [r7, #16]
			gpwrdn.b.pwrdnclmp = 1;
 80082ee:	693b      	ldr	r3, [r7, #16]
 80082f0:	f043 0308 	orr.w	r3, r3, #8
 80082f4:	613b      	str	r3, [r7, #16]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0,
 80082f6:	697b      	ldr	r3, [r7, #20]
 80082f8:	685b      	ldr	r3, [r3, #4]
 80082fa:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80082fe:	693b      	ldr	r3, [r7, #16]
 8008300:	4610      	mov	r0, r2
 8008302:	f04f 0100 	mov.w	r1, #0
 8008306:	461a      	mov	r2, r3
 8008308:	f7ff fcb6 	bl	8007c78 <DWC_MODIFY_REG32>
					 gpwrdn.d32);

			/* Suspend the Phy Clock */
			pcgcctl.b.stoppclk = 1;
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	f043 0301 	orr.w	r3, r3, #1
 8008312:	60bb      	str	r3, [r7, #8]
			DWC_MODIFY_REG32(core_if->pcgcctl, 0, pcgcctl.d32);
 8008314:	697b      	ldr	r3, [r7, #20]
 8008316:	69da      	ldr	r2, [r3, #28]
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	4610      	mov	r0, r2
 800831c:	f04f 0100 	mov.w	r1, #0
 8008320:	461a      	mov	r2, r3
 8008322:	f7ff fca9 	bl	8007c78 <DWC_MODIFY_REG32>

			/* Switch on VDD */
//                      gpwrdn.b.wkupactiv = 1;
			gpwrdn.b.pmuactv = 1;
 8008326:	693b      	ldr	r3, [r7, #16]
 8008328:	f043 0302 	orr.w	r3, r3, #2
 800832c:	613b      	str	r3, [r7, #16]
			gpwrdn.b.pwrdnrstn = 1;
 800832e:	693b      	ldr	r3, [r7, #16]
 8008330:	f043 0310 	orr.w	r3, r3, #16
 8008334:	613b      	str	r3, [r7, #16]
			gpwrdn.b.pwrdnclmp = 1;
 8008336:	693b      	ldr	r3, [r7, #16]
 8008338:	f043 0308 	orr.w	r3, r3, #8
 800833c:	613b      	str	r3, [r7, #16]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0,
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	685b      	ldr	r3, [r3, #4]
 8008342:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008346:	693b      	ldr	r3, [r7, #16]
 8008348:	4610      	mov	r0, r2
 800834a:	f04f 0100 	mov.w	r1, #0
 800834e:	461a      	mov	r2, r3
 8008350:	f7ff fc92 	bl	8007c78 <DWC_MODIFY_REG32>
 8008354:	e00e      	b.n	8008374 <adp_vbuson_timeout+0xec>
					 gpwrdn.d32);
		} else {
			/* Enable Power Down Logic */
			gpwrdn.b.pmuactv = 1;
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	f043 0302 	orr.w	r3, r3, #2
 800835c:	613b      	str	r3, [r7, #16]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	685b      	ldr	r3, [r3, #4]
 8008362:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	4610      	mov	r0, r2
 800836a:	f04f 0100 	mov.w	r1, #0
 800836e:	461a      	mov	r2, r3
 8008370:	f7ff fc82 	bl	8007c78 <DWC_MODIFY_REG32>
		}

		/* Power off the core */
		if (core_if->power_down == 2) {
 8008374:	697b      	ldr	r3, [r7, #20]
 8008376:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800837a:	2b02      	cmp	r3, #2
 800837c:	d111      	bne.n	80083a2 <adp_vbuson_timeout+0x11a>
			gpwrdn.d32 = 0;
 800837e:	f04f 0300 	mov.w	r3, #0
 8008382:	613b      	str	r3, [r7, #16]
			gpwrdn.b.pwrdnswtch = 1;
 8008384:	693b      	ldr	r3, [r7, #16]
 8008386:	f043 0320 	orr.w	r3, r3, #32
 800838a:	613b      	str	r3, [r7, #16]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn,
 800838c:	697b      	ldr	r3, [r7, #20]
 800838e:	685b      	ldr	r3, [r3, #4]
 8008390:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008394:	693b      	ldr	r3, [r7, #16]
 8008396:	4610      	mov	r0, r2
 8008398:	4619      	mov	r1, r3
 800839a:	f04f 0200 	mov.w	r2, #0
 800839e:	f7ff fc6b 	bl	8007c78 <DWC_MODIFY_REG32>
					 gpwrdn.d32, 0);
		}

		/* Unmask SRP detected interrupt from Power Down Logic */
		gpwrdn.d32 = 0;
 80083a2:	f04f 0300 	mov.w	r3, #0
 80083a6:	613b      	str	r3, [r7, #16]
		gpwrdn.b.srp_det_msk = 1;
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80083ae:	613b      	str	r3, [r7, #16]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 80083b0:	697b      	ldr	r3, [r7, #20]
 80083b2:	685b      	ldr	r3, [r3, #4]
 80083b4:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80083b8:	693b      	ldr	r3, [r7, #16]
 80083ba:	4610      	mov	r0, r2
 80083bc:	f04f 0100 	mov.w	r1, #0
 80083c0:	461a      	mov	r2, r3
 80083c2:	f7ff fc59 	bl	8007c78 <DWC_MODIFY_REG32>

		dwc_otg_adp_probe_start(core_if);
 80083c6:	6978      	ldr	r0, [r7, #20]
 80083c8:	f000 f980 	bl	80086cc <dwc_otg_adp_probe_start>
	}

}
 80083cc:	f107 0718 	add.w	r7, r7, #24
 80083d0:	46bd      	mov	sp, r7
 80083d2:	bd80      	pop	{r7, pc}

080083d4 <dwc_otg_adp_vbuson_timer_start>:
 * 1.1 seconds.
 *
 * @param core_if the pointer to core_if strucure.
 */
void dwc_otg_adp_vbuson_timer_start(dwc_otg_core_if_t * core_if)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b082      	sub	sp, #8
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
	core_if->adp.vbuson_timer_started = 1;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	f04f 0201 	mov.w	r2, #1
 80083e2:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	DWC_TIMER_SCHEDULE(core_if->adp.vbuson_timer, 1100 /* 1.1 secs */ );
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80083ec:	4618      	mov	r0, r3
 80083ee:	f240 414c 	movw	r1, #1100	; 0x44c
 80083f2:	f7ff fd45 	bl	8007e80 <DWC_TIMER_SCHEDULE>
}
 80083f6:	f107 0708 	add.w	r7, r7, #8
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}
 80083fe:	bf00      	nop

08008400 <mask_all_interrupts>:
/**
 * Masks all DWC OTG core interrupts
 *
 */
static void mask_all_interrupts(dwc_otg_core_if_t * core_if)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b084      	sub	sp, #16
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
	int i;

	gahbcfg_data_t ahbcfg = {.d32 = 0 };
 8008408:	f04f 0300 	mov.w	r3, #0
 800840c:	60bb      	str	r3, [r7, #8]

	/* Mask Host Interrupts */

	/* Clear and disable HCINTs */
	for (i = 0; i < core_if->core_params->host_channels; i++) {
 800840e:	f04f 0300 	mov.w	r3, #0
 8008412:	60fb      	str	r3, [r7, #12]
 8008414:	e01f      	b.n	8008456 <mask_all_interrupts+0x56>
		DWC_WRITE_REG32(&core_if->host_if->hc_regs[i]->hcintmsk, 0);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	68db      	ldr	r3, [r3, #12]
 800841a:	68fa      	ldr	r2, [r7, #12]
 800841c:	f102 0202 	add.w	r2, r2, #2
 8008420:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008424:	f103 030c 	add.w	r3, r3, #12
 8008428:	4618      	mov	r0, r3
 800842a:	f04f 0100 	mov.w	r1, #0
 800842e:	f7ff fc15 	bl	8007c5c <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&core_if->host_if->hc_regs[i]->hcint, 0xFFFFFFFF);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	68db      	ldr	r3, [r3, #12]
 8008436:	68fa      	ldr	r2, [r7, #12]
 8008438:	f102 0202 	add.w	r2, r2, #2
 800843c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008440:	f103 0308 	add.w	r3, r3, #8
 8008444:	4618      	mov	r0, r3
 8008446:	f04f 31ff 	mov.w	r1, #4294967295
 800844a:	f7ff fc07 	bl	8007c5c <DWC_WRITE_REG32>
	gahbcfg_data_t ahbcfg = {.d32 = 0 };

	/* Mask Host Interrupts */

	/* Clear and disable HCINTs */
	for (i = 0; i < core_if->core_params->host_channels; i++) {
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	f103 0301 	add.w	r3, r3, #1
 8008454:	60fb      	str	r3, [r7, #12]
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	429a      	cmp	r2, r3
 8008462:	dcd8      	bgt.n	8008416 <mask_all_interrupts+0x16>
		DWC_WRITE_REG32(&core_if->host_if->hc_regs[i]->hcint, 0xFFFFFFFF);

	}

	/* Clear and disable HAINT */
	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->haintmsk, 0x0000);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	68db      	ldr	r3, [r3, #12]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	f103 0318 	add.w	r3, r3, #24
 800846e:	4618      	mov	r0, r3
 8008470:	f04f 0100 	mov.w	r1, #0
 8008474:	f7ff fbf2 	bl	8007c5c <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->haint, 0xFFFFFFFF);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	68db      	ldr	r3, [r3, #12]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f103 0314 	add.w	r3, r3, #20
 8008482:	4618      	mov	r0, r3
 8008484:	f04f 31ff 	mov.w	r1, #4294967295
 8008488:	f7ff fbe8 	bl	8007c5c <DWC_WRITE_REG32>

	/* Mask Device Interrupts */
	if (!core_if->multiproc_int_enable) {
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8008492:	2b00      	cmp	r3, #0
 8008494:	d166      	bne.n	8008564 <mask_all_interrupts+0x164>
		/* Clear and disable IN Endpoint interrupts */
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->diepmsk, 0);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	689b      	ldr	r3, [r3, #8]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f103 0310 	add.w	r3, r3, #16
 80084a0:	4618      	mov	r0, r3
 80084a2:	f04f 0100 	mov.w	r1, #0
 80084a6:	f7ff fbd9 	bl	8007c5c <DWC_WRITE_REG32>
		for (i = 0; i <= core_if->dev_if->num_in_eps; i++) {
 80084aa:	f04f 0300 	mov.w	r3, #0
 80084ae:	60fb      	str	r3, [r7, #12]
 80084b0:	e011      	b.n	80084d6 <mask_all_interrupts+0xd6>
			DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	689a      	ldr	r2, [r3, #8]
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80084bc:	18d3      	adds	r3, r2, r3
 80084be:	685b      	ldr	r3, [r3, #4]
 80084c0:	f103 0308 	add.w	r3, r3, #8
 80084c4:	4618      	mov	r0, r3
 80084c6:	f04f 31ff 	mov.w	r1, #4294967295
 80084ca:	f7ff fbc7 	bl	8007c5c <DWC_WRITE_REG32>

	/* Mask Device Interrupts */
	if (!core_if->multiproc_int_enable) {
		/* Clear and disable IN Endpoint interrupts */
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->diepmsk, 0);
		for (i = 0; i <= core_if->dev_if->num_in_eps; i++) {
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	f103 0301 	add.w	r3, r3, #1
 80084d4:	60fb      	str	r3, [r7, #12]
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	689b      	ldr	r3, [r3, #8]
 80084da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80084de:	461a      	mov	r2, r3
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	429a      	cmp	r2, r3
 80084e4:	dae5      	bge.n	80084b2 <mask_all_interrupts+0xb2>
			DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->
					diepint, 0xFFFFFFFF);
		}

		/* Clear and disable OUT Endpoint interrupts */
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->doepmsk, 0);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	689b      	ldr	r3, [r3, #8]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	f103 0314 	add.w	r3, r3, #20
 80084f0:	4618      	mov	r0, r3
 80084f2:	f04f 0100 	mov.w	r1, #0
 80084f6:	f7ff fbb1 	bl	8007c5c <DWC_WRITE_REG32>
		for (i = 0; i <= core_if->dev_if->num_out_eps; i++) {
 80084fa:	f04f 0300 	mov.w	r3, #0
 80084fe:	60fb      	str	r3, [r7, #12]
 8008500:	e013      	b.n	800852a <mask_all_interrupts+0x12a>
			DWC_WRITE_REG32(&core_if->dev_if->out_ep_regs[i]->
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	689a      	ldr	r2, [r3, #8]
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	f103 0308 	add.w	r3, r3, #8
 800850c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008510:	18d3      	adds	r3, r2, r3
 8008512:	685b      	ldr	r3, [r3, #4]
 8008514:	f103 0308 	add.w	r3, r3, #8
 8008518:	4618      	mov	r0, r3
 800851a:	f04f 31ff 	mov.w	r1, #4294967295
 800851e:	f7ff fb9d 	bl	8007c5c <DWC_WRITE_REG32>
					diepint, 0xFFFFFFFF);
		}

		/* Clear and disable OUT Endpoint interrupts */
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->doepmsk, 0);
		for (i = 0; i <= core_if->dev_if->num_out_eps; i++) {
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	f103 0301 	add.w	r3, r3, #1
 8008528:	60fb      	str	r3, [r7, #12]
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	689b      	ldr	r3, [r3, #8]
 800852e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8008532:	461a      	mov	r2, r3
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	429a      	cmp	r2, r3
 8008538:	dae3      	bge.n	8008502 <mask_all_interrupts+0x102>
			DWC_WRITE_REG32(&core_if->dev_if->out_ep_regs[i]->
					doepint, 0xFFFFFFFF);
		}

		/* Clear and disable DAINT */
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->daint,
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	689b      	ldr	r3, [r3, #8]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f103 0318 	add.w	r3, r3, #24
 8008544:	4618      	mov	r0, r3
 8008546:	f04f 31ff 	mov.w	r1, #4294967295
 800854a:	f7ff fb87 	bl	8007c5c <DWC_WRITE_REG32>
				0xFFFFFFFF);
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->daintmsk, 0);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	689b      	ldr	r3, [r3, #8]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f103 031c 	add.w	r3, r3, #28
 8008558:	4618      	mov	r0, r3
 800855a:	f04f 0100 	mov.w	r1, #0
 800855e:	f7ff fb7d 	bl	8007c5c <DWC_WRITE_REG32>
 8008562:	e06d      	b.n	8008640 <mask_all_interrupts+0x240>
	} else {
		for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 8008564:	f04f 0300 	mov.w	r3, #0
 8008568:	60fb      	str	r3, [r7, #12]
 800856a:	e01f      	b.n	80085ac <mask_all_interrupts+0x1ac>
			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	689b      	ldr	r3, [r3, #8]
 8008570:	681a      	ldr	r2, [r3, #0]
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	f103 0310 	add.w	r3, r3, #16
 8008578:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800857c:	18d3      	adds	r3, r2, r3
 800857e:	4618      	mov	r0, r3
 8008580:	f04f 0100 	mov.w	r1, #0
 8008584:	f7ff fb6a 	bl	8007c5c <DWC_WRITE_REG32>
					diepeachintmsk[i], 0);
			DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	689a      	ldr	r2, [r3, #8]
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8008592:	18d3      	adds	r3, r2, r3
 8008594:	685b      	ldr	r3, [r3, #4]
 8008596:	f103 0308 	add.w	r3, r3, #8
 800859a:	4618      	mov	r0, r3
 800859c:	f04f 31ff 	mov.w	r1, #4294967295
 80085a0:	f7ff fb5c 	bl	8007c5c <DWC_WRITE_REG32>
		/* Clear and disable DAINT */
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->daint,
				0xFFFFFFFF);
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->daintmsk, 0);
	} else {
		for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	f103 0301 	add.w	r3, r3, #1
 80085aa:	60fb      	str	r3, [r7, #12]
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	689b      	ldr	r3, [r3, #8]
 80085b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80085b4:	461a      	mov	r2, r3
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	429a      	cmp	r2, r3
 80085ba:	dcd7      	bgt.n	800856c <mask_all_interrupts+0x16c>
					diepeachintmsk[i], 0);
			DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->
					diepint, 0xFFFFFFFF);
		}

		for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 80085bc:	f04f 0300 	mov.w	r3, #0
 80085c0:	60fb      	str	r3, [r7, #12]
 80085c2:	e021      	b.n	8008608 <mask_all_interrupts+0x208>
			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	689b      	ldr	r3, [r3, #8]
 80085c8:	681a      	ldr	r2, [r3, #0]
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	f103 0318 	add.w	r3, r3, #24
 80085d0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80085d4:	18d3      	adds	r3, r2, r3
 80085d6:	4618      	mov	r0, r3
 80085d8:	f04f 0100 	mov.w	r1, #0
 80085dc:	f7ff fb3e 	bl	8007c5c <DWC_WRITE_REG32>
					doepeachintmsk[i], 0);
			DWC_WRITE_REG32(&core_if->dev_if->out_ep_regs[i]->
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	689a      	ldr	r2, [r3, #8]
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	f103 0308 	add.w	r3, r3, #8
 80085ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80085ee:	18d3      	adds	r3, r2, r3
 80085f0:	685b      	ldr	r3, [r3, #4]
 80085f2:	f103 0308 	add.w	r3, r3, #8
 80085f6:	4618      	mov	r0, r3
 80085f8:	f04f 31ff 	mov.w	r1, #4294967295
 80085fc:	f7ff fb2e 	bl	8007c5c <DWC_WRITE_REG32>
					diepeachintmsk[i], 0);
			DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->
					diepint, 0xFFFFFFFF);
		}

		for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	f103 0301 	add.w	r3, r3, #1
 8008606:	60fb      	str	r3, [r7, #12]
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	689b      	ldr	r3, [r3, #8]
 800860c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8008610:	461a      	mov	r2, r3
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	429a      	cmp	r2, r3
 8008616:	dcd5      	bgt.n	80085c4 <mask_all_interrupts+0x1c4>
					doepeachintmsk[i], 0);
			DWC_WRITE_REG32(&core_if->dev_if->out_ep_regs[i]->
					doepint, 0xFFFFFFFF);
		}

		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->deachintmsk,
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	689b      	ldr	r3, [r3, #8]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8008622:	4618      	mov	r0, r3
 8008624:	f04f 0100 	mov.w	r1, #0
 8008628:	f7ff fb18 	bl	8007c5c <DWC_WRITE_REG32>
				0);
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->deachint,
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	689b      	ldr	r3, [r3, #8]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8008636:	4618      	mov	r0, r3
 8008638:	f04f 31ff 	mov.w	r1, #4294967295
 800863c:	f7ff fb0e 	bl	8007c5c <DWC_WRITE_REG32>
				0xFFFFFFFF);

	}

	/* Disable interrupts */
	ahbcfg.b.glblintrmsk = 1;
 8008640:	68bb      	ldr	r3, [r7, #8]
 8008642:	f043 0301 	orr.w	r3, r3, #1
 8008646:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gahbcfg, ahbcfg.d32, 0);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	685b      	ldr	r3, [r3, #4]
 800864c:	f103 0208 	add.w	r2, r3, #8
 8008650:	68bb      	ldr	r3, [r7, #8]
 8008652:	4610      	mov	r0, r2
 8008654:	4619      	mov	r1, r3
 8008656:	f04f 0200 	mov.w	r2, #0
 800865a:	f7ff fb0d 	bl	8007c78 <DWC_MODIFY_REG32>

	/* Disable all interrupts. */
	DWC_WRITE_REG32(&core_if->core_global_regs->gintmsk, 0);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	685b      	ldr	r3, [r3, #4]
 8008662:	f103 0318 	add.w	r3, r3, #24
 8008666:	4618      	mov	r0, r3
 8008668:	f04f 0100 	mov.w	r1, #0
 800866c:	f7ff faf6 	bl	8007c5c <DWC_WRITE_REG32>

	/* Clear any pending interrupts */
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	685b      	ldr	r3, [r3, #4]
 8008674:	f103 0314 	add.w	r3, r3, #20
 8008678:	4618      	mov	r0, r3
 800867a:	f04f 31ff 	mov.w	r1, #4294967295
 800867e:	f7ff faed 	bl	8007c5c <DWC_WRITE_REG32>

	/* Clear any pending OTG Interrupts */
	DWC_WRITE_REG32(&core_if->core_global_regs->gotgint, 0xFFFFFFFF);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	685b      	ldr	r3, [r3, #4]
 8008686:	f103 0304 	add.w	r3, r3, #4
 800868a:	4618      	mov	r0, r3
 800868c:	f04f 31ff 	mov.w	r1, #4294967295
 8008690:	f7ff fae4 	bl	8007c5c <DWC_WRITE_REG32>
}
 8008694:	f107 0710 	add.w	r7, r7, #16
 8008698:	46bd      	mov	sp, r7
 800869a:	bd80      	pop	{r7, pc}

0800869c <unmask_sess_req_intr>:
/**
 * Unmask Session Request interrupt
 *
 */
static void unmask_sess_req_intr(dwc_otg_core_if_t * core_if)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b084      	sub	sp, #16
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
	gintmsk_data_t gintmsk = {.d32 = 0,.b.sessreqintr = 1 };
 80086a4:	f04f 0300 	mov.w	r3, #0
 80086a8:	60fb      	str	r3, [r7, #12]
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80086b0:	60fb      	str	r3, [r7, #12]

	DWC_WRITE_REG32(&core_if->core_global_regs->gintmsk, gintmsk.d32);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	685b      	ldr	r3, [r3, #4]
 80086b6:	f103 0218 	add.w	r2, r3, #24
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	4610      	mov	r0, r2
 80086be:	4619      	mov	r1, r3
 80086c0:	f7ff facc 	bl	8007c5c <DWC_WRITE_REG32>
}
 80086c4:	f107 0710 	add.w	r7, r7, #16
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bd80      	pop	{r7, pc}

080086cc <dwc_otg_adp_probe_start>:
 * Starts the ADP Probing
 *
 * @param core_if the pointer to core_if strucure.
 */
uint32_t dwc_otg_adp_probe_start(dwc_otg_core_if_t * core_if)
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b084      	sub	sp, #16
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	6078      	str	r0, [r7, #4]

	adpctl_data_t adpctl;

	dwc_otg_disable_global_interrupts(core_if);
 80086d4:	6878      	ldr	r0, [r7, #4]
 80086d6:	f000 fe9d 	bl	8009414 <dwc_otg_disable_global_interrupts>
	// TODO - check: most probably this is not required
	mask_all_interrupts(core_if);
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f7ff fe90 	bl	8008400 <mask_all_interrupts>

	// TODO - check: most probably this is not required
	if (dwc_otg_is_host_mode(core_if)) {
 80086e0:	6878      	ldr	r0, [r7, #4]
 80086e2:	f005 fe23 	bl	800e32c <dwc_otg_is_host_mode>
 80086e6:	4603      	mov	r3, r0
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d002      	beq.n	80086f2 <dwc_otg_adp_probe_start+0x26>
		unmask_sess_req_intr(core_if);
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f7ff ffd5 	bl	800869c <unmask_sess_req_intr>
	}
	dwc_otg_enable_global_interrupts(core_if);
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	f000 fe74 	bl	80093e0 <dwc_otg_enable_global_interrupts>

	core_if->adp.probe_enabled = 1;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	f04f 0201 	mov.w	r2, #1
 80086fe:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

	adpctl.b.adpres = 1;
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008708:	60fb      	str	r3, [r7, #12]
	dwc_otg_adp_write_reg(core_if, adpctl.d32);
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	6878      	ldr	r0, [r7, #4]
 800870e:	4619      	mov	r1, r3
 8008710:	f7ff fd32 	bl	8008178 <dwc_otg_adp_write_reg>

	while (adpctl.b.adpres) {
 8008714:	e004      	b.n	8008720 <dwc_otg_adp_probe_start+0x54>
		adpctl.d32 = dwc_otg_adp_read_reg(core_if);
 8008716:	6878      	ldr	r0, [r7, #4]
 8008718:	f7ff fd58 	bl	80081cc <dwc_otg_adp_read_reg>
 800871c:	4603      	mov	r3, r0
 800871e:	60fb      	str	r3, [r7, #12]
	core_if->adp.probe_enabled = 1;

	adpctl.b.adpres = 1;
	dwc_otg_adp_write_reg(core_if, adpctl.d32);

	while (adpctl.b.adpres) {
 8008720:	7bbb      	ldrb	r3, [r7, #14]
 8008722:	f003 0308 	and.w	r3, r3, #8
 8008726:	b2db      	uxtb	r3, r3
 8008728:	2b00      	cmp	r3, #0
 800872a:	d1f4      	bne.n	8008716 <dwc_otg_adp_probe_start+0x4a>
		adpctl.d32 = dwc_otg_adp_read_reg(core_if);
	}

	adpctl.d32 = 0;
 800872c:	f04f 0300 	mov.w	r3, #0
 8008730:	60fb      	str	r3, [r7, #12]
	adpctl.b.adp_tmout_int_msk = 1;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008738:	60fb      	str	r3, [r7, #12]
	adpctl.b.adp_prb_int_msk = 1;
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008740:	60fb      	str	r3, [r7, #12]
	adpctl.b.prb_dschg = 1;
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	f04f 0201 	mov.w	r2, #1
 8008748:	f362 0301 	bfi	r3, r2, #0, #2
 800874c:	60fb      	str	r3, [r7, #12]
	adpctl.b.prb_delta = 1;
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	f04f 0201 	mov.w	r2, #1
 8008754:	f362 0383 	bfi	r3, r2, #2, #2
 8008758:	60fb      	str	r3, [r7, #12]
	adpctl.b.prb_per = 1;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	f04f 0201 	mov.w	r2, #1
 8008760:	f362 1305 	bfi	r3, r2, #4, #2
 8008764:	60fb      	str	r3, [r7, #12]
	adpctl.b.adpen = 1;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800876c:	60fb      	str	r3, [r7, #12]
	adpctl.b.enaprb = 1;
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008774:	60fb      	str	r3, [r7, #12]

	dwc_otg_adp_write_reg(core_if, adpctl.d32);
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	6878      	ldr	r0, [r7, #4]
 800877a:	4619      	mov	r1, r3
 800877c:	f7ff fcfc 	bl	8008178 <dwc_otg_adp_write_reg>

	return 0;
 8008780:	f04f 0300 	mov.w	r3, #0
}
 8008784:	4618      	mov	r0, r3
 8008786:	f107 0710 	add.w	r7, r7, #16
 800878a:	46bd      	mov	sp, r7
 800878c:	bd80      	pop	{r7, pc}
 800878e:	bf00      	nop

08008790 <dwc_otg_adp_sense_timer_start>:
 * 3 seconds.
 *
 * @param core_if the pointer to core_if strucure.
 */
void dwc_otg_adp_sense_timer_start(dwc_otg_core_if_t * core_if)
{
 8008790:	b580      	push	{r7, lr}
 8008792:	b082      	sub	sp, #8
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
	core_if->adp.sense_timer_started = 1;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	f04f 0201 	mov.w	r2, #1
 800879e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	DWC_TIMER_SCHEDULE(core_if->adp.sense_timer, 3000 /* 3 secs */ );
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80087a8:	4618      	mov	r0, r3
 80087aa:	f640 31b8 	movw	r1, #3000	; 0xbb8
 80087ae:	f7ff fb67 	bl	8007e80 <DWC_TIMER_SCHEDULE>
}
 80087b2:	f107 0708 	add.w	r7, r7, #8
 80087b6:	46bd      	mov	sp, r7
 80087b8:	bd80      	pop	{r7, pc}
 80087ba:	bf00      	nop

080087bc <dwc_otg_adp_sense_start>:
 * Starts the ADP Sense
 *
 * @param core_if the pointer to core_if strucure.
 */
uint32_t dwc_otg_adp_sense_start(dwc_otg_core_if_t * core_if)
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b084      	sub	sp, #16
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
	adpctl_data_t adpctl;

	dwc_otg_disable_global_interrupts(core_if);
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f000 fe25 	bl	8009414 <dwc_otg_disable_global_interrupts>

	core_if->adp.sense_enabled = 1;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	f04f 0201 	mov.w	r2, #1
 80087d0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

	adpctl.b.adpres = 1;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80087da:	60fb      	str	r3, [r7, #12]
	dwc_otg_adp_write_reg(core_if, adpctl.d32);
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	6878      	ldr	r0, [r7, #4]
 80087e0:	4619      	mov	r1, r3
 80087e2:	f7ff fcc9 	bl	8008178 <dwc_otg_adp_write_reg>

	while (adpctl.b.adpres) {
 80087e6:	e004      	b.n	80087f2 <dwc_otg_adp_sense_start+0x36>
		adpctl.d32 = dwc_otg_adp_read_reg(core_if);
 80087e8:	6878      	ldr	r0, [r7, #4]
 80087ea:	f7ff fcef 	bl	80081cc <dwc_otg_adp_read_reg>
 80087ee:	4603      	mov	r3, r0
 80087f0:	60fb      	str	r3, [r7, #12]
	core_if->adp.sense_enabled = 1;

	adpctl.b.adpres = 1;
	dwc_otg_adp_write_reg(core_if, adpctl.d32);

	while (adpctl.b.adpres) {
 80087f2:	7bbb      	ldrb	r3, [r7, #14]
 80087f4:	f003 0308 	and.w	r3, r3, #8
 80087f8:	b2db      	uxtb	r3, r3
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d1f4      	bne.n	80087e8 <dwc_otg_adp_sense_start+0x2c>
		adpctl.d32 = dwc_otg_adp_read_reg(core_if);
	}

	adpctl.b.adpen = 1;
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008804:	60fb      	str	r3, [r7, #12]
	adpctl.b.enasns = 1;
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800880c:	60fb      	str	r3, [r7, #12]
	adpctl.b.adp_sns_int_msk = 1;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008814:	60fb      	str	r3, [r7, #12]

	dwc_otg_adp_write_reg(core_if, adpctl.d32);
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	6878      	ldr	r0, [r7, #4]
 800881a:	4619      	mov	r1, r3
 800881c:	f7ff fcac 	bl	8008178 <dwc_otg_adp_write_reg>

	dwc_otg_adp_sense_timer_start(core_if);
 8008820:	6878      	ldr	r0, [r7, #4]
 8008822:	f7ff ffb5 	bl	8008790 <dwc_otg_adp_sense_timer_start>

	return 0;
 8008826:	f04f 0300 	mov.w	r3, #0
}
 800882a:	4618      	mov	r0, r3
 800882c:	f107 0710 	add.w	r7, r7, #16
 8008830:	46bd      	mov	sp, r7
 8008832:	bd80      	pop	{r7, pc}

08008834 <dwc_otg_adp_probe_stop>:
 * Stops the ADP Probing
 *
 * @param core_if the pointer to core_if strucure.
 */
uint32_t dwc_otg_adp_probe_stop(dwc_otg_core_if_t * core_if)
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b084      	sub	sp, #16
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]

	adpctl_data_t adpctl;

	core_if->adp.probe_enabled = 0;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f04f 0200 	mov.w	r2, #0
 8008842:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	adpctl.b.adpres = 1;
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800884c:	60fb      	str	r3, [r7, #12]
	dwc_otg_adp_write_reg(core_if, adpctl.d32);
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	6878      	ldr	r0, [r7, #4]
 8008852:	4619      	mov	r1, r3
 8008854:	f7ff fc90 	bl	8008178 <dwc_otg_adp_write_reg>

	/** todo: check if ADP is needed to be reset */
	while (adpctl.b.adpres) {
 8008858:	e004      	b.n	8008864 <dwc_otg_adp_probe_stop+0x30>
		adpctl.d32 = dwc_otg_adp_read_reg(core_if);
 800885a:	6878      	ldr	r0, [r7, #4]
 800885c:	f7ff fcb6 	bl	80081cc <dwc_otg_adp_read_reg>
 8008860:	4603      	mov	r3, r0
 8008862:	60fb      	str	r3, [r7, #12]
	core_if->adp.probe_enabled = 0;
	adpctl.b.adpres = 1;
	dwc_otg_adp_write_reg(core_if, adpctl.d32);

	/** todo: check if ADP is needed to be reset */
	while (adpctl.b.adpres) {
 8008864:	7bbb      	ldrb	r3, [r7, #14]
 8008866:	f003 0308 	and.w	r3, r3, #8
 800886a:	b2db      	uxtb	r3, r3
 800886c:	2b00      	cmp	r3, #0
 800886e:	d1f4      	bne.n	800885a <dwc_otg_adp_probe_stop+0x26>
		adpctl.d32 = dwc_otg_adp_read_reg(core_if);
	}

	dwc_otg_adp_write_reg(core_if, 0);
 8008870:	6878      	ldr	r0, [r7, #4]
 8008872:	f04f 0100 	mov.w	r1, #0
 8008876:	f7ff fc7f 	bl	8008178 <dwc_otg_adp_write_reg>

	dwc_otg_enable_global_interrupts(core_if);
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 fdb0 	bl	80093e0 <dwc_otg_enable_global_interrupts>

	return 0;
 8008880:	f04f 0300 	mov.w	r3, #0
}
 8008884:	4618      	mov	r0, r3
 8008886:	f107 0710 	add.w	r7, r7, #16
 800888a:	46bd      	mov	sp, r7
 800888c:	bd80      	pop	{r7, pc}
 800888e:	bf00      	nop

08008890 <dwc_otg_adp_sense_stop>:
 * Stops the ADP Sensing
 *
 * @param core_if the pointer to core_if strucure.
 */
uint32_t dwc_otg_adp_sense_stop(dwc_otg_core_if_t * core_if)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b084      	sub	sp, #16
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
	adpctl_data_t adpctl;

	core_if->adp.sense_enabled = 0;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	f04f 0200 	mov.w	r2, #0
 800889e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

	adpctl.b.adpres = 1;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80088a8:	60fb      	str	r3, [r7, #12]
	dwc_otg_adp_write_reg(core_if, adpctl.d32);
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	6878      	ldr	r0, [r7, #4]
 80088ae:	4619      	mov	r1, r3
 80088b0:	f7ff fc62 	bl	8008178 <dwc_otg_adp_write_reg>

	/** todo: check if ADP is needed to be reset */
	while (adpctl.b.adpres) {
 80088b4:	e004      	b.n	80088c0 <dwc_otg_adp_sense_stop+0x30>
		adpctl.d32 = dwc_otg_adp_read_reg(core_if);
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f7ff fc88 	bl	80081cc <dwc_otg_adp_read_reg>
 80088bc:	4603      	mov	r3, r0
 80088be:	60fb      	str	r3, [r7, #12]

	adpctl.b.adpres = 1;
	dwc_otg_adp_write_reg(core_if, adpctl.d32);

	/** todo: check if ADP is needed to be reset */
	while (adpctl.b.adpres) {
 80088c0:	7bbb      	ldrb	r3, [r7, #14]
 80088c2:	f003 0308 	and.w	r3, r3, #8
 80088c6:	b2db      	uxtb	r3, r3
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d1f4      	bne.n	80088b6 <dwc_otg_adp_sense_stop+0x26>
		adpctl.d32 = dwc_otg_adp_read_reg(core_if);
	}

	dwc_otg_adp_write_reg(core_if, 0);
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	f04f 0100 	mov.w	r1, #0
 80088d2:	f7ff fc51 	bl	8008178 <dwc_otg_adp_write_reg>

	dwc_otg_enable_global_interrupts(core_if);
 80088d6:	6878      	ldr	r0, [r7, #4]
 80088d8:	f000 fd82 	bl	80093e0 <dwc_otg_enable_global_interrupts>

	return 0;
 80088dc:	f04f 0300 	mov.w	r3, #0
}
 80088e0:	4618      	mov	r0, r3
 80088e2:	f107 0710 	add.w	r7, r7, #16
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}
 80088ea:	bf00      	nop

080088ec <dwc_otg_adp_turnon_vbus>:
 * to perform initial actions for ADP
 *
 * @param core_if the pointer to core_if strucure.
 */
void dwc_otg_adp_turnon_vbus(dwc_otg_core_if_t * core_if)
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b084      	sub	sp, #16
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
	hprt0_data_t hprt0 = {.d32 = 0 };
 80088f4:	f04f 0300 	mov.w	r3, #0
 80088f8:	60fb      	str	r3, [r7, #12]

	hprt0.b.prtpwr = 1;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008900:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(core_if->host_if->hprt0, 0, hprt0.d32);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	68db      	ldr	r3, [r3, #12]
 8008906:	685a      	ldr	r2, [r3, #4]
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	4610      	mov	r0, r2
 800890c:	f04f 0100 	mov.w	r1, #0
 8008910:	461a      	mov	r2, r3
 8008912:	f7ff f9b1 	bl	8007c78 <DWC_MODIFY_REG32>

//      unmask_conn_det_intr(core_if);

//      dwc_otg_enable_global_interrupts(core_if);

	dwc_otg_adp_vbuson_timer_start(core_if);
 8008916:	6878      	ldr	r0, [r7, #4]
 8008918:	f7ff fd5c 	bl	80083d4 <dwc_otg_adp_vbuson_timer_start>
}
 800891c:	f107 0710 	add.w	r7, r7, #16
 8008920:	46bd      	mov	sp, r7
 8008922:	bd80      	pop	{r7, pc}

08008924 <dwc_otg_adp_start>:
 * to perform initial actions for ADP
 *
 * @param core_if the pointer to core_if strucure.
 */
void dwc_otg_adp_start(dwc_otg_core_if_t * core_if)
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b084      	sub	sp, #16
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
	gpwrdn_data_t gpwrdn;
	if (core_if->adp_enable) {
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008932:	2b00      	cmp	r3, #0
 8008934:	d05f      	beq.n	80089f6 <dwc_otg_adp_start+0xd2>
#if 0				// most possibly should be removed
		mask_all_interrupts(core_if);
#endif
		/* Enable Power Down Logic */
		gpwrdn.d32 = 0;
 8008936:	f04f 0300 	mov.w	r3, #0
 800893a:	60fb      	str	r3, [r7, #12]
		gpwrdn.b.pmuactv = 1;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	f043 0302 	orr.w	r3, r3, #2
 8008942:	60fb      	str	r3, [r7, #12]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	685b      	ldr	r3, [r3, #4]
 8008948:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	4610      	mov	r0, r2
 8008950:	f04f 0100 	mov.w	r1, #0
 8008954:	461a      	mov	r2, r3
 8008956:	f7ff f98f 	bl	8007c78 <DWC_MODIFY_REG32>

		/* Unmask SRP detected interrupt from Power Down Logic */
		gpwrdn.d32 = 0;
 800895a:	f04f 0300 	mov.w	r3, #0
 800895e:	60fb      	str	r3, [r7, #12]
		gpwrdn.b.srp_det_msk = 1;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008966:	60fb      	str	r3, [r7, #12]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	685b      	ldr	r3, [r3, #4]
 800896c:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	4610      	mov	r0, r2
 8008974:	f04f 0100 	mov.w	r1, #0
 8008978:	461a      	mov	r2, r3
 800897a:	f7ff f97d 	bl	8007c78 <DWC_MODIFY_REG32>

		gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	685b      	ldr	r3, [r3, #4]
 8008982:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8008986:	4618      	mov	r0, r3
 8008988:	f7ff f95c 	bl	8007c44 <DWC_READ_REG32>
 800898c:	4603      	mov	r3, r0
 800898e:	60fb      	str	r3, [r7, #12]

		/* check which value is for device mode and which for Host mode */
		if (gpwrdn.b.idsts) {	/* TODO - considered host mode value is 1 */
 8008990:	7bbb      	ldrb	r3, [r7, #14]
 8008992:	f003 0320 	and.w	r3, r3, #32
 8008996:	b2db      	uxtb	r3, r3
 8008998:	2b00      	cmp	r3, #0
 800899a:	d008      	beq.n	80089ae <dwc_otg_adp_start+0x8a>
			core_if->adp.initial_probe = 1;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	f04f 0201 	mov.w	r2, #1
 80089a2:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			dwc_otg_adp_probe_start(core_if);
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	f7ff fe90 	bl	80086cc <dwc_otg_adp_probe_start>
 80089ac:	e023      	b.n	80089f6 <dwc_otg_adp_start+0xd2>
		} else {
			gotgctl_data_t gotgctl;
			
			gotgctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	685b      	ldr	r3, [r3, #4]
 80089b2:	4618      	mov	r0, r3
 80089b4:	f7ff f946 	bl	8007c44 <DWC_READ_REG32>
 80089b8:	4603      	mov	r3, r0
 80089ba:	60bb      	str	r3, [r7, #8]

			if (gotgctl.b.bsesvld == 0) {
 80089bc:	7abb      	ldrb	r3, [r7, #10]
 80089be:	f003 0308 	and.w	r3, r3, #8
 80089c2:	b2db      	uxtb	r3, r3
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d108      	bne.n	80089da <dwc_otg_adp_start+0xb6>
				core_if->adp.initial_probe = 1;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	f04f 0201 	mov.w	r2, #1
 80089ce:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
				dwc_otg_adp_probe_start(core_if);
 80089d2:	6878      	ldr	r0, [r7, #4]
 80089d4:	f7ff fe7a 	bl	80086cc <dwc_otg_adp_probe_start>
 80089d8:	e00d      	b.n	80089f6 <dwc_otg_adp_start+0xd2>
			} else { /** @todo - check if device initialization should be performed here */
				core_if->op_state = B_PERIPHERAL;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	f04f 0204 	mov.w	r2, #4
 80089e0:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
				dwc_otg_core_init(core_if);
 80089e4:	6878      	ldr	r0, [r7, #4]
 80089e6:	f001 ff35 	bl	800a854 <dwc_otg_core_init>
				dwc_otg_enable_global_interrupts(core_if);
 80089ea:	6878      	ldr	r0, [r7, #4]
 80089ec:	f000 fcf8 	bl	80093e0 <dwc_otg_enable_global_interrupts>
				cil_pcd_start(core_if);
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	f7ff fba7 	bl	8008144 <cil_pcd_start>
			}
		}
	}
}
 80089f6:	f107 0710 	add.w	r7, r7, #16
 80089fa:	46bd      	mov	sp, r7
 80089fc:	bd80      	pop	{r7, pc}
 80089fe:	bf00      	nop

08008a00 <dwc_otg_adp_init>:

void dwc_otg_adp_init(dwc_otg_core_if_t * core_if)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b082      	sub	sp, #8
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
	core_if->adp.initial_probe = 0;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	f04f 0200 	mov.w	r2, #0
 8008a0e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	core_if->adp.probe_timer_values[0] = -1;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	f04f 32ff 	mov.w	r2, #4294967295
 8008a18:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	core_if->adp.probe_timer_values[1] = -1;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f04f 32ff 	mov.w	r2, #4294967295
 8008a22:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	core_if->adp.probe_enabled = 0;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	f04f 0200 	mov.w	r2, #0
 8008a2c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	core_if->adp.sense_enabled = 0;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	f04f 0200 	mov.w	r2, #0
 8008a36:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	core_if->adp.sense_timer_started = 0;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	f04f 0200 	mov.w	r2, #0
 8008a40:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	core_if->adp.vbuson_timer_started = 0;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	f04f 0200 	mov.w	r2, #0
 8008a4a:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	core_if->adp.attached = DWC_OTG_ADP_UNKOWN;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	f04f 0202 	mov.w	r2, #2
 8008a54:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	/* Initialize timers */
	core_if->adp.sense_timer =
	    DWC_TIMER_ALLOC("ADP SENSE TIMER", adp_sense_timeout, core_if);
 8008a58:	f64c 70e8 	movw	r0, #53224	; 0xcfe8
 8008a5c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8008a60:	f248 2155 	movw	r1, #33365	; 0x8255
 8008a64:	f6c0 0100 	movt	r1, #2048	; 0x800
 8008a68:	687a      	ldr	r2, [r7, #4]
 8008a6a:	f7ff f9d9 	bl	8007e20 <DWC_TIMER_ALLOC>
 8008a6e:	4602      	mov	r2, r0
	core_if->adp.sense_enabled = 0;
	core_if->adp.sense_timer_started = 0;
	core_if->adp.vbuson_timer_started = 0;
	core_if->adp.attached = DWC_OTG_ADP_UNKOWN;
	/* Initialize timers */
	core_if->adp.sense_timer =
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	    DWC_TIMER_ALLOC("ADP SENSE TIMER", adp_sense_timeout, core_if);

	core_if->adp.vbuson_timer =
	    DWC_TIMER_ALLOC("ADP VBUS ON TIMER", adp_vbuson_timeout, core_if);
 8008a76:	f64c 70f8 	movw	r0, #53240	; 0xcff8
 8008a7a:	f6c0 0002 	movt	r0, #2050	; 0x802
 8008a7e:	f248 2189 	movw	r1, #33417	; 0x8289
 8008a82:	f6c0 0100 	movt	r1, #2048	; 0x800
 8008a86:	687a      	ldr	r2, [r7, #4]
 8008a88:	f7ff f9ca 	bl	8007e20 <DWC_TIMER_ALLOC>
 8008a8c:	4602      	mov	r2, r0
	core_if->adp.attached = DWC_OTG_ADP_UNKOWN;
	/* Initialize timers */
	core_if->adp.sense_timer =
	    DWC_TIMER_ALLOC("ADP SENSE TIMER", adp_sense_timeout, core_if);

	core_if->adp.vbuson_timer =
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	    DWC_TIMER_ALLOC("ADP VBUS ON TIMER", adp_vbuson_timeout, core_if);
}
 8008a94:	f107 0708 	add.w	r7, r7, #8
 8008a98:	46bd      	mov	sp, r7
 8008a9a:	bd80      	pop	{r7, pc}

08008a9c <dwc_otg_adp_remove>:

void dwc_otg_adp_remove(dwc_otg_core_if_t * core_if)
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b082      	sub	sp, #8
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
	DWC_TIMER_FREE(core_if->adp.sense_timer);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8008aaa:	4618      	mov	r0, r3
 8008aac:	f7ff f9d8 	bl	8007e60 <DWC_TIMER_FREE>
	DWC_TIMER_FREE(core_if->adp.vbuson_timer);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	f7ff f9d2 	bl	8007e60 <DWC_TIMER_FREE>
}
 8008abc:	f107 0708 	add.w	r7, r7, #8
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	bd80      	pop	{r7, pc}

08008ac4 <set_timer_value>:
/////////////////////////////////////////////////////////////////////
/**
 * This function compares Ramp Timer values
 */
static uint32_t set_timer_value(dwc_otg_core_if_t * core_if, uint32_t val)
{
 8008ac4:	b480      	push	{r7}
 8008ac6:	b083      	sub	sp, #12
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
 8008acc:	6039      	str	r1, [r7, #0]
	if (core_if->adp.probe_timer_values[0] == -1) {
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ad8:	d10b      	bne.n	8008af2 <set_timer_value+0x2e>
		core_if->adp.probe_timer_values[0] = val;
 8008ada:	683a      	ldr	r2, [r7, #0]
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		core_if->adp.probe_timer_values[1] = -1;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f04f 32ff 	mov.w	r2, #4294967295
 8008ae8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		return 1;
 8008aec:	f04f 0301 	mov.w	r3, #1
 8008af0:	e00b      	b.n	8008b0a <set_timer_value+0x46>
	} else {
		core_if->adp.probe_timer_values[1] =
		    core_if->adp.probe_timer_values[0];
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
	if (core_if->adp.probe_timer_values[0] == -1) {
		core_if->adp.probe_timer_values[0] = val;
		core_if->adp.probe_timer_values[1] = -1;
		return 1;
	} else {
		core_if->adp.probe_timer_values[1] =
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		    core_if->adp.probe_timer_values[0];
		core_if->adp.probe_timer_values[0] = val;
 8008afe:	683a      	ldr	r2, [r7, #0]
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		return 0;
 8008b06:	f04f 0300 	mov.w	r3, #0
	}
}
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	f107 070c 	add.w	r7, r7, #12
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bc80      	pop	{r7}
 8008b14:	4770      	bx	lr
 8008b16:	bf00      	nop

08008b18 <compare_timer_values>:

/**
 * This function compares Ramp Timer values
 */
static uint32_t compare_timer_values(dwc_otg_core_if_t * core_if)
{
 8008b18:	b480      	push	{r7}
 8008b1a:	b083      	sub	sp, #12
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
	if (core_if->adp.probe_timer_values[0] ==
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
	    core_if->adp.probe_timer_values[1]) {
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
/**
 * This function compares Ramp Timer values
 */
static uint32_t compare_timer_values(dwc_otg_core_if_t * core_if)
{
	if (core_if->adp.probe_timer_values[0] ==
 8008b2c:	429a      	cmp	r2, r3
 8008b2e:	d102      	bne.n	8008b36 <compare_timer_values+0x1e>
	    core_if->adp.probe_timer_values[1]) {
		return 0;
 8008b30:	f04f 0300 	mov.w	r3, #0
 8008b34:	e001      	b.n	8008b3a <compare_timer_values+0x22>
	} else {
		return 1;
 8008b36:	f04f 0301 	mov.w	r3, #1
	}
}
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	f107 070c 	add.w	r7, r7, #12
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bc80      	pop	{r7}
 8008b44:	4770      	bx	lr
 8008b46:	bf00      	nop

08008b48 <dwc_otg_adp_handle_prb_tmout_intr>:
/**
 * This function hadles ADP Probe and Timeout Interrupts
 */
static int32_t dwc_otg_adp_handle_prb_tmout_intr(dwc_otg_core_if_t * core_if,
						 uint32_t val)
{
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b084      	sub	sp, #16
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
 8008b50:	6039      	str	r1, [r7, #0]
	adpctl_data_t adpctl = {.d32 = 0 };
 8008b52:	f04f 0300 	mov.w	r3, #0
 8008b56:	60fb      	str	r3, [r7, #12]
	
	gpwrdn_data_t gpwrdn;

	adpctl.d32 = val;
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	60fb      	str	r3, [r7, #12]

	if (!set_timer_value(core_if, adpctl.b.rtim) &&
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	f3c3 138a 	ubfx	r3, r3, #6, #11
 8008b62:	b29b      	uxth	r3, r3
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	4619      	mov	r1, r3
 8008b68:	f7ff ffac 	bl	8008ac4 <set_timer_value>
 8008b6c:	4603      	mov	r3, r0
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d151      	bne.n	8008c16 <dwc_otg_adp_handle_prb_tmout_intr+0xce>
	    core_if->adp.initial_probe) {
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
	
	gpwrdn_data_t gpwrdn;

	adpctl.d32 = val;

	if (!set_timer_value(core_if, adpctl.b.rtim) &&
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d04c      	beq.n	8008c16 <dwc_otg_adp_handle_prb_tmout_intr+0xce>
	    core_if->adp.initial_probe) {
		core_if->adp.initial_probe = 0;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f04f 0200 	mov.w	r2, #0
 8008b82:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		dwc_otg_adp_probe_stop(core_if);
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f7ff fe54 	bl	8008834 <dwc_otg_adp_probe_stop>

		gpwrdn.d32 = 0;
 8008b8c:	f04f 0300 	mov.w	r3, #0
 8008b90:	60bb      	str	r3, [r7, #8]
		gpwrdn.b.pmuactv = 0;
 8008b92:	68bb      	ldr	r3, [r7, #8]
 8008b94:	f36f 0341 	bfc	r3, #1, #1
 8008b98:	60bb      	str	r3, [r7, #8]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	685b      	ldr	r3, [r3, #4]
 8008b9e:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008ba2:	68bb      	ldr	r3, [r7, #8]
 8008ba4:	4610      	mov	r0, r2
 8008ba6:	f04f 0100 	mov.w	r1, #0
 8008baa:	461a      	mov	r2, r3
 8008bac:	f7ff f864 	bl	8007c78 <DWC_MODIFY_REG32>

		gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	685b      	ldr	r3, [r3, #4]
 8008bb4:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8008bb8:	4618      	mov	r0, r3
 8008bba:	f7ff f843 	bl	8007c44 <DWC_READ_REG32>
 8008bbe:	4603      	mov	r3, r0
 8008bc0:	60bb      	str	r3, [r7, #8]
		/* check which value is for device mode and which for Host mode */
		if (gpwrdn.b.idsts) {	/* considered host mode value is 1 */
 8008bc2:	7abb      	ldrb	r3, [r7, #10]
 8008bc4:	f003 0320 	and.w	r3, r3, #32
 8008bc8:	b2db      	uxtb	r3, r3
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d011      	beq.n	8008bf2 <dwc_otg_adp_handle_prb_tmout_intr+0xaa>
			/*
			 * Turn on VBUS after initial ADP probe.
			 */
			core_if->op_state = A_HOST;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	f04f 0201 	mov.w	r2, #1
 8008bd4:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			dwc_otg_core_init(core_if);
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	f001 fe3b 	bl	800a854 <dwc_otg_core_init>
			dwc_otg_enable_global_interrupts(core_if);
 8008bde:	6878      	ldr	r0, [r7, #4]
 8008be0:	f000 fbfe 	bl	80093e0 <dwc_otg_enable_global_interrupts>
			cil_hcd_start(core_if);
 8008be4:	6878      	ldr	r0, [r7, #4]
 8008be6:	f7ff fa79 	bl	80080dc <cil_hcd_start>
			dwc_otg_adp_turnon_vbus(core_if);
 8008bea:	6878      	ldr	r0, [r7, #4]
 8008bec:	f7ff fe7e 	bl	80088ec <dwc_otg_adp_turnon_vbus>
		gpwrdn.b.pmuactv = 0;
		DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);

		gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
		/* check which value is for device mode and which for Host mode */
		if (gpwrdn.b.idsts) {	/* considered host mode value is 1 */
 8008bf0:	e0d1      	b.n	8008d96 <dwc_otg_adp_handle_prb_tmout_intr+0x24e>
			dwc_otg_adp_turnon_vbus(core_if);
		} else {
			/*
			 * Initiate SRP after initial ADP probe.
			 */
			core_if->op_state = B_PERIPHERAL;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f04f 0204 	mov.w	r2, #4
 8008bf8:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			dwc_otg_core_init(core_if);
 8008bfc:	6878      	ldr	r0, [r7, #4]
 8008bfe:	f001 fe29 	bl	800a854 <dwc_otg_core_init>
			dwc_otg_enable_global_interrupts(core_if);
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	f000 fbec 	bl	80093e0 <dwc_otg_enable_global_interrupts>
			cil_pcd_start(core_if);
 8008c08:	6878      	ldr	r0, [r7, #4]
 8008c0a:	f7ff fa9b 	bl	8008144 <cil_pcd_start>
			dwc_otg_initiate_srp(core_if);
 8008c0e:	6878      	ldr	r0, [r7, #4]
 8008c10:	f007 fd5e 	bl	80106d0 <dwc_otg_initiate_srp>
		gpwrdn.b.pmuactv = 0;
		DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);

		gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
		/* check which value is for device mode and which for Host mode */
		if (gpwrdn.b.idsts) {	/* considered host mode value is 1 */
 8008c14:	e0bf      	b.n	8008d96 <dwc_otg_adp_handle_prb_tmout_intr+0x24e>
			dwc_otg_enable_global_interrupts(core_if);
			cil_pcd_start(core_if);
			dwc_otg_initiate_srp(core_if);
		}
	} else {
		gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	685b      	ldr	r3, [r3, #4]
 8008c1a:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8008c1e:	4618      	mov	r0, r3
 8008c20:	f7ff f810 	bl	8007c44 <DWC_READ_REG32>
 8008c24:	4603      	mov	r3, r0
 8008c26:	60bb      	str	r3, [r7, #8]

		if (compare_timer_values(core_if)) {
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	f7ff ff75 	bl	8008b18 <compare_timer_values>
 8008c2e:	4603      	mov	r3, r0
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d078      	beq.n	8008d26 <dwc_otg_adp_handle_prb_tmout_intr+0x1de>
//                      core_if->adp.attached = DWC_OTG_ADP_ATTACHED;
			dwc_otg_adp_probe_stop(core_if);
 8008c34:	6878      	ldr	r0, [r7, #4]
 8008c36:	f7ff fdfd 	bl	8008834 <dwc_otg_adp_probe_stop>

			/* Power on the core */
			if (core_if->power_down == 2) {
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c40:	2b02      	cmp	r3, #2
 8008c42:	d10e      	bne.n	8008c62 <dwc_otg_adp_handle_prb_tmout_intr+0x11a>
				gpwrdn.b.pwrdnswtch = 1;
 8008c44:	68bb      	ldr	r3, [r7, #8]
 8008c46:	f043 0320 	orr.w	r3, r3, #32
 8008c4a:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	685b      	ldr	r3, [r3, #4]
 8008c50:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008c54:	68bb      	ldr	r3, [r7, #8]
 8008c56:	4610      	mov	r0, r2
 8008c58:	f04f 0100 	mov.w	r1, #0
 8008c5c:	461a      	mov	r2, r3
 8008c5e:	f7ff f80b 	bl	8007c78 <DWC_MODIFY_REG32>
						 gpwrdn, 0, gpwrdn.d32);
			}

			/* check which value is for device mode and which for Host mode */
			if (gpwrdn.b.idsts) {	/* considered host mode value is 1 */
 8008c62:	7abb      	ldrb	r3, [r7, #10]
 8008c64:	f003 0320 	and.w	r3, r3, #32
 8008c68:	b2db      	uxtb	r3, r3
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d020      	beq.n	8008cb0 <dwc_otg_adp_handle_prb_tmout_intr+0x168>

				/* Disable Power Down Logic */
				gpwrdn.d32 = 0;
 8008c6e:	f04f 0300 	mov.w	r3, #0
 8008c72:	60bb      	str	r3, [r7, #8]
				gpwrdn.b.pmuactv = 1;
 8008c74:	68bb      	ldr	r3, [r7, #8]
 8008c76:	f043 0302 	orr.w	r3, r3, #2
 8008c7a:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	685b      	ldr	r3, [r3, #4]
 8008c80:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008c84:	68bb      	ldr	r3, [r7, #8]
 8008c86:	4610      	mov	r0, r2
 8008c88:	4619      	mov	r1, r3
 8008c8a:	f04f 0200 	mov.w	r2, #0
 8008c8e:	f7fe fff3 	bl	8007c78 <DWC_MODIFY_REG32>
						 gpwrdn, gpwrdn.d32, 0);

				/*
				 * Initialize the Core for Host mode.
				 */
				core_if->op_state = A_HOST;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	f04f 0201 	mov.w	r2, #1
 8008c98:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
				dwc_otg_core_init(core_if);
 8008c9c:	6878      	ldr	r0, [r7, #4]
 8008c9e:	f001 fdd9 	bl	800a854 <dwc_otg_core_init>
				dwc_otg_enable_global_interrupts(core_if);
 8008ca2:	6878      	ldr	r0, [r7, #4]
 8008ca4:	f000 fb9c 	bl	80093e0 <dwc_otg_enable_global_interrupts>
				cil_hcd_start(core_if);
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f7ff fa17 	bl	80080dc <cil_hcd_start>
 8008cae:	e03a      	b.n	8008d26 <dwc_otg_adp_handle_prb_tmout_intr+0x1de>
			} else {
				/* Mask SRP detected interrupt from Power Down Logic */
				gpwrdn.d32 = 0;
 8008cb0:	f04f 0300 	mov.w	r3, #0
 8008cb4:	60bb      	str	r3, [r7, #8]
				gpwrdn.b.srp_det_msk = 1;
 8008cb6:	68bb      	ldr	r3, [r7, #8]
 8008cb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008cbc:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	685b      	ldr	r3, [r3, #4]
 8008cc2:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008cc6:	68bb      	ldr	r3, [r7, #8]
 8008cc8:	4610      	mov	r0, r2
 8008cca:	4619      	mov	r1, r3
 8008ccc:	f04f 0200 	mov.w	r2, #0
 8008cd0:	f7fe ffd2 	bl	8007c78 <DWC_MODIFY_REG32>
						 gpwrdn, gpwrdn.d32, 0);

				/* Disable Power Down Logic */
				gpwrdn.d32 = 0;
 8008cd4:	f04f 0300 	mov.w	r3, #0
 8008cd8:	60bb      	str	r3, [r7, #8]
				gpwrdn.b.pmuactv = 1;
 8008cda:	68bb      	ldr	r3, [r7, #8]
 8008cdc:	f043 0302 	orr.w	r3, r3, #2
 8008ce0:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	685b      	ldr	r3, [r3, #4]
 8008ce6:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	4610      	mov	r0, r2
 8008cee:	4619      	mov	r1, r3
 8008cf0:	f04f 0200 	mov.w	r2, #0
 8008cf4:	f7fe ffc0 	bl	8007c78 <DWC_MODIFY_REG32>
						 gpwrdn, gpwrdn.d32, 0);

				/*
				 * Initialize the Core for Device mode.
				 */
				core_if->op_state = B_PERIPHERAL;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	f04f 0204 	mov.w	r2, #4
 8008cfe:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
				dwc_otg_core_init(core_if);
 8008d02:	6878      	ldr	r0, [r7, #4]
 8008d04:	f001 fda6 	bl	800a854 <dwc_otg_core_init>
				dwc_otg_enable_global_interrupts(core_if);
 8008d08:	6878      	ldr	r0, [r7, #4]
 8008d0a:	f000 fb69 	bl	80093e0 <dwc_otg_enable_global_interrupts>
				cil_pcd_start(core_if);
 8008d0e:	6878      	ldr	r0, [r7, #4]
 8008d10:	f7ff fa18 	bl	8008144 <cil_pcd_start>

				if (!gpwrdn.b.bsessvld) {
 8008d14:	7abb      	ldrb	r3, [r7, #10]
 8008d16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d1a:	b2db      	uxtb	r3, r3
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d102      	bne.n	8008d26 <dwc_otg_adp_handle_prb_tmout_intr+0x1de>
					dwc_otg_initiate_srp(core_if);
 8008d20:	6878      	ldr	r0, [r7, #4]
 8008d22:	f007 fcd5 	bl	80106d0 <dwc_otg_initiate_srp>
				}
			}
		}
		if (gpwrdn.b.bsessvld) {
 8008d26:	7abb      	ldrb	r3, [r7, #10]
 8008d28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d2c:	b2db      	uxtb	r3, r3
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d031      	beq.n	8008d96 <dwc_otg_adp_handle_prb_tmout_intr+0x24e>
			/* Mask SRP detected interrupt from Power Down Logic */
			gpwrdn.d32 = 0;
 8008d32:	f04f 0300 	mov.w	r3, #0
 8008d36:	60bb      	str	r3, [r7, #8]
			gpwrdn.b.srp_det_msk = 1;
 8008d38:	68bb      	ldr	r3, [r7, #8]
 8008d3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008d3e:	60bb      	str	r3, [r7, #8]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	685b      	ldr	r3, [r3, #4]
 8008d44:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008d48:	68bb      	ldr	r3, [r7, #8]
 8008d4a:	4610      	mov	r0, r2
 8008d4c:	4619      	mov	r1, r3
 8008d4e:	f04f 0200 	mov.w	r2, #0
 8008d52:	f7fe ff91 	bl	8007c78 <DWC_MODIFY_REG32>
			
			/* Disable Power Down Logic */
			gpwrdn.d32 = 0;
 8008d56:	f04f 0300 	mov.w	r3, #0
 8008d5a:	60bb      	str	r3, [r7, #8]
			gpwrdn.b.pmuactv = 1;
 8008d5c:	68bb      	ldr	r3, [r7, #8]
 8008d5e:	f043 0302 	orr.w	r3, r3, #2
 8008d62:	60bb      	str	r3, [r7, #8]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	685b      	ldr	r3, [r3, #4]
 8008d68:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008d6c:	68bb      	ldr	r3, [r7, #8]
 8008d6e:	4610      	mov	r0, r2
 8008d70:	4619      	mov	r1, r3
 8008d72:	f04f 0200 	mov.w	r2, #0
 8008d76:	f7fe ff7f 	bl	8007c78 <DWC_MODIFY_REG32>

			/*
			 * Initialize the Core for Device mode.
			 */
			core_if->op_state = B_PERIPHERAL;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	f04f 0204 	mov.w	r2, #4
 8008d80:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			dwc_otg_core_init(core_if);
 8008d84:	6878      	ldr	r0, [r7, #4]
 8008d86:	f001 fd65 	bl	800a854 <dwc_otg_core_init>
			dwc_otg_enable_global_interrupts(core_if);
 8008d8a:	6878      	ldr	r0, [r7, #4]
 8008d8c:	f000 fb28 	bl	80093e0 <dwc_otg_enable_global_interrupts>
			cil_pcd_start(core_if);
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f7ff f9d7 	bl	8008144 <cil_pcd_start>
		}

	}
	return 0;
 8008d96:	f04f 0300 	mov.w	r3, #0
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	f107 0710 	add.w	r7, r7, #16
 8008da0:	46bd      	mov	sp, r7
 8008da2:	bd80      	pop	{r7, pc}

08008da4 <dwc_otg_adp_handle_sns_intr>:

/**
 * This function hadles ADP Sense Interrupt
 */
static int32_t dwc_otg_adp_handle_sns_intr(dwc_otg_core_if_t * core_if)
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b082      	sub	sp, #8
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
	/* Stop ADP Sense timer */
	DWC_TIMER_CANCEL(core_if->adp.sense_timer);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8008db2:	4618      	mov	r0, r3
 8008db4:	f7ff f86e 	bl	8007e94 <DWC_TIMER_CANCEL>

	/* Restart ADP Sense timer */
	dwc_otg_adp_sense_timer_start(core_if);
 8008db8:	6878      	ldr	r0, [r7, #4]
 8008dba:	f7ff fce9 	bl	8008790 <dwc_otg_adp_sense_timer_start>

	return 0;
 8008dbe:	f04f 0300 	mov.w	r3, #0
}
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	f107 0708 	add.w	r7, r7, #8
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	bd80      	pop	{r7, pc}

08008dcc <dwc_otg_adp_handle_intr>:
/**
 * ADP Interrupt handler.
 *
 */
int32_t dwc_otg_adp_handle_intr(dwc_otg_core_if_t * core_if)
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b084      	sub	sp, #16
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
	int retval = 0;
 8008dd4:	f04f 0300 	mov.w	r3, #0
 8008dd8:	60fb      	str	r3, [r7, #12]
	adpctl_data_t adpctl;

	adpctl.d32 = dwc_otg_adp_read_reg(core_if);
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	f7ff f9f6 	bl	80081cc <dwc_otg_adp_read_reg>
 8008de0:	4603      	mov	r3, r0
 8008de2:	60bb      	str	r3, [r7, #8]

	if (adpctl.b.adp_sns_int & adpctl.b.adp_sns_int_msk) {
 8008de4:	68bb      	ldr	r3, [r7, #8]
 8008de6:	f3c3 5380 	ubfx	r3, r3, #22, #1
 8008dea:	b2db      	uxtb	r3, r3
 8008dec:	461a      	mov	r2, r3
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	f3c3 6340 	ubfx	r3, r3, #25, #1
 8008df4:	b2db      	uxtb	r3, r3
 8008df6:	4013      	ands	r3, r2
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d006      	beq.n	8008e0a <dwc_otg_adp_handle_intr+0x3e>
		retval |= dwc_otg_adp_handle_sns_intr(core_if);
 8008dfc:	6878      	ldr	r0, [r7, #4]
 8008dfe:	f7ff ffd1 	bl	8008da4 <dwc_otg_adp_handle_sns_intr>
 8008e02:	4603      	mov	r3, r0
 8008e04:	68fa      	ldr	r2, [r7, #12]
 8008e06:	4313      	orrs	r3, r2
 8008e08:	60fb      	str	r3, [r7, #12]
	}
	if ((adpctl.b.adp_prb_int & adpctl.b.adp_prb_int_msk) ||
 8008e0a:	68bb      	ldr	r3, [r7, #8]
 8008e0c:	f3c3 5340 	ubfx	r3, r3, #21, #1
 8008e10:	b2db      	uxtb	r3, r3
 8008e12:	461a      	mov	r2, r3
 8008e14:	68bb      	ldr	r3, [r7, #8]
 8008e16:	f3c3 6300 	ubfx	r3, r3, #24, #1
 8008e1a:	b2db      	uxtb	r3, r3
 8008e1c:	4013      	ands	r3, r2
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d10b      	bne.n	8008e3a <dwc_otg_adp_handle_intr+0x6e>
	    adpctl.b.adp_tmout_int & adpctl.b.adp_tmout_int_msk) {
 8008e22:	68bb      	ldr	r3, [r7, #8]
 8008e24:	f3c3 53c0 	ubfx	r3, r3, #23, #1
 8008e28:	b2db      	uxtb	r3, r3
 8008e2a:	461a      	mov	r2, r3
 8008e2c:	68bb      	ldr	r3, [r7, #8]
 8008e2e:	f3c3 6380 	ubfx	r3, r3, #26, #1
 8008e32:	b2db      	uxtb	r3, r3
 8008e34:	4013      	ands	r3, r2
	adpctl.d32 = dwc_otg_adp_read_reg(core_if);

	if (adpctl.b.adp_sns_int & adpctl.b.adp_sns_int_msk) {
		retval |= dwc_otg_adp_handle_sns_intr(core_if);
	}
	if ((adpctl.b.adp_prb_int & adpctl.b.adp_prb_int_msk) ||
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d008      	beq.n	8008e4c <dwc_otg_adp_handle_intr+0x80>
	    adpctl.b.adp_tmout_int & adpctl.b.adp_tmout_int_msk) {
			retval |= dwc_otg_adp_handle_prb_tmout_intr(core_if, adpctl.d32);
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	4619      	mov	r1, r3
 8008e40:	f7ff fe82 	bl	8008b48 <dwc_otg_adp_handle_prb_tmout_intr>
 8008e44:	4603      	mov	r3, r0
 8008e46:	68fa      	ldr	r2, [r7, #12]
 8008e48:	4313      	orrs	r3, r2
 8008e4a:	60fb      	str	r3, [r7, #12]
	}

	adpctl.d32 = 0;
 8008e4c:	f04f 0300 	mov.w	r3, #0
 8008e50:	60bb      	str	r3, [r7, #8]
	adpctl.b.adp_prb_int = 1;
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008e58:	60bb      	str	r3, [r7, #8]
	adpctl.b.adp_tmout_int = 1;
 8008e5a:	68bb      	ldr	r3, [r7, #8]
 8008e5c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008e60:	60bb      	str	r3, [r7, #8]
	adpctl.b.adp_sns_int = 1;
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008e68:	60bb      	str	r3, [r7, #8]

	dwc_otg_adp_modify_reg(core_if, adpctl.d32, 0);
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	6878      	ldr	r0, [r7, #4]
 8008e6e:	4619      	mov	r1, r3
 8008e70:	f04f 0200 	mov.w	r2, #0
 8008e74:	f7ff f9d6 	bl	8008224 <dwc_otg_adp_modify_reg>

	return retval;
 8008e78:	68fb      	ldr	r3, [r7, #12]
}
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	f107 0710 	add.w	r7, r7, #16
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bd80      	pop	{r7, pc}

08008e84 <dwc_otg_adp_handle_srp_intr>:
/**
 *
 * @param core_if Programming view of DWC_otg controller.
 */
int32_t dwc_otg_adp_handle_srp_intr(dwc_otg_core_if_t * core_if)
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b084      	sub	sp, #16
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
	hprt0_data_t hprt0;
	gpwrdn_data_t gpwrdn;

	DWC_DEBUGPL(DBG_ANY, "++ Power Down Logic Session Request Interrupt++\n");

	gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	685b      	ldr	r3, [r3, #4]
 8008e90:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8008e94:	4618      	mov	r0, r3
 8008e96:	f7fe fed5 	bl	8007c44 <DWC_READ_REG32>
 8008e9a:	4603      	mov	r3, r0
 8008e9c:	60bb      	str	r3, [r7, #8]
	/* check which value is for device mode and which for Host mode */
	if (gpwrdn.b.idsts) {	/* considered host mode value is 1 */
 8008e9e:	7abb      	ldrb	r3, [r7, #10]
 8008ea0:	f003 0320 	and.w	r3, r3, #32
 8008ea4:	b2db      	uxtb	r3, r3
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d03e      	beq.n	8008f28 <dwc_otg_adp_handle_srp_intr+0xa4>
		DWC_PRINTF("SRP: Host mode\n");

		if (core_if->adp_enable) {
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d024      	beq.n	8008efe <dwc_otg_adp_handle_srp_intr+0x7a>
			dwc_otg_adp_probe_stop(core_if);
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f7ff fcbd 	bl	8008834 <dwc_otg_adp_probe_stop>

			/* Power on the core */
			if (core_if->power_down == 2) {
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ec0:	2b02      	cmp	r3, #2
 8008ec2:	d10e      	bne.n	8008ee2 <dwc_otg_adp_handle_srp_intr+0x5e>
				gpwrdn.b.pwrdnswtch = 1;
 8008ec4:	68bb      	ldr	r3, [r7, #8]
 8008ec6:	f043 0320 	orr.w	r3, r3, #32
 8008eca:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	685b      	ldr	r3, [r3, #4]
 8008ed0:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	4610      	mov	r0, r2
 8008ed8:	f04f 0100 	mov.w	r1, #0
 8008edc:	461a      	mov	r2, r3
 8008ede:	f7fe fecb 	bl	8007c78 <DWC_MODIFY_REG32>
						 gpwrdn, 0, gpwrdn.d32);
			}

			core_if->op_state = A_HOST;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	f04f 0201 	mov.w	r2, #1
 8008ee8:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			dwc_otg_core_init(core_if);
 8008eec:	6878      	ldr	r0, [r7, #4]
 8008eee:	f001 fcb1 	bl	800a854 <dwc_otg_core_init>
			dwc_otg_enable_global_interrupts(core_if);
 8008ef2:	6878      	ldr	r0, [r7, #4]
 8008ef4:	f000 fa74 	bl	80093e0 <dwc_otg_enable_global_interrupts>
			cil_hcd_start(core_if);
 8008ef8:	6878      	ldr	r0, [r7, #4]
 8008efa:	f7ff f8ef 	bl	80080dc <cil_hcd_start>
		}

		/* Turn on the port power bit. */
		hprt0.d32 = dwc_otg_read_hprt0(core_if);
 8008efe:	6878      	ldr	r0, [r7, #4]
 8008f00:	f7ff f8ca 	bl	8008098 <dwc_otg_read_hprt0>
 8008f04:	4603      	mov	r3, r0
 8008f06:	60fb      	str	r3, [r7, #12]
		hprt0.b.prtpwr = 1;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008f0e:	60fb      	str	r3, [r7, #12]
		DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	68db      	ldr	r3, [r3, #12]
 8008f14:	685a      	ldr	r2, [r3, #4]
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	4610      	mov	r0, r2
 8008f1a:	4619      	mov	r1, r3
 8008f1c:	f7fe fe9e 	bl	8007c5c <DWC_WRITE_REG32>

		/* Start the Connection timer. So a message can be displayed
		 * if connect does not occur within 10 seconds. */
		cil_hcd_session_start(core_if);
 8008f20:	6878      	ldr	r0, [r7, #4]
 8008f22:	f7ff f8f5 	bl	8008110 <cil_hcd_session_start>
 8008f26:	e03b      	b.n	8008fa0 <dwc_otg_adp_handle_srp_intr+0x11c>
	} else {
		DWC_PRINTF("SRP: Device mode\n");
		if (core_if->adp_enable) {
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d036      	beq.n	8008fa0 <dwc_otg_adp_handle_srp_intr+0x11c>
			dwc_otg_adp_probe_stop(core_if);
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	f7ff fc7e 	bl	8008834 <dwc_otg_adp_probe_stop>

			/* Power on the core */
			if (core_if->power_down == 2) {
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f3e:	2b02      	cmp	r3, #2
 8008f40:	d10e      	bne.n	8008f60 <dwc_otg_adp_handle_srp_intr+0xdc>
				gpwrdn.b.pwrdnswtch = 1;
 8008f42:	68bb      	ldr	r3, [r7, #8]
 8008f44:	f043 0320 	orr.w	r3, r3, #32
 8008f48:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	685b      	ldr	r3, [r3, #4]
 8008f4e:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	4610      	mov	r0, r2
 8008f56:	f04f 0100 	mov.w	r1, #0
 8008f5a:	461a      	mov	r2, r3
 8008f5c:	f7fe fe8c 	bl	8007c78 <DWC_MODIFY_REG32>
						 gpwrdn, 0, gpwrdn.d32);
			}

			gpwrdn.d32 = 0;
 8008f60:	f04f 0300 	mov.w	r3, #0
 8008f64:	60bb      	str	r3, [r7, #8]
			gpwrdn.b.pmuactv = 0;
 8008f66:	68bb      	ldr	r3, [r7, #8]
 8008f68:	f36f 0341 	bfc	r3, #1, #1
 8008f6c:	60bb      	str	r3, [r7, #8]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0,
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	685b      	ldr	r3, [r3, #4]
 8008f72:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	4610      	mov	r0, r2
 8008f7a:	f04f 0100 	mov.w	r1, #0
 8008f7e:	461a      	mov	r2, r3
 8008f80:	f7fe fe7a 	bl	8007c78 <DWC_MODIFY_REG32>
					 gpwrdn.d32);

			core_if->op_state = B_PERIPHERAL;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	f04f 0204 	mov.w	r2, #4
 8008f8a:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			dwc_otg_core_init(core_if);
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	f001 fc60 	bl	800a854 <dwc_otg_core_init>
			dwc_otg_enable_global_interrupts(core_if);
 8008f94:	6878      	ldr	r0, [r7, #4]
 8008f96:	f000 fa23 	bl	80093e0 <dwc_otg_enable_global_interrupts>
			cil_pcd_start(core_if);
 8008f9a:	6878      	ldr	r0, [r7, #4]
 8008f9c:	f7ff f8d2 	bl	8008144 <cil_pcd_start>
		}
	}
#endif
	return 1;
 8008fa0:	f04f 0301 	mov.w	r3, #1
}
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	f107 0710 	add.w	r7, r7, #16
 8008faa:	46bd      	mov	sp, r7
 8008fac:	bd80      	pop	{r7, pc}
 8008fae:	bf00      	nop

08008fb0 <dwc_otg_read_hprt0>:
 * This function Reads HPRT0 in preparation to modify. It keeps the
 * WC bits 0 so that if they are read as 1, they won't clear when you
 * write it back
 */
static inline uint32_t dwc_otg_read_hprt0(dwc_otg_core_if_t * _core_if)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b084      	sub	sp, #16
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
	hprt0_data_t hprt0;
	hprt0.d32 = DWC_READ_REG32(_core_if->host_if->hprt0);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	68db      	ldr	r3, [r3, #12]
 8008fbc:	685b      	ldr	r3, [r3, #4]
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	f7fe fe40 	bl	8007c44 <DWC_READ_REG32>
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtena = 0;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	f36f 0382 	bfc	r3, #2, #1
 8008fce:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtconndet = 0;
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	f36f 0341 	bfc	r3, #1, #1
 8008fd6:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtenchng = 0;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	f36f 03c3 	bfc	r3, #3, #1
 8008fde:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtovrcurrchng = 0;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	f36f 1345 	bfc	r3, #5, #1
 8008fe6:	60fb      	str	r3, [r7, #12]
	return hprt0.d32;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
}
 8008fea:	4618      	mov	r0, r3
 8008fec:	f107 0710 	add.w	r7, r7, #16
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	bd80      	pop	{r7, pc}

08008ff4 <dwc_otg_mode>:
 * This function returns the mode of the operation, host or device.
 *
 * @return 0 - Device Mode, 1 - Host Mode
 */
static inline uint32_t dwc_otg_mode(dwc_otg_core_if_t * _core_if)
{
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	b082      	sub	sp, #8
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
	return (DWC_READ_REG32(&_core_if->core_global_regs->gintsts) & 0x1);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	685b      	ldr	r3, [r3, #4]
 8009000:	f103 0314 	add.w	r3, r3, #20
 8009004:	4618      	mov	r0, r3
 8009006:	f7fe fe1d 	bl	8007c44 <DWC_READ_REG32>
 800900a:	4603      	mov	r3, r0
 800900c:	f003 0301 	and.w	r3, r3, #1
}
 8009010:	4618      	mov	r0, r3
 8009012:	f107 0708 	add.w	r7, r7, #8
 8009016:	46bd      	mov	sp, r7
 8009018:	bd80      	pop	{r7, pc}
 800901a:	bf00      	nop

0800901c <dwc_otg_cil_init>:
 *
 */


dwc_otg_core_if_t *dwc_otg_cil_init(const uint32_t * reg_base_addr)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b088      	sub	sp, #32
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = 0;
 8009024:	f04f 0300 	mov.w	r3, #0
 8009028:	61bb      	str	r3, [r7, #24]
	dwc_otg_dev_if_t *dev_if = 0;
 800902a:	f04f 0300 	mov.w	r3, #0
 800902e:	617b      	str	r3, [r7, #20]
	dwc_otg_host_if_t *host_if = 0;
 8009030:	f04f 0300 	mov.w	r3, #0
 8009034:	613b      	str	r3, [r7, #16]
	uint8_t *reg_base = (uint8_t *) reg_base_addr;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	60fb      	str	r3, [r7, #12]
	int i = 0;
 800903a:	f04f 0300 	mov.w	r3, #0
 800903e:	61fb      	str	r3, [r7, #28]

	DWC_DEBUGPL(DBG_CILV, "%s(%p)\n", __func__, reg_base_addr);

	core_if = (dwc_otg_core_if_t *)DWC_ALLOC(sizeof(dwc_otg_core_if_t));
 8009040:	f04f 0000 	mov.w	r0, #0
 8009044:	f04f 01d0 	mov.w	r1, #208	; 0xd0
 8009048:	f7fe fcce 	bl	80079e8 <__DWC_ALLOC>
 800904c:	61b8      	str	r0, [r7, #24]
	//core_if = (dwc_otg_core_if_t *)malloc(sizeof(dwc_otg_core_if_t));
	//core_if = &gcore_if;

	if (core_if == NULL) {
 800904e:	69bb      	ldr	r3, [r7, #24]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d102      	bne.n	800905a <dwc_otg_cil_init+0x3e>
		DWC_DEBUGPL(DBG_CIL,
			    "Allocation of dwc_otg_core_if_t failed\n");
		return 0;
 8009054:	f04f 0300 	mov.w	r3, #0
 8009058:	e150      	b.n	80092fc <dwc_otg_cil_init+0x2e0>
	}

	core_if->core_global_regs = (dwc_otg_core_global_regs_t *) reg_base;
 800905a:	69bb      	ldr	r3, [r7, #24]
 800905c:	68fa      	ldr	r2, [r7, #12]
 800905e:	605a      	str	r2, [r3, #4]

	/*
	 * Allocate the Device Mode structures.
	 */
	dev_if = DWC_ALLOC(sizeof(dwc_otg_dev_if_t));
 8009060:	f04f 0000 	mov.w	r0, #0
 8009064:	f04f 01bc 	mov.w	r1, #188	; 0xbc
 8009068:	f7fe fcbe 	bl	80079e8 <__DWC_ALLOC>
 800906c:	6178      	str	r0, [r7, #20]
	//dev_if = &gdev_if ;

	if (dev_if == NULL) {
 800906e:	697b      	ldr	r3, [r7, #20]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d107      	bne.n	8009084 <dwc_otg_cil_init+0x68>
		DWC_DEBUGPL(DBG_CIL, "Allocation of dwc_otg_dev_if_t failed\n");
		DWC_FREE(core_if);
 8009074:	f04f 0000 	mov.w	r0, #0
 8009078:	69b9      	ldr	r1, [r7, #24]
 800907a:	f7fe fcdf 	bl	8007a3c <__DWC_FREE>
		return 0;
 800907e:	f04f 0300 	mov.w	r3, #0
 8009082:	e13b      	b.n	80092fc <dwc_otg_cil_init+0x2e0>
	}

	dev_if->dev_global_regs =
	    (dwc_otg_device_global_regs_t *) (reg_base +
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	f503 6200 	add.w	r2, r3, #2048	; 0x800
		DWC_DEBUGPL(DBG_CIL, "Allocation of dwc_otg_dev_if_t failed\n");
		DWC_FREE(core_if);
		return 0;
	}

	dev_if->dev_global_regs =
 800908a:	697b      	ldr	r3, [r7, #20]
 800908c:	601a      	str	r2, [r3, #0]
	    (dwc_otg_device_global_regs_t *) (reg_base +
					      DWC_DEV_GLOBAL_REG_OFFSET);

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 800908e:	f04f 0300 	mov.w	r3, #0
 8009092:	61fb      	str	r3, [r7, #28]
 8009094:	e01f      	b.n	80090d6 <dwc_otg_cil_init+0xba>
		dev_if->in_ep_regs[i] = (dwc_otg_dev_in_ep_regs_t *)
		    (reg_base + DWC_DEV_IN_EP_REG_OFFSET +
		     (i * DWC_EP_REG_OFFSET));
 8009096:	69fb      	ldr	r3, [r7, #28]
 8009098:	ea4f 1343 	mov.w	r3, r3, lsl #5
	    (dwc_otg_device_global_regs_t *) (reg_base +
					      DWC_DEV_GLOBAL_REG_OFFSET);

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		dev_if->in_ep_regs[i] = (dwc_otg_dev_in_ep_regs_t *)
		    (reg_base + DWC_DEV_IN_EP_REG_OFFSET +
 800909c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090a0:	68fa      	ldr	r2, [r7, #12]
 80090a2:	18d2      	adds	r2, r2, r3
	dev_if->dev_global_regs =
	    (dwc_otg_device_global_regs_t *) (reg_base +
					      DWC_DEV_GLOBAL_REG_OFFSET);

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		dev_if->in_ep_regs[i] = (dwc_otg_dev_in_ep_regs_t *)
 80090a4:	6979      	ldr	r1, [r7, #20]
 80090a6:	69fb      	ldr	r3, [r7, #28]
 80090a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80090ac:	18cb      	adds	r3, r1, r3
 80090ae:	605a      	str	r2, [r3, #4]
		    (reg_base + DWC_DEV_IN_EP_REG_OFFSET +
		     (i * DWC_EP_REG_OFFSET));

		dev_if->out_ep_regs[i] = (dwc_otg_dev_out_ep_regs_t *)
		    (reg_base + DWC_DEV_OUT_EP_REG_OFFSET +
		     (i * DWC_EP_REG_OFFSET));
 80090b0:	69fb      	ldr	r3, [r7, #28]
 80090b2:	ea4f 1343 	mov.w	r3, r3, lsl #5
		dev_if->in_ep_regs[i] = (dwc_otg_dev_in_ep_regs_t *)
		    (reg_base + DWC_DEV_IN_EP_REG_OFFSET +
		     (i * DWC_EP_REG_OFFSET));

		dev_if->out_ep_regs[i] = (dwc_otg_dev_out_ep_regs_t *)
		    (reg_base + DWC_DEV_OUT_EP_REG_OFFSET +
 80090b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090ba:	68fa      	ldr	r2, [r7, #12]
 80090bc:	18d2      	adds	r2, r2, r3
	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		dev_if->in_ep_regs[i] = (dwc_otg_dev_in_ep_regs_t *)
		    (reg_base + DWC_DEV_IN_EP_REG_OFFSET +
		     (i * DWC_EP_REG_OFFSET));

		dev_if->out_ep_regs[i] = (dwc_otg_dev_out_ep_regs_t *)
 80090be:	6979      	ldr	r1, [r7, #20]
 80090c0:	69fb      	ldr	r3, [r7, #28]
 80090c2:	f103 0308 	add.w	r3, r3, #8
 80090c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80090ca:	18cb      	adds	r3, r1, r3
 80090cc:	605a      	str	r2, [r3, #4]

	dev_if->dev_global_regs =
	    (dwc_otg_device_global_regs_t *) (reg_base +
					      DWC_DEV_GLOBAL_REG_OFFSET);

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 80090ce:	69fb      	ldr	r3, [r7, #28]
 80090d0:	f103 0301 	add.w	r3, r3, #1
 80090d4:	61fb      	str	r3, [r7, #28]
 80090d6:	69fb      	ldr	r3, [r7, #28]
 80090d8:	2b07      	cmp	r3, #7
 80090da:	dddc      	ble.n	8009096 <dwc_otg_cil_init+0x7a>
			    i, &dev_if->in_ep_regs[i]->diepctl);
		DWC_DEBUGPL(DBG_CILV, "out_ep_regs[%d]->doepctl=%p\n",
			    i, &dev_if->out_ep_regs[i]->doepctl);
	}

	dev_if->speed = 0;	// unknown
 80090dc:	697b      	ldr	r3, [r7, #20]
 80090de:	f04f 0200 	mov.w	r2, #0
 80090e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

	core_if->dev_if = dev_if;
 80090e6:	69bb      	ldr	r3, [r7, #24]
 80090e8:	697a      	ldr	r2, [r7, #20]
 80090ea:	609a      	str	r2, [r3, #8]

	/*
	 * Allocate the Host Mode structures.
	 */
	host_if = DWC_ALLOC(sizeof(dwc_otg_host_if_t));
 80090ec:	f04f 0000 	mov.w	r0, #0
 80090f0:	f04f 012c 	mov.w	r1, #44	; 0x2c
 80090f4:	f7fe fc78 	bl	80079e8 <__DWC_ALLOC>
 80090f8:	6138      	str	r0, [r7, #16]
	//host_if = &ghost_if;

	if (host_if == NULL) {
 80090fa:	693b      	ldr	r3, [r7, #16]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d10c      	bne.n	800911a <dwc_otg_cil_init+0xfe>
		DWC_DEBUGPL(DBG_CIL,
			    "Allocation of dwc_otg_host_if_t failed\n");
		DWC_FREE(dev_if);
 8009100:	f04f 0000 	mov.w	r0, #0
 8009104:	6979      	ldr	r1, [r7, #20]
 8009106:	f7fe fc99 	bl	8007a3c <__DWC_FREE>
		DWC_FREE(core_if);
 800910a:	f04f 0000 	mov.w	r0, #0
 800910e:	69b9      	ldr	r1, [r7, #24]
 8009110:	f7fe fc94 	bl	8007a3c <__DWC_FREE>
		return 0;
 8009114:	f04f 0300 	mov.w	r3, #0
 8009118:	e0f0      	b.n	80092fc <dwc_otg_cil_init+0x2e0>
	}

	host_if->host_global_regs = (dwc_otg_host_global_regs_t *)
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8009120:	693b      	ldr	r3, [r7, #16]
 8009122:	601a      	str	r2, [r3, #0]
	    (reg_base + DWC_OTG_HOST_GLOBAL_REG_OFFSET);

	host_if->hprt0 =
	    (uint32_t *) (reg_base + DWC_OTG_HOST_PORT_REGS_OFFSET);
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	f503 6288 	add.w	r2, r3, #1088	; 0x440
	}

	host_if->host_global_regs = (dwc_otg_host_global_regs_t *)
	    (reg_base + DWC_OTG_HOST_GLOBAL_REG_OFFSET);

	host_if->hprt0 =
 800912a:	693b      	ldr	r3, [r7, #16]
 800912c:	605a      	str	r2, [r3, #4]
	    (uint32_t *) (reg_base + DWC_OTG_HOST_PORT_REGS_OFFSET);

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 800912e:	f04f 0300 	mov.w	r3, #0
 8009132:	61fb      	str	r3, [r7, #28]
 8009134:	e010      	b.n	8009158 <dwc_otg_cil_init+0x13c>
		host_if->hc_regs[i] = (dwc_otg_hc_regs_t *)
		    (reg_base + DWC_OTG_HOST_CHAN_REGS_OFFSET +
		     (i * DWC_OTG_CHAN_REGS_OFFSET));
 8009136:	69fb      	ldr	r3, [r7, #28]
 8009138:	ea4f 1343 	mov.w	r3, r3, lsl #5
	host_if->hprt0 =
	    (uint32_t *) (reg_base + DWC_OTG_HOST_PORT_REGS_OFFSET);

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		host_if->hc_regs[i] = (dwc_otg_hc_regs_t *)
		    (reg_base + DWC_OTG_HOST_CHAN_REGS_OFFSET +
 800913c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009140:	68fa      	ldr	r2, [r7, #12]
 8009142:	18d1      	adds	r1, r2, r3

	host_if->hprt0 =
	    (uint32_t *) (reg_base + DWC_OTG_HOST_PORT_REGS_OFFSET);

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		host_if->hc_regs[i] = (dwc_otg_hc_regs_t *)
 8009144:	693b      	ldr	r3, [r7, #16]
 8009146:	69fa      	ldr	r2, [r7, #28]
 8009148:	f102 0202 	add.w	r2, r2, #2
 800914c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	    (reg_base + DWC_OTG_HOST_GLOBAL_REG_OFFSET);

	host_if->hprt0 =
	    (uint32_t *) (reg_base + DWC_OTG_HOST_PORT_REGS_OFFSET);

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 8009150:	69fb      	ldr	r3, [r7, #28]
 8009152:	f103 0301 	add.w	r3, r3, #1
 8009156:	61fb      	str	r3, [r7, #28]
 8009158:	69fb      	ldr	r3, [r7, #28]
 800915a:	2b07      	cmp	r3, #7
 800915c:	ddeb      	ble.n	8009136 <dwc_otg_cil_init+0x11a>
		     (i * DWC_OTG_CHAN_REGS_OFFSET));
		DWC_DEBUGPL(DBG_CILV, "hc_reg[%d]->hcchar=%p\n",
			    i, &host_if->hc_regs[i]->hcchar);
	}

	host_if->num_host_channels = MAX_EPS_CHANNELS;
 800915e:	693b      	ldr	r3, [r7, #16]
 8009160:	f04f 0208 	mov.w	r2, #8
 8009164:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	core_if->host_if = host_if;
 8009168:	69bb      	ldr	r3, [r7, #24]
 800916a:	693a      	ldr	r2, [r7, #16]
 800916c:	60da      	str	r2, [r3, #12]

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 800916e:	f04f 0300 	mov.w	r3, #0
 8009172:	61fb      	str	r3, [r7, #28]
 8009174:	e010      	b.n	8009198 <dwc_otg_cil_init+0x17c>
		core_if->data_fifo[i] =
		    (uint32_t *) (reg_base + DWC_OTG_DATA_FIFO_OFFSET +
				  (i * DWC_OTG_DATA_FIFO_SIZE));
 8009176:	69fb      	ldr	r3, [r7, #28]
 8009178:	ea4f 3303 	mov.w	r3, r3, lsl #12
	host_if->num_host_channels = MAX_EPS_CHANNELS;
	core_if->host_if = host_if;

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		core_if->data_fifo[i] =
		    (uint32_t *) (reg_base + DWC_OTG_DATA_FIFO_OFFSET +
 800917c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009180:	68fa      	ldr	r2, [r7, #12]
 8009182:	18d1      	adds	r1, r2, r3

	host_if->num_host_channels = MAX_EPS_CHANNELS;
	core_if->host_if = host_if;

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		core_if->data_fifo[i] =
 8009184:	69bb      	ldr	r3, [r7, #24]
 8009186:	69fa      	ldr	r2, [r7, #28]
 8009188:	f102 0208 	add.w	r2, r2, #8
 800918c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

	host_if->num_host_channels = MAX_EPS_CHANNELS;
	core_if->host_if = host_if;

	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 8009190:	69fb      	ldr	r3, [r7, #28]
 8009192:	f103 0301 	add.w	r3, r3, #1
 8009196:	61fb      	str	r3, [r7, #28]
 8009198:	69fb      	ldr	r3, [r7, #28]
 800919a:	2b07      	cmp	r3, #7
 800919c:	ddeb      	ble.n	8009176 <dwc_otg_cil_init+0x15a>
				  (i * DWC_OTG_DATA_FIFO_SIZE));
		DWC_DEBUGPL(DBG_CILV, "data_fifo[%d]=0x%08lx\n",
			    i, (unsigned long)core_if->data_fifo[i]);
	}

	core_if->pcgcctl = (uint32_t *) (reg_base + DWC_OTG_PCGCCTL_OFFSET);
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	f503 6260 	add.w	r2, r3, #3584	; 0xe00
 80091a4:	69bb      	ldr	r3, [r7, #24]
 80091a6:	61da      	str	r2, [r3, #28]

	/* Initiate lx_state to L3 disconnected state */
	core_if->lx_state = DWC_OTG_L3;
 80091a8:	69bb      	ldr	r3, [r7, #24]
 80091aa:	f04f 0203 	mov.w	r2, #3
 80091ae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	/*
	 * Store the contents of the hardware configuration registers here for
	 * easy access later.
	 */
	core_if->hwcfg1.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg1);
 80091b2:	69bb      	ldr	r3, [r7, #24]
 80091b4:	685b      	ldr	r3, [r3, #4]
 80091b6:	f103 0344 	add.w	r3, r3, #68	; 0x44
 80091ba:	4618      	mov	r0, r3
 80091bc:	f7fe fd42 	bl	8007c44 <DWC_READ_REG32>
 80091c0:	4602      	mov	r2, r0
	core_if->lx_state = DWC_OTG_L3;
	/*
	 * Store the contents of the hardware configuration registers here for
	 * easy access later.
	 */
	core_if->hwcfg1.d32 =
 80091c2:	69bb      	ldr	r3, [r7, #24]
 80091c4:	64da      	str	r2, [r3, #76]	; 0x4c
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg1);
	core_if->hwcfg2.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg2);
 80091c6:	69bb      	ldr	r3, [r7, #24]
 80091c8:	685b      	ldr	r3, [r3, #4]
 80091ca:	f103 0348 	add.w	r3, r3, #72	; 0x48
 80091ce:	4618      	mov	r0, r3
 80091d0:	f7fe fd38 	bl	8007c44 <DWC_READ_REG32>
 80091d4:	4602      	mov	r2, r0
	 * Store the contents of the hardware configuration registers here for
	 * easy access later.
	 */
	core_if->hwcfg1.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg1);
	core_if->hwcfg2.d32 =
 80091d6:	69bb      	ldr	r3, [r7, #24]
 80091d8:	651a      	str	r2, [r3, #80]	; 0x50
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg2);
	core_if->hwcfg3.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg3);
 80091da:	69bb      	ldr	r3, [r7, #24]
 80091dc:	685b      	ldr	r3, [r3, #4]
 80091de:	f103 034c 	add.w	r3, r3, #76	; 0x4c
 80091e2:	4618      	mov	r0, r3
 80091e4:	f7fe fd2e 	bl	8007c44 <DWC_READ_REG32>
 80091e8:	4602      	mov	r2, r0
	 */
	core_if->hwcfg1.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg1);
	core_if->hwcfg2.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg2);
	core_if->hwcfg3.d32 =
 80091ea:	69bb      	ldr	r3, [r7, #24]
 80091ec:	655a      	str	r2, [r3, #84]	; 0x54
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg3);
	core_if->hwcfg4.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg4);
 80091ee:	69bb      	ldr	r3, [r7, #24]
 80091f0:	685b      	ldr	r3, [r3, #4]
 80091f2:	f103 0350 	add.w	r3, r3, #80	; 0x50
 80091f6:	4618      	mov	r0, r3
 80091f8:	f7fe fd24 	bl	8007c44 <DWC_READ_REG32>
 80091fc:	4602      	mov	r2, r0
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg1);
	core_if->hwcfg2.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg2);
	core_if->hwcfg3.d32 =
	    DWC_READ_REG32(&core_if->core_global_regs->ghwcfg3);
	core_if->hwcfg4.d32 =
 80091fe:	69bb      	ldr	r3, [r7, #24]
 8009200:	659a      	str	r2, [r3, #88]	; 0x58
	DWC_DEBUGPL(DBG_CILV, "hwcfg2=%08x\n", core_if->hwcfg2.d32);
	DWC_DEBUGPL(DBG_CILV, "hwcfg3=%08x\n", core_if->hwcfg3.d32);
	DWC_DEBUGPL(DBG_CILV, "hwcfg4=%08x\n", core_if->hwcfg4.d32);

	core_if->hcfg.d32 =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
 8009202:	69bb      	ldr	r3, [r7, #24]
 8009204:	68db      	ldr	r3, [r3, #12]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	4618      	mov	r0, r3
 800920a:	f7fe fd1b 	bl	8007c44 <DWC_READ_REG32>
 800920e:	4602      	mov	r2, r0
	DWC_DEBUGPL(DBG_CILV, "hwcfg1=%08x\n", core_if->hwcfg1.d32);
	DWC_DEBUGPL(DBG_CILV, "hwcfg2=%08x\n", core_if->hwcfg2.d32);
	DWC_DEBUGPL(DBG_CILV, "hwcfg3=%08x\n", core_if->hwcfg3.d32);
	DWC_DEBUGPL(DBG_CILV, "hwcfg4=%08x\n", core_if->hwcfg4.d32);

	core_if->hcfg.d32 =
 8009210:	69bb      	ldr	r3, [r7, #24]
 8009212:	65da      	str	r2, [r3, #92]	; 0x5c
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
	core_if->dcfg.d32 =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
 8009214:	69bb      	ldr	r3, [r7, #24]
 8009216:	689b      	ldr	r3, [r3, #8]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	4618      	mov	r0, r3
 800921c:	f7fe fd12 	bl	8007c44 <DWC_READ_REG32>
 8009220:	4602      	mov	r2, r0
	DWC_DEBUGPL(DBG_CILV, "hwcfg3=%08x\n", core_if->hwcfg3.d32);
	DWC_DEBUGPL(DBG_CILV, "hwcfg4=%08x\n", core_if->hwcfg4.d32);

	core_if->hcfg.d32 =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
	core_if->dcfg.d32 =
 8009222:	69bb      	ldr	r3, [r7, #24]
 8009224:	661a      	str	r2, [r3, #96]	; 0x60
		    core_if->hwcfg3.b.xfer_size_cntr_width);

	/*
	 * Set the SRP sucess bit for FS-I2c
	 */
	core_if->srp_success = 0;
 8009226:	69bb      	ldr	r3, [r7, #24]
 8009228:	f04f 0200 	mov.w	r2, #0
 800922c:	755a      	strb	r2, [r3, #21]
	core_if->srp_timer_started = 0;
 800922e:	69bb      	ldr	r3, [r7, #24]
 8009230:	f04f 0200 	mov.w	r2, #0
 8009234:	759a      	strb	r2, [r3, #22]

	/*
	 * Create new workqueue and init works
	 */
	core_if->wq_otg = DWC_WORKQ_ALLOC("dwc_otg");
 8009236:	f24d 000c 	movw	r0, #53260	; 0xd00c
 800923a:	f6c0 0002 	movt	r0, #2050	; 0x802
 800923e:	f7fe fedd 	bl	8007ffc <DWC_WORKQ_ALLOC>
 8009242:	4602      	mov	r2, r0
 8009244:	69bb      	ldr	r3, [r7, #24]
 8009246:	679a      	str	r2, [r3, #120]	; 0x78
	if (core_if->wq_otg == 0) {
 8009248:	69bb      	ldr	r3, [r7, #24]
 800924a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800924c:	2b00      	cmp	r3, #0
 800924e:	d111      	bne.n	8009274 <dwc_otg_cil_init+0x258>
		DWC_WARN("DWC_WORKQ_ALLOC failed\n");
		DWC_FREE(host_if);
 8009250:	f04f 0000 	mov.w	r0, #0
 8009254:	6939      	ldr	r1, [r7, #16]
 8009256:	f7fe fbf1 	bl	8007a3c <__DWC_FREE>
		DWC_FREE(dev_if);
 800925a:	f04f 0000 	mov.w	r0, #0
 800925e:	6979      	ldr	r1, [r7, #20]
 8009260:	f7fe fbec 	bl	8007a3c <__DWC_FREE>
		DWC_FREE(core_if);
 8009264:	f04f 0000 	mov.w	r0, #0
 8009268:	69b9      	ldr	r1, [r7, #24]
 800926a:	f7fe fbe7 	bl	8007a3c <__DWC_FREE>
		return 0;
 800926e:	f04f 0300 	mov.w	r3, #0
 8009272:	e043      	b.n	80092fc <dwc_otg_cil_init+0x2e0>
	}

	core_if->snpsid = DWC_READ_REG32(&core_if->core_global_regs->gsnpsid);
 8009274:	69bb      	ldr	r3, [r7, #24]
 8009276:	685b      	ldr	r3, [r3, #4]
 8009278:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800927c:	4618      	mov	r0, r3
 800927e:	f7fe fce1 	bl	8007c44 <DWC_READ_REG32>
 8009282:	4602      	mov	r2, r0
 8009284:	69bb      	ldr	r3, [r7, #24]
 8009286:	611a      	str	r2, [r3, #16]
	DWC_PRINTF("Core Release: %x.%x%x%x\n",
		   (core_if->snpsid >> 12 & 0xF),
		   (core_if->snpsid >> 8 & 0xF),
		   (core_if->snpsid >> 4 & 0xF), (core_if->snpsid & 0xF));

	core_if->wkp_timer = DWC_TIMER_ALLOC("Wake Up Timer",
 8009288:	f24d 0014 	movw	r0, #53268	; 0xd014
 800928c:	f6c0 0002 	movt	r0, #2050	; 0x802
 8009290:	f640 51fd 	movw	r1, #3581	; 0xdfd
 8009294:	f6c0 0101 	movt	r1, #2049	; 0x801
 8009298:	69ba      	ldr	r2, [r7, #24]
 800929a:	f7fe fdc1 	bl	8007e20 <DWC_TIMER_ALLOC>
 800929e:	4602      	mov	r2, r0
 80092a0:	69bb      	ldr	r3, [r7, #24]
 80092a2:	67da      	str	r2, [r3, #124]	; 0x7c
					     w_wakeup_detected, core_if);
	if (core_if->wkp_timer == 0) {
 80092a4:	69bb      	ldr	r3, [r7, #24]
 80092a6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d116      	bne.n	80092da <dwc_otg_cil_init+0x2be>
		DWC_WARN("DWC_TIMER_ALLOC failed\n");
		DWC_FREE(host_if);
 80092ac:	f04f 0000 	mov.w	r0, #0
 80092b0:	6939      	ldr	r1, [r7, #16]
 80092b2:	f7fe fbc3 	bl	8007a3c <__DWC_FREE>
		DWC_FREE(dev_if);
 80092b6:	f04f 0000 	mov.w	r0, #0
 80092ba:	6979      	ldr	r1, [r7, #20]
 80092bc:	f7fe fbbe 	bl	8007a3c <__DWC_FREE>
		DWC_WORKQ_FREE(core_if->wq_otg);
 80092c0:	69bb      	ldr	r3, [r7, #24]
 80092c2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80092c4:	4618      	mov	r0, r3
 80092c6:	f7fe feb1 	bl	800802c <DWC_WORKQ_FREE>
		DWC_FREE(core_if);
 80092ca:	f04f 0000 	mov.w	r0, #0
 80092ce:	69b9      	ldr	r1, [r7, #24]
 80092d0:	f7fe fbb4 	bl	8007a3c <__DWC_FREE>
		return 0;
 80092d4:	f04f 0300 	mov.w	r3, #0
 80092d8:	e010      	b.n	80092fc <dwc_otg_cil_init+0x2e0>
	}

	if (dwc_otg_setup_params(core_if)) {
 80092da:	69b8      	ldr	r0, [r7, #24]
 80092dc:	f005 f88c 	bl	800e3f8 <dwc_otg_setup_params>
		DWC_WARN("Error while setting core params\n");
	}

	core_if->hibernation_suspend = 0;
 80092e0:	69bb      	ldr	r3, [r7, #24]
 80092e2:	f04f 0200 	mov.w	r2, #0
 80092e6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	/** ADP initialization */
	if (core_if->adp_enable) {
 80092ea:	69bb      	ldr	r3, [r7, #24]
 80092ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d002      	beq.n	80092fa <dwc_otg_cil_init+0x2de>
		dwc_otg_adp_init(core_if);
 80092f4:	69b8      	ldr	r0, [r7, #24]
 80092f6:	f7ff fb83 	bl	8008a00 <dwc_otg_adp_init>
	}
	
	//core_if->op_state = 1;
	return core_if;
 80092fa:	69bb      	ldr	r3, [r7, #24]
}
 80092fc:	4618      	mov	r0, r3
 80092fe:	f107 0720 	add.w	r7, r7, #32
 8009302:	46bd      	mov	sp, r7
 8009304:	bd80      	pop	{r7, pc}
 8009306:	bf00      	nop

08009308 <dwc_otg_cil_remove>:
 * @param core_if The core interface pointer returned from
 * 		  dwc_otg_cil_init().
 *
 */
void dwc_otg_cil_remove(dwc_otg_core_if_t * core_if)
{
 8009308:	b580      	push	{r7, lr}
 800930a:	b082      	sub	sp, #8
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
	/* Disable all interrupts */
	DWC_MODIFY_REG32(&core_if->core_global_regs->gahbcfg, 1, 0);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	685b      	ldr	r3, [r3, #4]
 8009314:	f103 0308 	add.w	r3, r3, #8
 8009318:	4618      	mov	r0, r3
 800931a:	f04f 0101 	mov.w	r1, #1
 800931e:	f04f 0200 	mov.w	r2, #0
 8009322:	f7fe fca9 	bl	8007c78 <DWC_MODIFY_REG32>
	DWC_WRITE_REG32(&core_if->core_global_regs->gintmsk, 0);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	685b      	ldr	r3, [r3, #4]
 800932a:	f103 0318 	add.w	r3, r3, #24
 800932e:	4618      	mov	r0, r3
 8009330:	f04f 0100 	mov.w	r1, #0
 8009334:	f7fe fc92 	bl	8007c5c <DWC_WRITE_REG32>

	if (core_if->wq_otg) {
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800933c:	2b00      	cmp	r3, #0
 800933e:	d00b      	beq.n	8009358 <dwc_otg_cil_remove+0x50>
		DWC_WORKQ_WAIT_WORK_DONE(core_if->wq_otg, 500);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009344:	4618      	mov	r0, r3
 8009346:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800934a:	f7fe fe49 	bl	8007fe0 <DWC_WORKQ_WAIT_WORK_DONE>
		DWC_WORKQ_FREE(core_if->wq_otg);
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009352:	4618      	mov	r0, r3
 8009354:	f7fe fe6a 	bl	800802c <DWC_WORKQ_FREE>
	}
	if (core_if->dev_if) {
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	689b      	ldr	r3, [r3, #8]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d006      	beq.n	800936e <dwc_otg_cil_remove+0x66>
		DWC_FREE(core_if->dev_if);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	689b      	ldr	r3, [r3, #8]
 8009364:	f04f 0000 	mov.w	r0, #0
 8009368:	4619      	mov	r1, r3
 800936a:	f7fe fb67 	bl	8007a3c <__DWC_FREE>
	}
	if (core_if->host_if) {
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	68db      	ldr	r3, [r3, #12]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d006      	beq.n	8009384 <dwc_otg_cil_remove+0x7c>
		DWC_FREE(core_if->host_if);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	68db      	ldr	r3, [r3, #12]
 800937a:	f04f 0000 	mov.w	r0, #0
 800937e:	4619      	mov	r1, r3
 8009380:	f7fe fb5c 	bl	8007a3c <__DWC_FREE>
	}

	/** Remove ADP Timers  */
	if (core_if->adp_enable) {
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800938a:	2b00      	cmp	r3, #0
 800938c:	d002      	beq.n	8009394 <dwc_otg_cil_remove+0x8c>
		dwc_otg_adp_remove(core_if);
 800938e:	6878      	ldr	r0, [r7, #4]
 8009390:	f7ff fb84 	bl	8008a9c <dwc_otg_adp_remove>
	}
	if (core_if->core_params) {
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	2b00      	cmp	r3, #0
 800939a:	d006      	beq.n	80093aa <dwc_otg_cil_remove+0xa2>
		DWC_FREE(core_if->core_params);
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	f04f 0000 	mov.w	r0, #0
 80093a4:	4619      	mov	r1, r3
 80093a6:	f7fe fb49 	bl	8007a3c <__DWC_FREE>
	}
	if (core_if->wkp_timer) {
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d004      	beq.n	80093bc <dwc_otg_cil_remove+0xb4>
		DWC_TIMER_FREE(core_if->wkp_timer);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80093b6:	4618      	mov	r0, r3
 80093b8:	f7fe fd52 	bl	8007e60 <DWC_TIMER_FREE>
	}
	if (core_if->srp_timer) {
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	699b      	ldr	r3, [r3, #24]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d004      	beq.n	80093ce <dwc_otg_cil_remove+0xc6>
		DWC_TIMER_FREE(core_if->srp_timer);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	699b      	ldr	r3, [r3, #24]
 80093c8:	4618      	mov	r0, r3
 80093ca:	f7fe fd49 	bl	8007e60 <DWC_TIMER_FREE>
	}
	DWC_FREE(core_if);
 80093ce:	f04f 0000 	mov.w	r0, #0
 80093d2:	6879      	ldr	r1, [r7, #4]
 80093d4:	f7fe fb32 	bl	8007a3c <__DWC_FREE>
}
 80093d8:	f107 0708 	add.w	r7, r7, #8
 80093dc:	46bd      	mov	sp, r7
 80093de:	bd80      	pop	{r7, pc}

080093e0 <dwc_otg_enable_global_interrupts>:
 * register.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
void dwc_otg_enable_global_interrupts(dwc_otg_core_if_t * core_if)
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b084      	sub	sp, #16
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
	gahbcfg_data_t ahbcfg = {.d32 = 0 };
 80093e8:	f04f 0300 	mov.w	r3, #0
 80093ec:	60fb      	str	r3, [r7, #12]

	ahbcfg.b.glblintrmsk = 1;	/* Enable interrupts */
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	f043 0301 	orr.w	r3, r3, #1
 80093f4:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gahbcfg, 0, ahbcfg.d32);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	685b      	ldr	r3, [r3, #4]
 80093fa:	f103 0208 	add.w	r2, r3, #8
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	4610      	mov	r0, r2
 8009402:	f04f 0100 	mov.w	r1, #0
 8009406:	461a      	mov	r2, r3
 8009408:	f7fe fc36 	bl	8007c78 <DWC_MODIFY_REG32>
}
 800940c:	f107 0710 	add.w	r7, r7, #16
 8009410:	46bd      	mov	sp, r7
 8009412:	bd80      	pop	{r7, pc}

08009414 <dwc_otg_disable_global_interrupts>:
 * register.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
void dwc_otg_disable_global_interrupts(dwc_otg_core_if_t * core_if)
{
 8009414:	b580      	push	{r7, lr}
 8009416:	b084      	sub	sp, #16
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
	gahbcfg_data_t ahbcfg = {.d32 = 0 };
 800941c:	f04f 0300 	mov.w	r3, #0
 8009420:	60fb      	str	r3, [r7, #12]

	ahbcfg.b.glblintrmsk = 1;	/* Disable interrupts */
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	f043 0301 	orr.w	r3, r3, #1
 8009428:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gahbcfg, ahbcfg.d32, 0);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	685b      	ldr	r3, [r3, #4]
 800942e:	f103 0208 	add.w	r2, r3, #8
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	4610      	mov	r0, r2
 8009436:	4619      	mov	r1, r3
 8009438:	f04f 0200 	mov.w	r2, #0
 800943c:	f7fe fc1c 	bl	8007c78 <DWC_MODIFY_REG32>
}
 8009440:	f107 0710 	add.w	r7, r7, #16
 8009444:	46bd      	mov	sp, r7
 8009446:	bd80      	pop	{r7, pc}

08009448 <dwc_otg_enable_common_interrupts>:
 *
 * @param core_if Programming view of the DWC_otg controller
 *
 */
static void dwc_otg_enable_common_interrupts(dwc_otg_core_if_t * core_if)
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b084      	sub	sp, #16
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	685b      	ldr	r3, [r3, #4]
 8009454:	60fb      	str	r3, [r7, #12]
	
	gintmsk_data_t intr_mask = {.d32 = 0 };
 8009456:	f04f 0300 	mov.w	r3, #0
 800945a:	60bb      	str	r3, [r7, #8]

	/* Clear any pending OTG Interrupts */
	DWC_WRITE_REG32(&global_regs->gotgint, 0xFFFFFFFF);
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	f103 0304 	add.w	r3, r3, #4
 8009462:	4618      	mov	r0, r3
 8009464:	f04f 31ff 	mov.w	r1, #4294967295
 8009468:	f7fe fbf8 	bl	8007c5c <DWC_WRITE_REG32>

	/* Clear any pending interrupts */
	DWC_WRITE_REG32(&global_regs->gintsts, 0xFFFFFFFF);
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	f103 0314 	add.w	r3, r3, #20
 8009472:	4618      	mov	r0, r3
 8009474:	f04f 31ff 	mov.w	r1, #4294967295
 8009478:	f7fe fbf0 	bl	8007c5c <DWC_WRITE_REG32>

	/*
	 * Enable the interrupts in the GINTMSK.
	 */
	intr_mask.b.modemismatch = 1;
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	f043 0302 	orr.w	r3, r3, #2
 8009482:	60bb      	str	r3, [r7, #8]
	intr_mask.b.otgintr = 1;
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	f043 0304 	orr.w	r3, r3, #4
 800948a:	60bb      	str	r3, [r7, #8]

	if (!core_if->dma_enable) {
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8009492:	2b00      	cmp	r3, #0
 8009494:	d103      	bne.n	800949e <dwc_otg_enable_common_interrupts+0x56>
		intr_mask.b.rxstsqlvl = 1;
 8009496:	68bb      	ldr	r3, [r7, #8]
 8009498:	f043 0310 	orr.w	r3, r3, #16
 800949c:	60bb      	str	r3, [r7, #8]
	}

	intr_mask.b.conidstschng = 1;
 800949e:	68bb      	ldr	r3, [r7, #8]
 80094a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80094a4:	60bb      	str	r3, [r7, #8]
	intr_mask.b.wkupintr = 1;
 80094a6:	68bb      	ldr	r3, [r7, #8]
 80094a8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80094ac:	60bb      	str	r3, [r7, #8]
	intr_mask.b.disconnect = 1;
 80094ae:	68bb      	ldr	r3, [r7, #8]
 80094b0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80094b4:	60bb      	str	r3, [r7, #8]
	*/
#ifdef DWC_HOST_ONLY
	intr_mask.b.usbsuspend = 1;
#endif
#endif
	intr_mask.b.sessreqintr = 1;
 80094b6:	68bb      	ldr	r3, [r7, #8]
 80094b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80094bc:	60bb      	str	r3, [r7, #8]
	 */
#ifdef DWC_HOST_ONLY
	intr_mask.d32 = 0xA3200818;
#endif
#endif
	DWC_WRITE_REG32(&global_regs->gintmsk, intr_mask.d32);
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	f103 0218 	add.w	r2, r3, #24
 80094c4:	68bb      	ldr	r3, [r7, #8]
 80094c6:	4610      	mov	r0, r2
 80094c8:	4619      	mov	r1, r3
 80094ca:	f7fe fbc7 	bl	8007c5c <DWC_WRITE_REG32>
}
 80094ce:	f107 0710 	add.w	r7, r7, #16
 80094d2:	46bd      	mov	sp, r7
 80094d4:	bd80      	pop	{r7, pc}
 80094d6:	bf00      	nop

080094d8 <dwc_otg_device_hibernation_restore>:
 * @param rem_wakeup - indicates whether resume is initiated by Device or Host.
 * @param reset - indicates whether resume is initiated by Reset.
 */
int dwc_otg_device_hibernation_restore(dwc_otg_core_if_t * core_if,
				       int rem_wakeup, int reset)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b08a      	sub	sp, #40	; 0x28
 80094dc:	af00      	add	r7, sp, #0
 80094de:	60f8      	str	r0, [r7, #12]
 80094e0:	60b9      	str	r1, [r7, #8]
 80094e2:	607a      	str	r2, [r7, #4]
	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 80094e4:	f04f 0300 	mov.w	r3, #0
 80094e8:	623b      	str	r3, [r7, #32]
	pcgcctl_data_t pcgcctl = {.d32 = 0 };
 80094ea:	f04f 0300 	mov.w	r3, #0
 80094ee:	61fb      	str	r3, [r7, #28]
	dctl_data_t dctl = {.d32 = 0 };
 80094f0:	f04f 0300 	mov.w	r3, #0
 80094f4:	61bb      	str	r3, [r7, #24]

	int timeout = 2000;
 80094f6:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80094fa:	627b      	str	r3, [r7, #36]	; 0x24

	if (!core_if->hibernation_suspend) {
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8009502:	2b00      	cmp	r3, #0
 8009504:	d102      	bne.n	800950c <dwc_otg_device_hibernation_restore+0x34>
		DWC_PRINTF("Already exited from Hibernation\n");
		return 1;
 8009506:	f04f 0301 	mov.w	r3, #1
 800950a:	e1a1      	b.n	8009850 <dwc_otg_device_hibernation_restore+0x378>
	}

	DWC_DEBUGPL(DBG_PCD, "%s called\n", __FUNCTION__);
	/* Switch-on voltage to the core */
	gpwrdn.b.pwrdnswtch = 1;
 800950c:	6a3b      	ldr	r3, [r7, #32]
 800950e:	f043 0320 	orr.w	r3, r3, #32
 8009512:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	685b      	ldr	r3, [r3, #4]
 8009518:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800951c:	6a3b      	ldr	r3, [r7, #32]
 800951e:	4610      	mov	r0, r2
 8009520:	4619      	mov	r1, r3
 8009522:	f04f 0200 	mov.w	r2, #0
 8009526:	f7fe fba7 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 800952a:	f04f 000a 	mov.w	r0, #10
 800952e:	f7fe fc33 	bl	8007d98 <DWC_UDELAY>

	/* Reset core */
	gpwrdn.d32 = 0;
 8009532:	f04f 0300 	mov.w	r3, #0
 8009536:	623b      	str	r3, [r7, #32]
	gpwrdn.b.pwrdnrstn = 1;
 8009538:	6a3b      	ldr	r3, [r7, #32]
 800953a:	f043 0310 	orr.w	r3, r3, #16
 800953e:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	685b      	ldr	r3, [r3, #4]
 8009544:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8009548:	6a3b      	ldr	r3, [r7, #32]
 800954a:	4610      	mov	r0, r2
 800954c:	4619      	mov	r1, r3
 800954e:	f04f 0200 	mov.w	r2, #0
 8009552:	f7fe fb91 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8009556:	f04f 000a 	mov.w	r0, #10
 800955a:	f7fe fc1d 	bl	8007d98 <DWC_UDELAY>

	/* Assert Restore signal */
	gpwrdn.d32 = 0;
 800955e:	f04f 0300 	mov.w	r3, #0
 8009562:	623b      	str	r3, [r7, #32]
	gpwrdn.b.restore = 1;
 8009564:	6a3b      	ldr	r3, [r7, #32]
 8009566:	f043 0304 	orr.w	r3, r3, #4
 800956a:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	685b      	ldr	r3, [r3, #4]
 8009570:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8009574:	6a3b      	ldr	r3, [r7, #32]
 8009576:	4610      	mov	r0, r2
 8009578:	f04f 0100 	mov.w	r1, #0
 800957c:	461a      	mov	r2, r3
 800957e:	f7fe fb7b 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8009582:	f04f 000a 	mov.w	r0, #10
 8009586:	f7fe fc07 	bl	8007d98 <DWC_UDELAY>

	/* Disable power clamps */
	gpwrdn.d32 = 0;
 800958a:	f04f 0300 	mov.w	r3, #0
 800958e:	623b      	str	r3, [r7, #32]
	gpwrdn.b.pwrdnclmp = 1;
 8009590:	6a3b      	ldr	r3, [r7, #32]
 8009592:	f043 0308 	orr.w	r3, r3, #8
 8009596:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	685b      	ldr	r3, [r3, #4]
 800959c:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80095a0:	6a3b      	ldr	r3, [r7, #32]
 80095a2:	4610      	mov	r0, r2
 80095a4:	4619      	mov	r1, r3
 80095a6:	f04f 0200 	mov.w	r2, #0
 80095aa:	f7fe fb65 	bl	8007c78 <DWC_MODIFY_REG32>

	if (rem_wakeup) {
 80095ae:	68bb      	ldr	r3, [r7, #8]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d003      	beq.n	80095bc <dwc_otg_device_hibernation_restore+0xe4>
		dwc_udelay(70);
 80095b4:	f04f 0046 	mov.w	r0, #70	; 0x46
 80095b8:	f7fe fbee 	bl	8007d98 <DWC_UDELAY>
	}

	/* Deassert Reset core */
	gpwrdn.d32 = 0;
 80095bc:	f04f 0300 	mov.w	r3, #0
 80095c0:	623b      	str	r3, [r7, #32]
	gpwrdn.b.pwrdnrstn = 1;
 80095c2:	6a3b      	ldr	r3, [r7, #32]
 80095c4:	f043 0310 	orr.w	r3, r3, #16
 80095c8:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	685b      	ldr	r3, [r3, #4]
 80095ce:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80095d2:	6a3b      	ldr	r3, [r7, #32]
 80095d4:	4610      	mov	r0, r2
 80095d6:	f04f 0100 	mov.w	r1, #0
 80095da:	461a      	mov	r2, r3
 80095dc:	f7fe fb4c 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80095e0:	f04f 000a 	mov.w	r0, #10
 80095e4:	f7fe fbd8 	bl	8007d98 <DWC_UDELAY>

	/* Disable PMU interrupt */
	gpwrdn.d32 = 0;
 80095e8:	f04f 0300 	mov.w	r3, #0
 80095ec:	623b      	str	r3, [r7, #32]
	gpwrdn.b.pmuintsel = 1;
 80095ee:	6a3b      	ldr	r3, [r7, #32]
 80095f0:	f043 0301 	orr.w	r3, r3, #1
 80095f4:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	685b      	ldr	r3, [r3, #4]
 80095fa:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80095fe:	6a3b      	ldr	r3, [r7, #32]
 8009600:	4610      	mov	r0, r2
 8009602:	4619      	mov	r1, r3
 8009604:	f04f 0200 	mov.w	r2, #0
 8009608:	f7fe fb36 	bl	8007c78 <DWC_MODIFY_REG32>

	/* Mask interrupts from gpwrdn */
	gpwrdn.d32 = 0;
 800960c:	f04f 0300 	mov.w	r3, #0
 8009610:	623b      	str	r3, [r7, #32]
	gpwrdn.b.connect_det_msk = 1;
 8009612:	6a3b      	ldr	r3, [r7, #32]
 8009614:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009618:	623b      	str	r3, [r7, #32]
	gpwrdn.b.srp_det_msk = 1;
 800961a:	6a3b      	ldr	r3, [r7, #32]
 800961c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009620:	623b      	str	r3, [r7, #32]
	gpwrdn.b.disconn_det_msk = 1;
 8009622:	6a3b      	ldr	r3, [r7, #32]
 8009624:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009628:	623b      	str	r3, [r7, #32]
	gpwrdn.b.rst_det_msk = 1;
 800962a:	6a3b      	ldr	r3, [r7, #32]
 800962c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009630:	623b      	str	r3, [r7, #32]
	gpwrdn.b.lnstchng_msk = 1;
 8009632:	6a3b      	ldr	r3, [r7, #32]
 8009634:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009638:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	685b      	ldr	r3, [r3, #4]
 800963e:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8009642:	6a3b      	ldr	r3, [r7, #32]
 8009644:	4610      	mov	r0, r2
 8009646:	4619      	mov	r1, r3
 8009648:	f04f 0200 	mov.w	r2, #0
 800964c:	f7fe fb14 	bl	8007c78 <DWC_MODIFY_REG32>

	/* Indicates that we are going out from hibernation */
	core_if->hibernation_suspend = 0;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	f04f 0200 	mov.w	r2, #0
 8009656:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	/*
	 * Set Restore Essential Regs bit in PCGCCTL register, restore_mode = 1
	 * indicates restore from remote_wakeup
	 */
	restore_essential_regs(core_if, rem_wakeup, 0);
 800965a:	68f8      	ldr	r0, [r7, #12]
 800965c:	68b9      	ldr	r1, [r7, #8]
 800965e:	f04f 0200 	mov.w	r2, #0
 8009662:	f000 fedd 	bl	800a420 <restore_essential_regs>

	/*
	 * Wait a little for seeing new value of variable hibernation_suspend if
	 * Restore done interrupt received before polling
	 */
	dwc_udelay(10);
 8009666:	f04f 000a 	mov.w	r0, #10
 800966a:	f7fe fb95 	bl	8007d98 <DWC_UDELAY>

	if (core_if->hibernation_suspend == 0) {
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8009674:	2b00      	cmp	r3, #0
 8009676:	d12a      	bne.n	80096ce <dwc_otg_device_hibernation_restore+0x1f6>
		 * is introduced to avoid any possible race conditions
		 */
		do {
			gintsts_data_t gintsts;
			gintsts.d32 =
			    DWC_READ_REG32(&core_if->core_global_regs->gintsts);
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	685b      	ldr	r3, [r3, #4]
 800967c:	f103 0314 	add.w	r3, r3, #20
 8009680:	4618      	mov	r0, r3
 8009682:	f7fe fadf 	bl	8007c44 <DWC_READ_REG32>
 8009686:	4603      	mov	r3, r0
		 * Wait For Restore_done Interrupt. This mechanism of polling the interrupt
		 * is introduced to avoid any possible race conditions
		 */
		do {
			gintsts_data_t gintsts;
			gintsts.d32 =
 8009688:	617b      	str	r3, [r7, #20]
			    DWC_READ_REG32(&core_if->core_global_regs->gintsts);
			if (gintsts.b.restoredone) {
 800968a:	7dbb      	ldrb	r3, [r7, #22]
 800968c:	f003 0301 	and.w	r3, r3, #1
 8009690:	b2db      	uxtb	r3, r3
 8009692:	2b00      	cmp	r3, #0
 8009694:	d010      	beq.n	80096b8 <dwc_otg_device_hibernation_restore+0x1e0>
				gintsts.d32 = 0;
 8009696:	f04f 0300 	mov.w	r3, #0
 800969a:	617b      	str	r3, [r7, #20]
				gintsts.b.restoredone = 1;
 800969c:	697b      	ldr	r3, [r7, #20]
 800969e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80096a2:	617b      	str	r3, [r7, #20]
				DWC_WRITE_REG32(&core_if->core_global_regs->
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	685b      	ldr	r3, [r3, #4]
 80096a8:	f103 0214 	add.w	r2, r3, #20
 80096ac:	697b      	ldr	r3, [r7, #20]
 80096ae:	4610      	mov	r0, r2
 80096b0:	4619      	mov	r1, r3
 80096b2:	f7fe fad3 	bl	8007c5c <DWC_WRITE_REG32>
 80096b6:	e00a      	b.n	80096ce <dwc_otg_device_hibernation_restore+0x1f6>
						gintsts, gintsts.d32);
				DWC_PRINTF("Restore Done Interrupt seen\n");
				break;
			}
			dwc_udelay(10);
 80096b8:	f04f 000a 	mov.w	r0, #10
 80096bc:	f7fe fb6c 	bl	8007d98 <DWC_UDELAY>
		} while (--timeout);
 80096c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096c2:	f103 33ff 	add.w	r3, r3, #4294967295
 80096c6:	627b      	str	r3, [r7, #36]	; 0x24
 80096c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d1d4      	bne.n	8009678 <dwc_otg_device_hibernation_restore+0x1a0>
		if (!timeout) {
			DWC_PRINTF("Restore Done interrupt wasn't generated here\n");
		}
	}
	/* Clear all pending interupts */
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	685b      	ldr	r3, [r3, #4]
 80096d2:	f103 0314 	add.w	r3, r3, #20
 80096d6:	4618      	mov	r0, r3
 80096d8:	f04f 31ff 	mov.w	r1, #4294967295
 80096dc:	f7fe fabe 	bl	8007c5c <DWC_WRITE_REG32>

	/* De-assert Restore */
	gpwrdn.d32 = 0;
 80096e0:	f04f 0300 	mov.w	r3, #0
 80096e4:	623b      	str	r3, [r7, #32]
	gpwrdn.b.restore = 1;
 80096e6:	6a3b      	ldr	r3, [r7, #32]
 80096e8:	f043 0304 	orr.w	r3, r3, #4
 80096ec:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	685b      	ldr	r3, [r3, #4]
 80096f2:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80096f6:	6a3b      	ldr	r3, [r7, #32]
 80096f8:	4610      	mov	r0, r2
 80096fa:	4619      	mov	r1, r3
 80096fc:	f04f 0200 	mov.w	r2, #0
 8009700:	f7fe faba 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8009704:	f04f 000a 	mov.w	r0, #10
 8009708:	f7fe fb46 	bl	8007d98 <DWC_UDELAY>

	if (!rem_wakeup) {
 800970c:	68bb      	ldr	r3, [r7, #8]
 800970e:	2b00      	cmp	r3, #0
 8009710:	d10f      	bne.n	8009732 <dwc_otg_device_hibernation_restore+0x25a>
		pcgcctl.d32 = 0;
 8009712:	f04f 0300 	mov.w	r3, #0
 8009716:	61fb      	str	r3, [r7, #28]
		pcgcctl.b.rstpdwnmodule = 1;
 8009718:	69fb      	ldr	r3, [r7, #28]
 800971a:	f043 0308 	orr.w	r3, r3, #8
 800971e:	61fb      	str	r3, [r7, #28]
		DWC_MODIFY_REG32(core_if->pcgcctl, pcgcctl.d32, 0);
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	69da      	ldr	r2, [r3, #28]
 8009724:	69fb      	ldr	r3, [r7, #28]
 8009726:	4610      	mov	r0, r2
 8009728:	4619      	mov	r1, r3
 800972a:	f04f 0200 	mov.w	r2, #0
 800972e:	f7fe faa3 	bl	8007c78 <DWC_MODIFY_REG32>
	}

	/* Restore GUSBCFG and DCFG */
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg,
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	685b      	ldr	r3, [r3, #4]
 8009736:	f103 020c 	add.w	r2, r3, #12
			core_if->gr_backup->gusbcfg_local);
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
		pcgcctl.b.rstpdwnmodule = 1;
		DWC_MODIFY_REG32(core_if->pcgcctl, pcgcctl.d32, 0);
	}

	/* Restore GUSBCFG and DCFG */
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg,
 8009740:	68db      	ldr	r3, [r3, #12]
 8009742:	4610      	mov	r0, r2
 8009744:	4619      	mov	r1, r3
 8009746:	f7fe fa89 	bl	8007c5c <DWC_WRITE_REG32>
			core_if->gr_backup->gusbcfg_local);
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dcfg,
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	689b      	ldr	r3, [r3, #8]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	461a      	mov	r2, r3
			core_if->dr_backup->dcfg);
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
	}

	/* Restore GUSBCFG and DCFG */
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg,
			core_if->gr_backup->gusbcfg_local);
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dcfg,
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	4610      	mov	r0, r2
 800975c:	4619      	mov	r1, r3
 800975e:	f7fe fa7d 	bl	8007c5c <DWC_WRITE_REG32>
			core_if->dr_backup->dcfg);

	/* De-assert Wakeup Logic */
	gpwrdn.d32 = 0;
 8009762:	f04f 0300 	mov.w	r3, #0
 8009766:	623b      	str	r3, [r7, #32]
	gpwrdn.b.pmuactv = 1;
 8009768:	6a3b      	ldr	r3, [r7, #32]
 800976a:	f043 0302 	orr.w	r3, r3, #2
 800976e:	623b      	str	r3, [r7, #32]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	685b      	ldr	r3, [r3, #4]
 8009774:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8009778:	6a3b      	ldr	r3, [r7, #32]
 800977a:	4610      	mov	r0, r2
 800977c:	4619      	mov	r1, r3
 800977e:	f04f 0200 	mov.w	r2, #0
 8009782:	f7fe fa79 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8009786:	f04f 000a 	mov.w	r0, #10
 800978a:	f7fe fb05 	bl	8007d98 <DWC_UDELAY>

	if (!rem_wakeup) {
 800978e:	68bb      	ldr	r3, [r7, #8]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d110      	bne.n	80097b6 <dwc_otg_device_hibernation_restore+0x2de>
		/* Set Device programming done bit */
		dctl.b.pwronprgdone = 1;
 8009794:	69bb      	ldr	r3, [r7, #24]
 8009796:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800979a:	61bb      	str	r3, [r7, #24]
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->dctl, 0, dctl.d32);
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	689b      	ldr	r3, [r3, #8]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	f103 0204 	add.w	r2, r3, #4
 80097a6:	69bb      	ldr	r3, [r7, #24]
 80097a8:	4610      	mov	r0, r2
 80097aa:	f04f 0100 	mov.w	r1, #0
 80097ae:	461a      	mov	r2, r3
 80097b0:	f7fe fa62 	bl	8007c78 <DWC_MODIFY_REG32>
 80097b4:	e012      	b.n	80097dc <dwc_otg_device_hibernation_restore+0x304>
	} else {
		/* Start Remote Wakeup Signaling */
		dctl.d32 = core_if->dr_backup->dctl;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80097bc:	685b      	ldr	r3, [r3, #4]
 80097be:	61bb      	str	r3, [r7, #24]
		dctl.b.rmtwkupsig = 1;
 80097c0:	69bb      	ldr	r3, [r7, #24]
 80097c2:	f043 0301 	orr.w	r3, r3, #1
 80097c6:	61bb      	str	r3, [r7, #24]
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dctl, dctl.d32);
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	689b      	ldr	r3, [r3, #8]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f103 0204 	add.w	r2, r3, #4
 80097d2:	69bb      	ldr	r3, [r7, #24]
 80097d4:	4610      	mov	r0, r2
 80097d6:	4619      	mov	r1, r3
 80097d8:	f7fe fa40 	bl	8007c5c <DWC_WRITE_REG32>
	}

	dwc_mdelay(2);
 80097dc:	f04f 0002 	mov.w	r0, #2
 80097e0:	f7fe fafc 	bl	8007ddc <DWC_MDELAY>
	/* Clear all pending interupts */
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	685b      	ldr	r3, [r3, #4]
 80097e8:	f103 0314 	add.w	r3, r3, #20
 80097ec:	4618      	mov	r0, r3
 80097ee:	f04f 31ff 	mov.w	r1, #4294967295
 80097f2:	f7fe fa33 	bl	8007c5c <DWC_WRITE_REG32>

	/* Restore global registers */
	dwc_otg_restore_global_regs(core_if);
 80097f6:	68f8      	ldr	r0, [r7, #12]
 80097f8:	f000 fc52 	bl	800a0a0 <dwc_otg_restore_global_regs>
	/* Restore device global registers */
	dwc_otg_restore_dev_regs(core_if, rem_wakeup);
 80097fc:	68f8      	ldr	r0, [r7, #12]
 80097fe:	68b9      	ldr	r1, [r7, #8]
 8009800:	f000 fcec 	bl	800a1dc <dwc_otg_restore_dev_regs>

	if (rem_wakeup) {
 8009804:	68bb      	ldr	r3, [r7, #8]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d016      	beq.n	8009838 <dwc_otg_device_hibernation_restore+0x360>
		dwc_mdelay(7);
 800980a:	f04f 0007 	mov.w	r0, #7
 800980e:	f7fe fae5 	bl	8007ddc <DWC_MDELAY>
		dctl.d32 = 0;
 8009812:	f04f 0300 	mov.w	r3, #0
 8009816:	61bb      	str	r3, [r7, #24]
		dctl.b.rmtwkupsig = 1;
 8009818:	69bb      	ldr	r3, [r7, #24]
 800981a:	f043 0301 	orr.w	r3, r3, #1
 800981e:	61bb      	str	r3, [r7, #24]
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->dctl, dctl.d32, 0);
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	689b      	ldr	r3, [r3, #8]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	f103 0204 	add.w	r2, r3, #4
 800982a:	69bb      	ldr	r3, [r7, #24]
 800982c:	4610      	mov	r0, r2
 800982e:	4619      	mov	r1, r3
 8009830:	f04f 0200 	mov.w	r2, #0
 8009834:	f7fe fa20 	bl	8007c78 <DWC_MODIFY_REG32>
	}

	core_if->hibernation_suspend = 0;
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	f04f 0200 	mov.w	r2, #0
 800983e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	/* The core will be in ON STATE */
	core_if->lx_state = DWC_OTG_L0;
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	f04f 0200 	mov.w	r2, #0
 8009848:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	DWC_PRINTF("Hibernation recovery completes here\n");

	return 1;
 800984c:	f04f 0301 	mov.w	r3, #1
}
 8009850:	4618      	mov	r0, r3
 8009852:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8009856:	46bd      	mov	sp, r7
 8009858:	bd80      	pop	{r7, pc}
 800985a:	bf00      	nop

0800985c <dwc_otg_host_hibernation_restore>:
 * @param rem_wakeup - indicates whether resume is initiated by Device or Host.
 * @param reset - indicates whether resume is initiated by Reset.
 */
int dwc_otg_host_hibernation_restore(dwc_otg_core_if_t * core_if,
				     int rem_wakeup, int reset)
{
 800985c:	b580      	push	{r7, lr}
 800985e:	b088      	sub	sp, #32
 8009860:	af00      	add	r7, sp, #0
 8009862:	60f8      	str	r0, [r7, #12]
 8009864:	60b9      	str	r1, [r7, #8]
 8009866:	607a      	str	r2, [r7, #4]
	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 8009868:	f04f 0300 	mov.w	r3, #0
 800986c:	61bb      	str	r3, [r7, #24]
	hprt0_data_t hprt0 = {.d32 = 0 };
 800986e:	f04f 0300 	mov.w	r3, #0
 8009872:	617b      	str	r3, [r7, #20]

	int timeout = 2000;
 8009874:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8009878:	61fb      	str	r3, [r7, #28]

	DWC_DEBUGPL(DBG_HCD, "%s called\n", __FUNCTION__);
	/* Switch-on voltage to the core */
	gpwrdn.b.pwrdnswtch = 1;
 800987a:	69bb      	ldr	r3, [r7, #24]
 800987c:	f043 0320 	orr.w	r3, r3, #32
 8009880:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	685b      	ldr	r3, [r3, #4]
 8009886:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800988a:	69bb      	ldr	r3, [r7, #24]
 800988c:	4610      	mov	r0, r2
 800988e:	4619      	mov	r1, r3
 8009890:	f04f 0200 	mov.w	r2, #0
 8009894:	f7fe f9f0 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8009898:	f04f 000a 	mov.w	r0, #10
 800989c:	f7fe fa7c 	bl	8007d98 <DWC_UDELAY>

	/* Reset core */
	gpwrdn.d32 = 0;
 80098a0:	f04f 0300 	mov.w	r3, #0
 80098a4:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.pwrdnrstn = 1;
 80098a6:	69bb      	ldr	r3, [r7, #24]
 80098a8:	f043 0310 	orr.w	r3, r3, #16
 80098ac:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	685b      	ldr	r3, [r3, #4]
 80098b2:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80098b6:	69bb      	ldr	r3, [r7, #24]
 80098b8:	4610      	mov	r0, r2
 80098ba:	4619      	mov	r1, r3
 80098bc:	f04f 0200 	mov.w	r2, #0
 80098c0:	f7fe f9da 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80098c4:	f04f 000a 	mov.w	r0, #10
 80098c8:	f7fe fa66 	bl	8007d98 <DWC_UDELAY>

	/* Assert Restore signal */
	gpwrdn.d32 = 0;
 80098cc:	f04f 0300 	mov.w	r3, #0
 80098d0:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.restore = 1;
 80098d2:	69bb      	ldr	r3, [r7, #24]
 80098d4:	f043 0304 	orr.w	r3, r3, #4
 80098d8:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	685b      	ldr	r3, [r3, #4]
 80098de:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80098e2:	69bb      	ldr	r3, [r7, #24]
 80098e4:	4610      	mov	r0, r2
 80098e6:	f04f 0100 	mov.w	r1, #0
 80098ea:	461a      	mov	r2, r3
 80098ec:	f7fe f9c4 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80098f0:	f04f 000a 	mov.w	r0, #10
 80098f4:	f7fe fa50 	bl	8007d98 <DWC_UDELAY>

	/* Disable power clamps */
	gpwrdn.d32 = 0;
 80098f8:	f04f 0300 	mov.w	r3, #0
 80098fc:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.pwrdnclmp = 1;
 80098fe:	69bb      	ldr	r3, [r7, #24]
 8009900:	f043 0308 	orr.w	r3, r3, #8
 8009904:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	685b      	ldr	r3, [r3, #4]
 800990a:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800990e:	69bb      	ldr	r3, [r7, #24]
 8009910:	4610      	mov	r0, r2
 8009912:	4619      	mov	r1, r3
 8009914:	f04f 0200 	mov.w	r2, #0
 8009918:	f7fe f9ae 	bl	8007c78 <DWC_MODIFY_REG32>

	if (!rem_wakeup) {
 800991c:	68bb      	ldr	r3, [r7, #8]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d103      	bne.n	800992a <dwc_otg_host_hibernation_restore+0xce>
		dwc_udelay(50);
 8009922:	f04f 0032 	mov.w	r0, #50	; 0x32
 8009926:	f7fe fa37 	bl	8007d98 <DWC_UDELAY>
	}

	/* Deassert Reset core */
	gpwrdn.d32 = 0;
 800992a:	f04f 0300 	mov.w	r3, #0
 800992e:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.pwrdnrstn = 1;
 8009930:	69bb      	ldr	r3, [r7, #24]
 8009932:	f043 0310 	orr.w	r3, r3, #16
 8009936:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	685b      	ldr	r3, [r3, #4]
 800993c:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8009940:	69bb      	ldr	r3, [r7, #24]
 8009942:	4610      	mov	r0, r2
 8009944:	f04f 0100 	mov.w	r1, #0
 8009948:	461a      	mov	r2, r3
 800994a:	f7fe f995 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 800994e:	f04f 000a 	mov.w	r0, #10
 8009952:	f7fe fa21 	bl	8007d98 <DWC_UDELAY>

	/* Disable PMU interrupt */
	gpwrdn.d32 = 0;
 8009956:	f04f 0300 	mov.w	r3, #0
 800995a:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.pmuintsel = 1;
 800995c:	69bb      	ldr	r3, [r7, #24]
 800995e:	f043 0301 	orr.w	r3, r3, #1
 8009962:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	685b      	ldr	r3, [r3, #4]
 8009968:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800996c:	69bb      	ldr	r3, [r7, #24]
 800996e:	4610      	mov	r0, r2
 8009970:	4619      	mov	r1, r3
 8009972:	f04f 0200 	mov.w	r2, #0
 8009976:	f7fe f97f 	bl	8007c78 <DWC_MODIFY_REG32>

	gpwrdn.d32 = 0;
 800997a:	f04f 0300 	mov.w	r3, #0
 800997e:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.connect_det_msk = 1;
 8009980:	69bb      	ldr	r3, [r7, #24]
 8009982:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009986:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.srp_det_msk = 1;
 8009988:	69bb      	ldr	r3, [r7, #24]
 800998a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800998e:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.disconn_det_msk = 1;
 8009990:	69bb      	ldr	r3, [r7, #24]
 8009992:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009996:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.rst_det_msk = 1;
 8009998:	69bb      	ldr	r3, [r7, #24]
 800999a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800999e:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.lnstchng_msk = 1;
 80099a0:	69bb      	ldr	r3, [r7, #24]
 80099a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80099a6:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	685b      	ldr	r3, [r3, #4]
 80099ac:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80099b0:	69bb      	ldr	r3, [r7, #24]
 80099b2:	4610      	mov	r0, r2
 80099b4:	4619      	mov	r1, r3
 80099b6:	f04f 0200 	mov.w	r2, #0
 80099ba:	f7fe f95d 	bl	8007c78 <DWC_MODIFY_REG32>

	/* Indicates that we are going out from hibernation */
	core_if->hibernation_suspend = 0;
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	f04f 0200 	mov.w	r2, #0
 80099c4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	/* Set Restore Essential Regs bit in PCGCCTL register */
	restore_essential_regs(core_if, rem_wakeup, 1);
 80099c8:	68f8      	ldr	r0, [r7, #12]
 80099ca:	68b9      	ldr	r1, [r7, #8]
 80099cc:	f04f 0201 	mov.w	r2, #1
 80099d0:	f000 fd26 	bl	800a420 <restore_essential_regs>

	/* Wait a little for seeing new value of variable hibernation_suspend if
	 * Restore done interrupt received before polling */
	dwc_udelay(10);
 80099d4:	f04f 000a 	mov.w	r0, #10
 80099d8:	f7fe f9de 	bl	8007d98 <DWC_UDELAY>

	if (core_if->hibernation_suspend == 0) {
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d12a      	bne.n	8009a3c <dwc_otg_host_hibernation_restore+0x1e0>
		/* Wait For Restore_done Interrupt. This mechanism of polling the
		 * interrupt is introduced to avoid any possible race conditions
		 */
		do {
			gintsts_data_t gintsts;
			gintsts.d32 = DWC_READ_REG32(&core_if->core_global_regs->gintsts);
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	685b      	ldr	r3, [r3, #4]
 80099ea:	f103 0314 	add.w	r3, r3, #20
 80099ee:	4618      	mov	r0, r3
 80099f0:	f7fe f928 	bl	8007c44 <DWC_READ_REG32>
 80099f4:	4603      	mov	r3, r0
 80099f6:	613b      	str	r3, [r7, #16]
			if (gintsts.b.restoredone) {
 80099f8:	7cbb      	ldrb	r3, [r7, #18]
 80099fa:	f003 0301 	and.w	r3, r3, #1
 80099fe:	b2db      	uxtb	r3, r3
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d010      	beq.n	8009a26 <dwc_otg_host_hibernation_restore+0x1ca>
				gintsts.d32 = 0;
 8009a04:	f04f 0300 	mov.w	r3, #0
 8009a08:	613b      	str	r3, [r7, #16]
				gintsts.b.restoredone = 1;
 8009a0a:	693b      	ldr	r3, [r7, #16]
 8009a0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009a10:	613b      	str	r3, [r7, #16]
         		DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	685b      	ldr	r3, [r3, #4]
 8009a16:	f103 0214 	add.w	r2, r3, #20
 8009a1a:	693b      	ldr	r3, [r7, #16]
 8009a1c:	4610      	mov	r0, r2
 8009a1e:	4619      	mov	r1, r3
 8009a20:	f7fe f91c 	bl	8007c5c <DWC_WRITE_REG32>
 8009a24:	e00a      	b.n	8009a3c <dwc_otg_host_hibernation_restore+0x1e0>
				DWC_DEBUGPL(DBG_HCD,"Restore Done Interrupt seen\n");	
				break;
			}
			dwc_udelay(10);
 8009a26:	f04f 000a 	mov.w	r0, #10
 8009a2a:	f7fe f9b5 	bl	8007d98 <DWC_UDELAY>
		} while (--timeout);
 8009a2e:	69fb      	ldr	r3, [r7, #28]
 8009a30:	f103 33ff 	add.w	r3, r3, #4294967295
 8009a34:	61fb      	str	r3, [r7, #28]
 8009a36:	69fb      	ldr	r3, [r7, #28]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d1d4      	bne.n	80099e6 <dwc_otg_host_hibernation_restore+0x18a>
			DWC_WARN("Restore Done interrupt wasn't generated\n");
		}
	}

	/* Set the flag's value to 0 again after receiving restore done interrupt */
	core_if->hibernation_suspend = 0;
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	f04f 0200 	mov.w	r2, #0
 8009a42:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	/* This step is not described in functional spec but if not wait for this
	 * delay, mismatch interrupts occurred because just after restore core is
	 * in Device mode(gintsts.curmode == 0) */
	dwc_mdelay(100);
 8009a46:	f04f 0064 	mov.w	r0, #100	; 0x64
 8009a4a:	f7fe f9c7 	bl	8007ddc <DWC_MDELAY>

	/* Clear all pending interrupts */
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	685b      	ldr	r3, [r3, #4]
 8009a52:	f103 0314 	add.w	r3, r3, #20
 8009a56:	4618      	mov	r0, r3
 8009a58:	f04f 31ff 	mov.w	r1, #4294967295
 8009a5c:	f7fe f8fe 	bl	8007c5c <DWC_WRITE_REG32>

	/* De-assert Restore */
	gpwrdn.d32 = 0;
 8009a60:	f04f 0300 	mov.w	r3, #0
 8009a64:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.restore = 1;
 8009a66:	69bb      	ldr	r3, [r7, #24]
 8009a68:	f043 0304 	orr.w	r3, r3, #4
 8009a6c:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	685b      	ldr	r3, [r3, #4]
 8009a72:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8009a76:	69bb      	ldr	r3, [r7, #24]
 8009a78:	4610      	mov	r0, r2
 8009a7a:	4619      	mov	r1, r3
 8009a7c:	f04f 0200 	mov.w	r2, #0
 8009a80:	f7fe f8fa 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8009a84:	f04f 000a 	mov.w	r0, #10
 8009a88:	f7fe f986 	bl	8007d98 <DWC_UDELAY>

	/* Restore GUSBCFG and HCFG */
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg,
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	685b      	ldr	r3, [r3, #4]
 8009a90:	f103 020c 	add.w	r2, r3, #12
			core_if->gr_backup->gusbcfg_local);
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
	gpwrdn.b.restore = 1;
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
	dwc_udelay(10);

	/* Restore GUSBCFG and HCFG */
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg,
 8009a9a:	68db      	ldr	r3, [r3, #12]
 8009a9c:	4610      	mov	r0, r2
 8009a9e:	4619      	mov	r1, r3
 8009aa0:	f7fe f8dc 	bl	8007c5c <DWC_WRITE_REG32>
			core_if->gr_backup->gusbcfg_local);
	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hcfg,
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	68db      	ldr	r3, [r3, #12]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	461a      	mov	r2, r3
			core_if->hr_backup->hcfg_local);
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
	dwc_udelay(10);

	/* Restore GUSBCFG and HCFG */
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg,
			core_if->gr_backup->gusbcfg_local);
	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hcfg,
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	4610      	mov	r0, r2
 8009ab6:	4619      	mov	r1, r3
 8009ab8:	f7fe f8d0 	bl	8007c5c <DWC_WRITE_REG32>
			core_if->hr_backup->hcfg_local);

	/* De-assert Wakeup Logic */
	gpwrdn.d32 = 0;
 8009abc:	f04f 0300 	mov.w	r3, #0
 8009ac0:	61bb      	str	r3, [r7, #24]
	gpwrdn.b.pmuactv = 1;
 8009ac2:	69bb      	ldr	r3, [r7, #24]
 8009ac4:	f043 0302 	orr.w	r3, r3, #2
 8009ac8:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	685b      	ldr	r3, [r3, #4]
 8009ace:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8009ad2:	69bb      	ldr	r3, [r7, #24]
 8009ad4:	4610      	mov	r0, r2
 8009ad6:	4619      	mov	r1, r3
 8009ad8:	f04f 0200 	mov.w	r2, #0
 8009adc:	f7fe f8cc 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8009ae0:	f04f 000a 	mov.w	r0, #10
 8009ae4:	f7fe f958 	bl	8007d98 <DWC_UDELAY>

	/* Start the Resume operation by programming HPRT0 */
	hprt0.d32 = core_if->hr_backup->hprt0_local;
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009af0:	617b      	str	r3, [r7, #20]
	hprt0.b.prtpwr = 1;
 8009af2:	697b      	ldr	r3, [r7, #20]
 8009af4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009af8:	617b      	str	r3, [r7, #20]
	hprt0.b.prtena = 0;
 8009afa:	697b      	ldr	r3, [r7, #20]
 8009afc:	f36f 0382 	bfc	r3, #2, #1
 8009b00:	617b      	str	r3, [r7, #20]
	hprt0.b.prtsusp = 0;
 8009b02:	697b      	ldr	r3, [r7, #20]
 8009b04:	f36f 13c7 	bfc	r3, #7, #1
 8009b08:	617b      	str	r3, [r7, #20]
	DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	68db      	ldr	r3, [r3, #12]
 8009b0e:	685a      	ldr	r2, [r3, #4]
 8009b10:	697b      	ldr	r3, [r7, #20]
 8009b12:	4610      	mov	r0, r2
 8009b14:	4619      	mov	r1, r3
 8009b16:	f7fe f8a1 	bl	8007c5c <DWC_WRITE_REG32>

	DWC_PRINTF("Resume Starts Now\n");
	if (!reset) {		// Indicates it is Resume Operation
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d130      	bne.n	8009b82 <dwc_otg_host_hibernation_restore+0x326>
		hprt0.d32 = core_if->hr_backup->hprt0_local;
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b28:	617b      	str	r3, [r7, #20]
		hprt0.b.prtres = 1;
 8009b2a:	697b      	ldr	r3, [r7, #20]
 8009b2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b30:	617b      	str	r3, [r7, #20]
		hprt0.b.prtpwr = 1;
 8009b32:	697b      	ldr	r3, [r7, #20]
 8009b34:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009b38:	617b      	str	r3, [r7, #20]
		hprt0.b.prtena = 0;
 8009b3a:	697b      	ldr	r3, [r7, #20]
 8009b3c:	f36f 0382 	bfc	r3, #2, #1
 8009b40:	617b      	str	r3, [r7, #20]
		hprt0.b.prtsusp = 0;
 8009b42:	697b      	ldr	r3, [r7, #20]
 8009b44:	f36f 13c7 	bfc	r3, #7, #1
 8009b48:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	68db      	ldr	r3, [r3, #12]
 8009b4e:	685a      	ldr	r2, [r3, #4]
 8009b50:	697b      	ldr	r3, [r7, #20]
 8009b52:	4610      	mov	r0, r2
 8009b54:	4619      	mov	r1, r3
 8009b56:	f7fe f881 	bl	8007c5c <DWC_WRITE_REG32>

		if (!rem_wakeup)
 8009b5a:	68bb      	ldr	r3, [r7, #8]
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d103      	bne.n	8009b68 <dwc_otg_host_hibernation_restore+0x30c>
			hprt0.b.prtres = 0;
 8009b60:	697b      	ldr	r3, [r7, #20]
 8009b62:	f36f 1386 	bfc	r3, #6, #1
 8009b66:	617b      	str	r3, [r7, #20]
		/* Wait for Resume time and then program HPRT again */
		dwc_mdelay(100);
 8009b68:	f04f 0064 	mov.w	r0, #100	; 0x64
 8009b6c:	f7fe f936 	bl	8007ddc <DWC_MDELAY>
		DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	68db      	ldr	r3, [r3, #12]
 8009b74:	685a      	ldr	r2, [r3, #4]
 8009b76:	697b      	ldr	r3, [r7, #20]
 8009b78:	4610      	mov	r0, r2
 8009b7a:	4619      	mov	r1, r3
 8009b7c:	f7fe f86e 	bl	8007c5c <DWC_WRITE_REG32>
 8009b80:	e02c      	b.n	8009bdc <dwc_otg_host_hibernation_restore+0x380>

	} else {		// Indicates it is Reset Operation
		hprt0.d32 = core_if->hr_backup->hprt0_local;
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b8a:	617b      	str	r3, [r7, #20]
		hprt0.b.prtrst = 1;
 8009b8c:	697b      	ldr	r3, [r7, #20]
 8009b8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009b92:	617b      	str	r3, [r7, #20]
		hprt0.b.prtpwr = 1;
 8009b94:	697b      	ldr	r3, [r7, #20]
 8009b96:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009b9a:	617b      	str	r3, [r7, #20]
		hprt0.b.prtena = 0;
 8009b9c:	697b      	ldr	r3, [r7, #20]
 8009b9e:	f36f 0382 	bfc	r3, #2, #1
 8009ba2:	617b      	str	r3, [r7, #20]
		hprt0.b.prtsusp = 0;
 8009ba4:	697b      	ldr	r3, [r7, #20]
 8009ba6:	f36f 13c7 	bfc	r3, #7, #1
 8009baa:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	68db      	ldr	r3, [r3, #12]
 8009bb0:	685a      	ldr	r2, [r3, #4]
 8009bb2:	697b      	ldr	r3, [r7, #20]
 8009bb4:	4610      	mov	r0, r2
 8009bb6:	4619      	mov	r1, r3
 8009bb8:	f7fe f850 	bl	8007c5c <DWC_WRITE_REG32>
		/* Wait for Reset time and then program HPRT again */
		dwc_mdelay(60);
 8009bbc:	f04f 003c 	mov.w	r0, #60	; 0x3c
 8009bc0:	f7fe f90c 	bl	8007ddc <DWC_MDELAY>
		hprt0.b.prtrst = 0;
 8009bc4:	697b      	ldr	r3, [r7, #20]
 8009bc6:	f36f 2308 	bfc	r3, #8, #1
 8009bca:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	68db      	ldr	r3, [r3, #12]
 8009bd0:	685a      	ldr	r2, [r3, #4]
 8009bd2:	697b      	ldr	r3, [r7, #20]
 8009bd4:	4610      	mov	r0, r2
 8009bd6:	4619      	mov	r1, r3
 8009bd8:	f7fe f840 	bl	8007c5c <DWC_WRITE_REG32>
	}
	/* Clear all interrupt status */
	hprt0.d32 = dwc_otg_read_hprt0(core_if);
 8009bdc:	68f8      	ldr	r0, [r7, #12]
 8009bde:	f7ff f9e7 	bl	8008fb0 <dwc_otg_read_hprt0>
 8009be2:	4603      	mov	r3, r0
 8009be4:	617b      	str	r3, [r7, #20]
	hprt0.b.prtconndet = 1;
 8009be6:	697b      	ldr	r3, [r7, #20]
 8009be8:	f043 0302 	orr.w	r3, r3, #2
 8009bec:	617b      	str	r3, [r7, #20]
	hprt0.b.prtenchng = 1;
 8009bee:	697b      	ldr	r3, [r7, #20]
 8009bf0:	f043 0308 	orr.w	r3, r3, #8
 8009bf4:	617b      	str	r3, [r7, #20]
	DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	68db      	ldr	r3, [r3, #12]
 8009bfa:	685a      	ldr	r2, [r3, #4]
 8009bfc:	697b      	ldr	r3, [r7, #20]
 8009bfe:	4610      	mov	r0, r2
 8009c00:	4619      	mov	r1, r3
 8009c02:	f7fe f82b 	bl	8007c5c <DWC_WRITE_REG32>

	/* Clear all pending interupts */
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	685b      	ldr	r3, [r3, #4]
 8009c0a:	f103 0314 	add.w	r3, r3, #20
 8009c0e:	4618      	mov	r0, r3
 8009c10:	f04f 31ff 	mov.w	r1, #4294967295
 8009c14:	f7fe f822 	bl	8007c5c <DWC_WRITE_REG32>

	/* Restore global registers */
	dwc_otg_restore_global_regs(core_if);
 8009c18:	68f8      	ldr	r0, [r7, #12]
 8009c1a:	f000 fa41 	bl	800a0a0 <dwc_otg_restore_global_regs>
	/* Restore host global registers */
	dwc_otg_restore_host_regs(core_if, reset);
 8009c1e:	68f8      	ldr	r0, [r7, #12]
 8009c20:	6879      	ldr	r1, [r7, #4]
 8009c22:	f000 fb95 	bl	800a350 <dwc_otg_restore_host_regs>

	/* The core will be in ON STATE */
	core_if->lx_state = DWC_OTG_L0;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	f04f 0200 	mov.w	r2, #0
 8009c2c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	DWC_PRINTF("Hibernation recovery is complete here\n");
	return 0;
 8009c30:	f04f 0300 	mov.w	r3, #0
}
 8009c34:	4618      	mov	r0, r3
 8009c36:	f107 0720 	add.w	r7, r7, #32
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	bd80      	pop	{r7, pc}
 8009c3e:	bf00      	nop

08009c40 <dwc_otg_save_global_regs>:

/** Saves some register values into system memory. */
int dwc_otg_save_global_regs(dwc_otg_core_if_t * core_if)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b084      	sub	sp, #16
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
	struct dwc_otg_global_regs_backup *gr;
	int i;

	gr = core_if->gr_backup;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009c4e:	60fb      	str	r3, [r7, #12]
	if (!gr) {
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d112      	bne.n	8009c7c <dwc_otg_save_global_regs+0x3c>
		gr = DWC_ALLOC(sizeof(*gr));
 8009c56:	f04f 0000 	mov.w	r0, #0
 8009c5a:	f04f 014c 	mov.w	r1, #76	; 0x4c
 8009c5e:	f7fd fec3 	bl	80079e8 <__DWC_ALLOC>
 8009c62:	60f8      	str	r0, [r7, #12]
		if (!gr) {
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d104      	bne.n	8009c74 <dwc_otg_save_global_regs+0x34>
			return -DWC_E_NO_MEMORY;
 8009c6a:	f64f 4316 	movw	r3, #64534	; 0xfc16
 8009c6e:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8009c72:	e084      	b.n	8009d7e <dwc_otg_save_global_regs+0x13e>
		}
		core_if->gr_backup = gr;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	68fa      	ldr	r2, [r7, #12]
 8009c78:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	}

	gr->gotgctl_local = DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	685b      	ldr	r3, [r3, #4]
 8009c80:	4618      	mov	r0, r3
 8009c82:	f7fd ffdf 	bl	8007c44 <DWC_READ_REG32>
 8009c86:	4602      	mov	r2, r0
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	601a      	str	r2, [r3, #0]
	gr->gintmsk_local = DWC_READ_REG32(&core_if->core_global_regs->gintmsk);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	685b      	ldr	r3, [r3, #4]
 8009c90:	f103 0318 	add.w	r3, r3, #24
 8009c94:	4618      	mov	r0, r3
 8009c96:	f7fd ffd5 	bl	8007c44 <DWC_READ_REG32>
 8009c9a:	4602      	mov	r2, r0
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	605a      	str	r2, [r3, #4]
	gr->gahbcfg_local = DWC_READ_REG32(&core_if->core_global_regs->gahbcfg);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	685b      	ldr	r3, [r3, #4]
 8009ca4:	f103 0308 	add.w	r3, r3, #8
 8009ca8:	4618      	mov	r0, r3
 8009caa:	f7fd ffcb 	bl	8007c44 <DWC_READ_REG32>
 8009cae:	4602      	mov	r2, r0
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	609a      	str	r2, [r3, #8]
	gr->gusbcfg_local = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	685b      	ldr	r3, [r3, #4]
 8009cb8:	f103 030c 	add.w	r3, r3, #12
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	f7fd ffc1 	bl	8007c44 <DWC_READ_REG32>
 8009cc2:	4602      	mov	r2, r0
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	60da      	str	r2, [r3, #12]
	gr->grxfsiz_local = DWC_READ_REG32(&core_if->core_global_regs->grxfsiz);
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	685b      	ldr	r3, [r3, #4]
 8009ccc:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	f7fd ffb7 	bl	8007c44 <DWC_READ_REG32>
 8009cd6:	4602      	mov	r2, r0
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	611a      	str	r2, [r3, #16]
	gr->gnptxfsiz_local = DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz);
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	685b      	ldr	r3, [r3, #4]
 8009ce0:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	f7fd ffad 	bl	8007c44 <DWC_READ_REG32>
 8009cea:	4602      	mov	r2, r0
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	615a      	str	r2, [r3, #20]
	gr->hptxfsiz_local = DWC_READ_REG32(&core_if->core_global_regs->hptxfsiz);
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	685b      	ldr	r3, [r3, #4]
 8009cf4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	f7fd ffa3 	bl	8007c44 <DWC_READ_REG32>
 8009cfe:	4602      	mov	r2, r0
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	61da      	str	r2, [r3, #28]
#ifdef CONFIG_USB_DWC_OTG_LPM
	gr->glpmcfg_local = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
#endif
	gr->gi2cctl_local = DWC_READ_REG32(&core_if->core_global_regs->gi2cctl);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	685b      	ldr	r3, [r3, #4]
 8009d08:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8009d0c:	4618      	mov	r0, r3
 8009d0e:	f7fd ff99 	bl	8007c44 <DWC_READ_REG32>
 8009d12:	4602      	mov	r2, r0
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	619a      	str	r2, [r3, #24]
	gr->pcgcctl_local = DWC_READ_REG32(core_if->pcgcctl);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	69db      	ldr	r3, [r3, #28]
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	f7fd ff91 	bl	8007c44 <DWC_READ_REG32>
 8009d22:	4602      	mov	r2, r0
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	621a      	str	r2, [r3, #32]
	gr->gdfifocfg_local =
	    DWC_READ_REG32(&core_if->core_global_regs->gdfifocfg);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	685b      	ldr	r3, [r3, #4]
 8009d2c:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 8009d30:	4618      	mov	r0, r3
 8009d32:	f7fd ff87 	bl	8007c44 <DWC_READ_REG32>
 8009d36:	4602      	mov	r2, r0
#ifdef CONFIG_USB_DWC_OTG_LPM
	gr->glpmcfg_local = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
#endif
	gr->gi2cctl_local = DWC_READ_REG32(&core_if->core_global_regs->gi2cctl);
	gr->pcgcctl_local = DWC_READ_REG32(core_if->pcgcctl);
	gr->gdfifocfg_local =
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	625a      	str	r2, [r3, #36]	; 0x24
	    DWC_READ_REG32(&core_if->core_global_regs->gdfifocfg);
	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 8009d3c:	f04f 0300 	mov.w	r3, #0
 8009d40:	60bb      	str	r3, [r7, #8]
 8009d42:	e017      	b.n	8009d74 <dwc_otg_save_global_regs+0x134>
		gr->dtxfsiz_local[i] =
		    DWC_READ_REG32(&(core_if->core_global_regs->dtxfsiz[i]));
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	685a      	ldr	r2, [r3, #4]
 8009d48:	68bb      	ldr	r3, [r7, #8]
 8009d4a:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8009d4e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009d52:	18d3      	adds	r3, r2, r3
 8009d54:	f103 0304 	add.w	r3, r3, #4
 8009d58:	4618      	mov	r0, r3
 8009d5a:	f7fd ff73 	bl	8007c44 <DWC_READ_REG32>
 8009d5e:	4601      	mov	r1, r0
	gr->gi2cctl_local = DWC_READ_REG32(&core_if->core_global_regs->gi2cctl);
	gr->pcgcctl_local = DWC_READ_REG32(core_if->pcgcctl);
	gr->gdfifocfg_local =
	    DWC_READ_REG32(&core_if->core_global_regs->gdfifocfg);
	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		gr->dtxfsiz_local[i] =
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	68ba      	ldr	r2, [r7, #8]
 8009d64:	f102 020a 	add.w	r2, r2, #10
 8009d68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
#endif
	gr->gi2cctl_local = DWC_READ_REG32(&core_if->core_global_regs->gi2cctl);
	gr->pcgcctl_local = DWC_READ_REG32(core_if->pcgcctl);
	gr->gdfifocfg_local =
	    DWC_READ_REG32(&core_if->core_global_regs->gdfifocfg);
	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 8009d6c:	68bb      	ldr	r3, [r7, #8]
 8009d6e:	f103 0301 	add.w	r3, r3, #1
 8009d72:	60bb      	str	r3, [r7, #8]
 8009d74:	68bb      	ldr	r3, [r7, #8]
 8009d76:	2b07      	cmp	r3, #7
 8009d78:	dde4      	ble.n	8009d44 <dwc_otg_save_global_regs+0x104>
#endif
	DWC_DEBUGPL(DBG_ANY, "Backed up gi2cctl   = %08x\n", gr->gi2cctl_local);
	DWC_DEBUGPL(DBG_ANY, "Backed up pcgcctl   = %08x\n", gr->pcgcctl_local);
	DWC_DEBUGPL(DBG_ANY,"Backed up gdfifocfg   = %08x\n",gr->gdfifocfg_local);

	return 0;
 8009d7a:	f04f 0300 	mov.w	r3, #0
}
 8009d7e:	4618      	mov	r0, r3
 8009d80:	f107 0710 	add.w	r7, r7, #16
 8009d84:	46bd      	mov	sp, r7
 8009d86:	bd80      	pop	{r7, pc}

08009d88 <dwc_otg_save_gintmsk_reg>:

/** Saves GINTMSK register before setting the msk bits. */
int dwc_otg_save_gintmsk_reg(dwc_otg_core_if_t * core_if)
{
 8009d88:	b580      	push	{r7, lr}
 8009d8a:	b084      	sub	sp, #16
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
	struct dwc_otg_global_regs_backup *gr;

	gr = core_if->gr_backup;
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009d96:	60fb      	str	r3, [r7, #12]
	if (!gr) {
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d112      	bne.n	8009dc4 <dwc_otg_save_gintmsk_reg+0x3c>
		gr = DWC_ALLOC(sizeof(*gr));
 8009d9e:	f04f 0000 	mov.w	r0, #0
 8009da2:	f04f 014c 	mov.w	r1, #76	; 0x4c
 8009da6:	f7fd fe1f 	bl	80079e8 <__DWC_ALLOC>
 8009daa:	60f8      	str	r0, [r7, #12]
		if (!gr) {
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d104      	bne.n	8009dbc <dwc_otg_save_gintmsk_reg+0x34>
			return -DWC_E_NO_MEMORY;
 8009db2:	f64f 4316 	movw	r3, #64534	; 0xfc16
 8009db6:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8009dba:	e00f      	b.n	8009ddc <dwc_otg_save_gintmsk_reg+0x54>
		}
		core_if->gr_backup = gr;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	68fa      	ldr	r2, [r7, #12]
 8009dc0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	}

	gr->gintmsk_local = DWC_READ_REG32(&core_if->core_global_regs->gintmsk);
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	685b      	ldr	r3, [r3, #4]
 8009dc8:	f103 0318 	add.w	r3, r3, #24
 8009dcc:	4618      	mov	r0, r3
 8009dce:	f7fd ff39 	bl	8007c44 <DWC_READ_REG32>
 8009dd2:	4602      	mov	r2, r0
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	605a      	str	r2, [r3, #4]

	DWC_DEBUGPL(DBG_ANY,"=============Backing GINTMSK registers============\n");
	DWC_DEBUGPL(DBG_ANY, "Backed up gintmsk   = %08x\n", gr->gintmsk_local);

	return 0;
 8009dd8:	f04f 0300 	mov.w	r3, #0
}
 8009ddc:	4618      	mov	r0, r3
 8009dde:	f107 0710 	add.w	r7, r7, #16
 8009de2:	46bd      	mov	sp, r7
 8009de4:	bd80      	pop	{r7, pc}
 8009de6:	bf00      	nop

08009de8 <dwc_otg_save_dev_regs>:

int dwc_otg_save_dev_regs(dwc_otg_core_if_t * core_if)
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b084      	sub	sp, #16
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
	struct dwc_otg_dev_regs_backup *dr;
	int i;

	dr = core_if->dr_backup;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009df6:	60fb      	str	r3, [r7, #12]
	if (!dr) {
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d112      	bne.n	8009e24 <dwc_otg_save_dev_regs+0x3c>
		dr = DWC_ALLOC(sizeof(*dr));
 8009dfe:	f04f 0000 	mov.w	r0, #0
 8009e02:	f04f 0194 	mov.w	r1, #148	; 0x94
 8009e06:	f7fd fdef 	bl	80079e8 <__DWC_ALLOC>
 8009e0a:	60f8      	str	r0, [r7, #12]
		if (!dr) {
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d104      	bne.n	8009e1c <dwc_otg_save_dev_regs+0x34>
			return -DWC_E_NO_MEMORY;
 8009e12:	f64f 4316 	movw	r3, #64534	; 0xfc16
 8009e16:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8009e1a:	e0be      	b.n	8009f9a <dwc_otg_save_dev_regs+0x1b2>
		}
		core_if->dr_backup = dr;
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	68fa      	ldr	r2, [r7, #12]
 8009e20:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	}

	dr->dcfg = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	689b      	ldr	r3, [r3, #8]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	f7fd ff0a 	bl	8007c44 <DWC_READ_REG32>
 8009e30:	4602      	mov	r2, r0
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	601a      	str	r2, [r3, #0]
	dr->dctl = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dctl);
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	689b      	ldr	r3, [r3, #8]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	f103 0304 	add.w	r3, r3, #4
 8009e40:	4618      	mov	r0, r3
 8009e42:	f7fd feff 	bl	8007c44 <DWC_READ_REG32>
 8009e46:	4602      	mov	r2, r0
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	605a      	str	r2, [r3, #4]
	dr->daintmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	689b      	ldr	r3, [r3, #8]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	f103 031c 	add.w	r3, r3, #28
 8009e56:	4618      	mov	r0, r3
 8009e58:	f7fd fef4 	bl	8007c44 <DWC_READ_REG32>
 8009e5c:	4602      	mov	r2, r0
		core_if->dr_backup = dr;
	}

	dr->dcfg = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
	dr->dctl = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dctl);
	dr->daintmsk =
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	609a      	str	r2, [r3, #8]
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
	dr->diepmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->diepmsk);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	689b      	ldr	r3, [r3, #8]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	f103 0310 	add.w	r3, r3, #16
 8009e6c:	4618      	mov	r0, r3
 8009e6e:	f7fd fee9 	bl	8007c44 <DWC_READ_REG32>
 8009e72:	4602      	mov	r2, r0

	dr->dcfg = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
	dr->dctl = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dctl);
	dr->daintmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
	dr->diepmsk =
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	60da      	str	r2, [r3, #12]
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->diepmsk);
	dr->doepmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->doepmsk);
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	689b      	ldr	r3, [r3, #8]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	f103 0314 	add.w	r3, r3, #20
 8009e82:	4618      	mov	r0, r3
 8009e84:	f7fd fede 	bl	8007c44 <DWC_READ_REG32>
 8009e88:	4602      	mov	r2, r0
	dr->dctl = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dctl);
	dr->daintmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
	dr->diepmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->diepmsk);
	dr->doepmsk =
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	611a      	str	r2, [r3, #16]
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->doepmsk);

	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 8009e8e:	f04f 0300 	mov.w	r3, #0
 8009e92:	60bb      	str	r3, [r7, #8]
 8009e94:	e040      	b.n	8009f18 <dwc_otg_save_dev_regs+0x130>
		dr->diepctl[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl);
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	689a      	ldr	r2, [r3, #8]
 8009e9a:	68bb      	ldr	r3, [r7, #8]
 8009e9c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009ea0:	18d3      	adds	r3, r2, r3
 8009ea2:	685b      	ldr	r3, [r3, #4]
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	f7fd fecd 	bl	8007c44 <DWC_READ_REG32>
 8009eaa:	4602      	mov	r2, r0
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->diepmsk);
	dr->doepmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->doepmsk);

	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
		dr->diepctl[i] =
 8009eac:	68f9      	ldr	r1, [r7, #12]
 8009eae:	68bb      	ldr	r3, [r7, #8]
 8009eb0:	f103 0304 	add.w	r3, r3, #4
 8009eb4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009eb8:	18cb      	adds	r3, r1, r3
 8009eba:	605a      	str	r2, [r3, #4]
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl);
		dr->dieptsiz[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	689a      	ldr	r2, [r3, #8]
 8009ec0:	68bb      	ldr	r3, [r7, #8]
 8009ec2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009ec6:	18d3      	adds	r3, r2, r3
 8009ec8:	685b      	ldr	r3, [r3, #4]
 8009eca:	f103 0310 	add.w	r3, r3, #16
 8009ece:	4618      	mov	r0, r3
 8009ed0:	f7fd feb8 	bl	8007c44 <DWC_READ_REG32>
 8009ed4:	4602      	mov	r2, r0
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->doepmsk);

	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
		dr->diepctl[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl);
		dr->dieptsiz[i] =
 8009ed6:	68f9      	ldr	r1, [r7, #12]
 8009ed8:	68bb      	ldr	r3, [r7, #8]
 8009eda:	f103 030c 	add.w	r3, r3, #12
 8009ede:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009ee2:	18cb      	adds	r3, r1, r3
 8009ee4:	605a      	str	r2, [r3, #4]
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz);
		dr->diepdma[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepdma);
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	689a      	ldr	r2, [r3, #8]
 8009eea:	68bb      	ldr	r3, [r7, #8]
 8009eec:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009ef0:	18d3      	adds	r3, r2, r3
 8009ef2:	685b      	ldr	r3, [r3, #4]
 8009ef4:	f103 0314 	add.w	r3, r3, #20
 8009ef8:	4618      	mov	r0, r3
 8009efa:	f7fd fea3 	bl	8007c44 <DWC_READ_REG32>
 8009efe:	4602      	mov	r2, r0
	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
		dr->diepctl[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl);
		dr->dieptsiz[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz);
		dr->diepdma[i] =
 8009f00:	68f9      	ldr	r1, [r7, #12]
 8009f02:	68bb      	ldr	r3, [r7, #8]
 8009f04:	f103 0314 	add.w	r3, r3, #20
 8009f08:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009f0c:	18cb      	adds	r3, r1, r3
 8009f0e:	605a      	str	r2, [r3, #4]
	dr->diepmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->diepmsk);
	dr->doepmsk =
	    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->doepmsk);

	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 8009f10:	68bb      	ldr	r3, [r7, #8]
 8009f12:	f103 0301 	add.w	r3, r3, #1
 8009f16:	60bb      	str	r3, [r7, #8]
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	689b      	ldr	r3, [r3, #8]
 8009f1c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009f20:	461a      	mov	r2, r3
 8009f22:	68bb      	ldr	r3, [r7, #8]
 8009f24:	429a      	cmp	r2, r3
 8009f26:	dcb6      	bgt.n	8009e96 <dwc_otg_save_dev_regs+0xae>
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz);
		dr->diepdma[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepdma);
	}

	for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 8009f28:	f04f 0300 	mov.w	r3, #0
 8009f2c:	60bb      	str	r3, [r7, #8]
 8009f2e:	e01a      	b.n	8009f66 <dwc_otg_save_dev_regs+0x17e>
		dr->doepfn[i] =
		    DWC_READ_REG32(&core_if->dev_if->out_ep_regs[i]->doepfn);
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	689a      	ldr	r2, [r3, #8]
 8009f34:	68bb      	ldr	r3, [r7, #8]
 8009f36:	f103 0308 	add.w	r3, r3, #8
 8009f3a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009f3e:	18d3      	adds	r3, r2, r3
 8009f40:	685b      	ldr	r3, [r3, #4]
 8009f42:	f103 0304 	add.w	r3, r3, #4
 8009f46:	4618      	mov	r0, r3
 8009f48:	f7fd fe7c 	bl	8007c44 <DWC_READ_REG32>
 8009f4c:	4602      	mov	r2, r0
		dr->diepdma[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepdma);
	}

	for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
		dr->doepfn[i] =
 8009f4e:	68f9      	ldr	r1, [r7, #12]
 8009f50:	68bb      	ldr	r3, [r7, #8]
 8009f52:	f103 031c 	add.w	r3, r3, #28
 8009f56:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8009f5a:	18cb      	adds	r3, r1, r3
 8009f5c:	605a      	str	r2, [r3, #4]
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz);
		dr->diepdma[i] =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepdma);
	}

	for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 8009f5e:	68bb      	ldr	r3, [r7, #8]
 8009f60:	f103 0301 	add.w	r3, r3, #1
 8009f64:	60bb      	str	r3, [r7, #8]
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	689b      	ldr	r3, [r3, #8]
 8009f6a:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8009f6e:	461a      	mov	r2, r3
 8009f70:	68bb      	ldr	r3, [r7, #8]
 8009f72:	429a      	cmp	r2, r3
 8009f74:	dcdc      	bgt.n	8009f30 <dwc_otg_save_dev_regs+0x148>
	DWC_DEBUGPL(DBG_ANY, "Backed up dctl        = %08x\n", dr->dctl);
	DWC_DEBUGPL(DBG_ANY, "Backed up daintmsk            = %08x\n",
		    dr->daintmsk);
	DWC_DEBUGPL(DBG_ANY, "Backed up diepmsk        = %08x\n", dr->diepmsk);
	DWC_DEBUGPL(DBG_ANY, "Backed up doepmsk        = %08x\n", dr->doepmsk);
	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 8009f76:	f04f 0300 	mov.w	r3, #0
 8009f7a:	60bb      	str	r3, [r7, #8]
 8009f7c:	e003      	b.n	8009f86 <dwc_otg_save_dev_regs+0x19e>
 8009f7e:	68bb      	ldr	r3, [r7, #8]
 8009f80:	f103 0301 	add.w	r3, r3, #1
 8009f84:	60bb      	str	r3, [r7, #8]
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	689b      	ldr	r3, [r3, #8]
 8009f8a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009f8e:	461a      	mov	r2, r3
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	429a      	cmp	r2, r3
 8009f94:	dcf3      	bgt.n	8009f7e <dwc_otg_save_dev_regs+0x196>
			    i, dr->dieptsiz[i]);
		DWC_DEBUGPL(DBG_ANY, "Backed up diepdma[%d]        = %08x\n", i,
			    dr->diepdma[i]);
	}

	return 0;
 8009f96:	f04f 0300 	mov.w	r3, #0
}
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	f107 0710 	add.w	r7, r7, #16
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	bd80      	pop	{r7, pc}

08009fa4 <dwc_otg_save_host_regs>:

int dwc_otg_save_host_regs(dwc_otg_core_if_t * core_if)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b084      	sub	sp, #16
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
	struct dwc_otg_host_regs_backup *hr;
	int i;

	hr = core_if->hr_backup;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009fb2:	60fb      	str	r3, [r7, #12]
	if (!hr) {
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d112      	bne.n	8009fe0 <dwc_otg_save_host_regs+0x3c>
		hr = DWC_ALLOC(sizeof(*hr));
 8009fba:	f04f 0000 	mov.w	r0, #0
 8009fbe:	f04f 0130 	mov.w	r1, #48	; 0x30
 8009fc2:	f7fd fd11 	bl	80079e8 <__DWC_ALLOC>
 8009fc6:	60f8      	str	r0, [r7, #12]
		if (!hr) {
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d104      	bne.n	8009fd8 <dwc_otg_save_host_regs+0x34>
			return -DWC_E_NO_MEMORY;
 8009fce:	f64f 4316 	movw	r3, #64534	; 0xfc16
 8009fd2:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8009fd6:	e05e      	b.n	800a096 <dwc_otg_save_host_regs+0xf2>
		}
		core_if->hr_backup = hr;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	68fa      	ldr	r2, [r7, #12]
 8009fdc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	}

	hr->hcfg_local =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	68db      	ldr	r3, [r3, #12]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	f7fd fe2c 	bl	8007c44 <DWC_READ_REG32>
 8009fec:	4602      	mov	r2, r0
			return -DWC_E_NO_MEMORY;
		}
		core_if->hr_backup = hr;
	}

	hr->hcfg_local =
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	601a      	str	r2, [r3, #0]
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
	hr->haintmsk_local =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->haintmsk);
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	68db      	ldr	r3, [r3, #12]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	f103 0318 	add.w	r3, r3, #24
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	f7fd fe21 	bl	8007c44 <DWC_READ_REG32>
 800a002:	4602      	mov	r2, r0
		core_if->hr_backup = hr;
	}

	hr->hcfg_local =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
	hr->haintmsk_local =
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	605a      	str	r2, [r3, #4]
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->haintmsk);
	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
 800a008:	f04f 0300 	mov.w	r3, #0
 800a00c:	60bb      	str	r3, [r7, #8]
 800a00e:	e016      	b.n	800a03e <dwc_otg_save_host_regs+0x9a>
		hr->hcintmsk_local[i] =
		    DWC_READ_REG32(&core_if->host_if->hc_regs[i]->hcintmsk);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	68db      	ldr	r3, [r3, #12]
 800a014:	68ba      	ldr	r2, [r7, #8]
 800a016:	f102 0202 	add.w	r2, r2, #2
 800a01a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a01e:	f103 030c 	add.w	r3, r3, #12
 800a022:	4618      	mov	r0, r3
 800a024:	f7fd fe0e 	bl	8007c44 <DWC_READ_REG32>
 800a028:	4601      	mov	r1, r0
	hr->hcfg_local =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
	hr->haintmsk_local =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->haintmsk);
	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
		hr->hcintmsk_local[i] =
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	68ba      	ldr	r2, [r7, #8]
 800a02e:	f102 0202 	add.w	r2, r2, #2
 800a032:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	hr->hcfg_local =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
	hr->haintmsk_local =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->haintmsk);
	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
 800a036:	68bb      	ldr	r3, [r7, #8]
 800a038:	f103 0301 	add.w	r3, r3, #1
 800a03c:	60bb      	str	r3, [r7, #8]
 800a03e:	6878      	ldr	r0, [r7, #4]
 800a040:	f004 ff3c 	bl	800eebc <dwc_otg_get_param_host_channels>
 800a044:	4602      	mov	r2, r0
 800a046:	68bb      	ldr	r3, [r7, #8]
 800a048:	429a      	cmp	r2, r3
 800a04a:	dce1      	bgt.n	800a010 <dwc_otg_save_host_regs+0x6c>
		hr->hcintmsk_local[i] =
		    DWC_READ_REG32(&core_if->host_if->hc_regs[i]->hcintmsk);
	}
	hr->hprt0_local = DWC_READ_REG32(core_if->host_if->hprt0);
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	68db      	ldr	r3, [r3, #12]
 800a050:	685b      	ldr	r3, [r3, #4]
 800a052:	4618      	mov	r0, r3
 800a054:	f7fd fdf6 	bl	8007c44 <DWC_READ_REG32>
 800a058:	4602      	mov	r2, r0
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	629a      	str	r2, [r3, #40]	; 0x28
	hr->hfir_local =
	    DWC_READ_REG32(&core_if->host_if->host_global_regs->hfir);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	68db      	ldr	r3, [r3, #12]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	f103 0304 	add.w	r3, r3, #4
 800a068:	4618      	mov	r0, r3
 800a06a:	f7fd fdeb 	bl	8007c44 <DWC_READ_REG32>
 800a06e:	4602      	mov	r2, r0
	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
		hr->hcintmsk_local[i] =
		    DWC_READ_REG32(&core_if->host_if->hc_regs[i]->hcintmsk);
	}
	hr->hprt0_local = DWC_READ_REG32(core_if->host_if->hprt0);
	hr->hfir_local =
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	62da      	str	r2, [r3, #44]	; 0x2c
	DWC_DEBUGPL(DBG_ANY,
		    "=============Backing Host registers===============\n");
	DWC_DEBUGPL(DBG_ANY, "Backed up hcfg		= %08x\n",
		    hr->hcfg_local);
	DWC_DEBUGPL(DBG_ANY, "Backed up haintmsk = %08x\n", hr->haintmsk_local);
	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
 800a074:	f04f 0300 	mov.w	r3, #0
 800a078:	60bb      	str	r3, [r7, #8]
 800a07a:	e003      	b.n	800a084 <dwc_otg_save_host_regs+0xe0>
 800a07c:	68bb      	ldr	r3, [r7, #8]
 800a07e:	f103 0301 	add.w	r3, r3, #1
 800a082:	60bb      	str	r3, [r7, #8]
 800a084:	6878      	ldr	r0, [r7, #4]
 800a086:	f004 ff19 	bl	800eebc <dwc_otg_get_param_host_channels>
 800a08a:	4602      	mov	r2, r0
 800a08c:	68bb      	ldr	r3, [r7, #8]
 800a08e:	429a      	cmp	r2, r3
 800a090:	dcf4      	bgt.n	800a07c <dwc_otg_save_host_regs+0xd8>
	DWC_DEBUGPL(DBG_ANY, "Backed up hprt0           = %08x\n",
		    hr->hprt0_local);
	DWC_DEBUGPL(DBG_ANY, "Backed up hfir           = %08x\n",
		    hr->hfir_local);

	return 0;
 800a092:	f04f 0300 	mov.w	r3, #0
}
 800a096:	4618      	mov	r0, r3
 800a098:	f107 0710 	add.w	r7, r7, #16
 800a09c:	46bd      	mov	sp, r7
 800a09e:	bd80      	pop	{r7, pc}

0800a0a0 <dwc_otg_restore_global_regs>:

int dwc_otg_restore_global_regs(dwc_otg_core_if_t *core_if)
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b084      	sub	sp, #16
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
	struct dwc_otg_global_regs_backup *gr;
	int i;

	gr = core_if->gr_backup;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a0ae:	60bb      	str	r3, [r7, #8]
	if (!gr) {
 800a0b0:	68bb      	ldr	r3, [r7, #8]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d102      	bne.n	800a0bc <dwc_otg_restore_global_regs+0x1c>
		return -DWC_E_INVALID;
 800a0b6:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800a0ba:	e08a      	b.n	800a1d2 <dwc_otg_restore_global_regs+0x132>
	}
   
	DWC_WRITE_REG32(&core_if->core_global_regs->gotgctl, gr->gotgctl_local);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	685b      	ldr	r3, [r3, #4]
 800a0c0:	461a      	mov	r2, r3
 800a0c2:	68bb      	ldr	r3, [r7, #8]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	4610      	mov	r0, r2
 800a0c8:	4619      	mov	r1, r3
 800a0ca:	f7fd fdc7 	bl	8007c5c <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->core_global_regs->gintmsk, gr->gintmsk_local);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	685b      	ldr	r3, [r3, #4]
 800a0d2:	f103 0218 	add.w	r2, r3, #24
 800a0d6:	68bb      	ldr	r3, [r7, #8]
 800a0d8:	685b      	ldr	r3, [r3, #4]
 800a0da:	4610      	mov	r0, r2
 800a0dc:	4619      	mov	r1, r3
 800a0de:	f7fd fdbd 	bl	8007c5c <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, gr->gusbcfg_local);
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	685b      	ldr	r3, [r3, #4]
 800a0e6:	f103 020c 	add.w	r2, r3, #12
 800a0ea:	68bb      	ldr	r3, [r7, #8]
 800a0ec:	68db      	ldr	r3, [r3, #12]
 800a0ee:	4610      	mov	r0, r2
 800a0f0:	4619      	mov	r1, r3
 800a0f2:	f7fd fdb3 	bl	8007c5c <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->core_global_regs->gahbcfg, gr->gahbcfg_local);
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	685b      	ldr	r3, [r3, #4]
 800a0fa:	f103 0208 	add.w	r2, r3, #8
 800a0fe:	68bb      	ldr	r3, [r7, #8]
 800a100:	689b      	ldr	r3, [r3, #8]
 800a102:	4610      	mov	r0, r2
 800a104:	4619      	mov	r1, r3
 800a106:	f7fd fda9 	bl	8007c5c <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->core_global_regs->grxfsiz, gr->grxfsiz_local);
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	685b      	ldr	r3, [r3, #4]
 800a10e:	f103 0224 	add.w	r2, r3, #36	; 0x24
 800a112:	68bb      	ldr	r3, [r7, #8]
 800a114:	691b      	ldr	r3, [r3, #16]
 800a116:	4610      	mov	r0, r2
 800a118:	4619      	mov	r1, r3
 800a11a:	f7fd fd9f 	bl	8007c5c <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->core_global_regs->gnptxfsiz,
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	685b      	ldr	r3, [r3, #4]
 800a122:	f103 0228 	add.w	r2, r3, #40	; 0x28
			gr->gnptxfsiz_local);
 800a126:	68bb      	ldr	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->core_global_regs->gotgctl, gr->gotgctl_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gintmsk, gr->gintmsk_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, gr->gusbcfg_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gahbcfg, gr->gahbcfg_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->grxfsiz, gr->grxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gnptxfsiz,
 800a128:	695b      	ldr	r3, [r3, #20]
 800a12a:	4610      	mov	r0, r2
 800a12c:	4619      	mov	r1, r3
 800a12e:	f7fd fd95 	bl	8007c5c <DWC_WRITE_REG32>
			gr->gnptxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->hptxfsiz,
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	685b      	ldr	r3, [r3, #4]
 800a136:	f503 7280 	add.w	r2, r3, #256	; 0x100
			gr->hptxfsiz_local);
 800a13a:	68bb      	ldr	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, gr->gusbcfg_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gahbcfg, gr->gahbcfg_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->grxfsiz, gr->grxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gnptxfsiz,
			gr->gnptxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->hptxfsiz,
 800a13c:	69db      	ldr	r3, [r3, #28]
 800a13e:	4610      	mov	r0, r2
 800a140:	4619      	mov	r1, r3
 800a142:	f7fd fd8b 	bl	8007c5c <DWC_WRITE_REG32>
			gr->hptxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gdfifocfg,
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	685b      	ldr	r3, [r3, #4]
 800a14a:	f103 025c 	add.w	r2, r3, #92	; 0x5c
			gr->gdfifocfg_local);
 800a14e:	68bb      	ldr	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->core_global_regs->grxfsiz, gr->grxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gnptxfsiz,
			gr->gnptxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->hptxfsiz,
			gr->hptxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gdfifocfg,
 800a150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a152:	4610      	mov	r0, r2
 800a154:	4619      	mov	r1, r3
 800a156:	f7fd fd81 	bl	8007c5c <DWC_WRITE_REG32>
			gr->gdfifocfg_local);
	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 800a15a:	f04f 0300 	mov.w	r3, #0
 800a15e:	60fb      	str	r3, [r7, #12]
 800a160:	e017      	b.n	800a192 <dwc_otg_restore_global_regs+0xf2>
		DWC_WRITE_REG32(&core_if->core_global_regs->dtxfsiz[i],
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	685a      	ldr	r2, [r3, #4]
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800a16c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a170:	18d3      	adds	r3, r2, r3
 800a172:	f103 0204 	add.w	r2, r3, #4
				gr->dtxfsiz_local[i]);
 800a176:	68bb      	ldr	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->core_global_regs->hptxfsiz,
			gr->hptxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gdfifocfg,
			gr->gdfifocfg_local);
	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
		DWC_WRITE_REG32(&core_if->core_global_regs->dtxfsiz[i],
 800a178:	68f9      	ldr	r1, [r7, #12]
 800a17a:	f101 010a 	add.w	r1, r1, #10
 800a17e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a182:	4610      	mov	r0, r2
 800a184:	4619      	mov	r1, r3
 800a186:	f7fd fd69 	bl	8007c5c <DWC_WRITE_REG32>
			gr->gnptxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->hptxfsiz,
			gr->hptxfsiz_local);
	DWC_WRITE_REG32(&core_if->core_global_regs->gdfifocfg,
			gr->gdfifocfg_local);
	for (i = 0; i < MAX_EPS_CHANNELS; i++) {
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	f103 0301 	add.w	r3, r3, #1
 800a190:	60fb      	str	r3, [r7, #12]
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	2b07      	cmp	r3, #7
 800a196:	dde4      	ble.n	800a162 <dwc_otg_restore_global_regs+0xc2>
		DWC_WRITE_REG32(&core_if->core_global_regs->dtxfsiz[i],
				gr->dtxfsiz_local[i]);
	}

	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	685b      	ldr	r3, [r3, #4]
 800a19c:	f103 0314 	add.w	r3, r3, #20
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	f04f 31ff 	mov.w	r1, #4294967295
 800a1a6:	f7fd fd59 	bl	8007c5c <DWC_WRITE_REG32>
	DWC_WRITE_REG32(core_if->host_if->hprt0, 0x0000100A);
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	68db      	ldr	r3, [r3, #12]
 800a1ae:	685b      	ldr	r3, [r3, #4]
 800a1b0:	4618      	mov	r0, r3
 800a1b2:	f241 010a 	movw	r1, #4106	; 0x100a
 800a1b6:	f7fd fd51 	bl	8007c5c <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->core_global_regs->gahbcfg,
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	685b      	ldr	r3, [r3, #4]
 800a1be:	f103 0208 	add.w	r2, r3, #8
			(gr->gahbcfg_local));
 800a1c2:	68bb      	ldr	r3, [r7, #8]
				gr->dtxfsiz_local[i]);
	}

	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
	DWC_WRITE_REG32(core_if->host_if->hprt0, 0x0000100A);
	DWC_WRITE_REG32(&core_if->core_global_regs->gahbcfg,
 800a1c4:	689b      	ldr	r3, [r3, #8]
 800a1c6:	4610      	mov	r0, r2
 800a1c8:	4619      	mov	r1, r3
 800a1ca:	f7fd fd47 	bl	8007c5c <DWC_WRITE_REG32>
			(gr->gahbcfg_local));
	return 0;
 800a1ce:	f04f 0300 	mov.w	r3, #0
}
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	f107 0710 	add.w	r7, r7, #16
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	bd80      	pop	{r7, pc}

0800a1dc <dwc_otg_restore_dev_regs>:

int dwc_otg_restore_dev_regs(dwc_otg_core_if_t * core_if, int rem_wakeup)
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b084      	sub	sp, #16
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
 800a1e4:	6039      	str	r1, [r7, #0]
	struct dwc_otg_dev_regs_backup *dr;
	int i;

	dr = core_if->dr_backup;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a1ec:	60bb      	str	r3, [r7, #8]

	if (!dr) {
 800a1ee:	68bb      	ldr	r3, [r7, #8]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d102      	bne.n	800a1fa <dwc_otg_restore_dev_regs+0x1e>
		return -DWC_E_INVALID;
 800a1f4:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800a1f8:	e0a5      	b.n	800a346 <dwc_otg_restore_dev_regs+0x16a>
	}

	if (!rem_wakeup)
 800a1fa:	683b      	ldr	r3, [r7, #0]
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d10a      	bne.n	800a216 <dwc_otg_restore_dev_regs+0x3a>
	{
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dctl, dr->dctl);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	689b      	ldr	r3, [r3, #8]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	f103 0204 	add.w	r2, r3, #4
 800a20a:	68bb      	ldr	r3, [r7, #8]
 800a20c:	685b      	ldr	r3, [r3, #4]
 800a20e:	4610      	mov	r0, r2
 800a210:	4619      	mov	r1, r3
 800a212:	f7fd fd23 	bl	8007c5c <DWC_WRITE_REG32>
	}
	
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->daintmsk, dr->daintmsk);
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	689b      	ldr	r3, [r3, #8]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	f103 021c 	add.w	r2, r3, #28
 800a220:	68bb      	ldr	r3, [r7, #8]
 800a222:	689b      	ldr	r3, [r3, #8]
 800a224:	4610      	mov	r0, r2
 800a226:	4619      	mov	r1, r3
 800a228:	f7fd fd18 	bl	8007c5c <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->diepmsk, dr->diepmsk);
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	689b      	ldr	r3, [r3, #8]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	f103 0210 	add.w	r2, r3, #16
 800a236:	68bb      	ldr	r3, [r7, #8]
 800a238:	68db      	ldr	r3, [r3, #12]
 800a23a:	4610      	mov	r0, r2
 800a23c:	4619      	mov	r1, r3
 800a23e:	f7fd fd0d 	bl	8007c5c <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->doepmsk, dr->doepmsk);
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	689b      	ldr	r3, [r3, #8]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	f103 0214 	add.w	r2, r3, #20
 800a24c:	68bb      	ldr	r3, [r7, #8]
 800a24e:	691b      	ldr	r3, [r3, #16]
 800a250:	4610      	mov	r0, r2
 800a252:	4619      	mov	r1, r3
 800a254:	f7fd fd02 	bl	8007c5c <DWC_WRITE_REG32>

	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 800a258:	f04f 0300 	mov.w	r3, #0
 800a25c:	60fb      	str	r3, [r7, #12]
 800a25e:	e041      	b.n	800a2e4 <dwc_otg_restore_dev_regs+0x108>
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl, dr->diepctl[i]);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	689a      	ldr	r2, [r3, #8]
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a26a:	18d3      	adds	r3, r2, r3
 800a26c:	685b      	ldr	r3, [r3, #4]
 800a26e:	461a      	mov	r2, r3
 800a270:	68b9      	ldr	r1, [r7, #8]
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	f103 0304 	add.w	r3, r3, #4
 800a278:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a27c:	18cb      	adds	r3, r1, r3
 800a27e:	685b      	ldr	r3, [r3, #4]
 800a280:	4610      	mov	r0, r2
 800a282:	4619      	mov	r1, r3
 800a284:	f7fd fcea 	bl	8007c5c <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz, dr->dieptsiz[i]);
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	689a      	ldr	r2, [r3, #8]
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a292:	18d3      	adds	r3, r2, r3
 800a294:	685b      	ldr	r3, [r3, #4]
 800a296:	f103 0210 	add.w	r2, r3, #16
 800a29a:	68b9      	ldr	r1, [r7, #8]
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	f103 030c 	add.w	r3, r3, #12
 800a2a2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a2a6:	18cb      	adds	r3, r1, r3
 800a2a8:	685b      	ldr	r3, [r3, #4]
 800a2aa:	4610      	mov	r0, r2
 800a2ac:	4619      	mov	r1, r3
 800a2ae:	f7fd fcd5 	bl	8007c5c <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->diepdma, dr->diepdma[i]);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	689a      	ldr	r2, [r3, #8]
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a2bc:	18d3      	adds	r3, r2, r3
 800a2be:	685b      	ldr	r3, [r3, #4]
 800a2c0:	f103 0214 	add.w	r2, r3, #20
 800a2c4:	68b9      	ldr	r1, [r7, #8]
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	f103 0314 	add.w	r3, r3, #20
 800a2cc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a2d0:	18cb      	adds	r3, r1, r3
 800a2d2:	685b      	ldr	r3, [r3, #4]
 800a2d4:	4610      	mov	r0, r2
 800a2d6:	4619      	mov	r1, r3
 800a2d8:	f7fd fcc0 	bl	8007c5c <DWC_WRITE_REG32>
	
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->daintmsk, dr->daintmsk);
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->diepmsk, dr->diepmsk);
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->doepmsk, dr->doepmsk);

	for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	f103 0301 	add.w	r3, r3, #1
 800a2e2:	60fb      	str	r3, [r7, #12]
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	689b      	ldr	r3, [r3, #8]
 800a2e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a2ec:	461a      	mov	r2, r3
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	429a      	cmp	r2, r3
 800a2f2:	dcb5      	bgt.n	800a260 <dwc_otg_restore_dev_regs+0x84>
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl, dr->diepctl[i]);
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz, dr->dieptsiz[i]);
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->diepdma, dr->diepdma[i]);
	}
	
	for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 800a2f4:	f04f 0300 	mov.w	r3, #0
 800a2f8:	60fb      	str	r3, [r7, #12]
 800a2fa:	e01a      	b.n	800a332 <dwc_otg_restore_dev_regs+0x156>
		DWC_WRITE_REG32(&core_if->dev_if->out_ep_regs[i]->doepfn, dr->doepfn[i]);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	689a      	ldr	r2, [r3, #8]
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	f103 0308 	add.w	r3, r3, #8
 800a306:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a30a:	18d3      	adds	r3, r2, r3
 800a30c:	685b      	ldr	r3, [r3, #4]
 800a30e:	f103 0204 	add.w	r2, r3, #4
 800a312:	68b9      	ldr	r1, [r7, #8]
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	f103 031c 	add.w	r3, r3, #28
 800a31a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a31e:	18cb      	adds	r3, r1, r3
 800a320:	685b      	ldr	r3, [r3, #4]
 800a322:	4610      	mov	r0, r2
 800a324:	4619      	mov	r1, r3
 800a326:	f7fd fc99 	bl	8007c5c <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl, dr->diepctl[i]);
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->dieptsiz, dr->dieptsiz[i]);
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[i]->diepdma, dr->diepdma[i]);
	}
	
	for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	f103 0301 	add.w	r3, r3, #1
 800a330:	60fb      	str	r3, [r7, #12]
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	689b      	ldr	r3, [r3, #8]
 800a336:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800a33a:	461a      	mov	r2, r3
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	429a      	cmp	r2, r3
 800a340:	dcdc      	bgt.n	800a2fc <dwc_otg_restore_dev_regs+0x120>
		DWC_WRITE_REG32(&core_if->dev_if->out_ep_regs[i]->doepfn, dr->doepfn[i]);
	}

	return 0;
 800a342:	f04f 0300 	mov.w	r3, #0
}
 800a346:	4618      	mov	r0, r3
 800a348:	f107 0710 	add.w	r7, r7, #16
 800a34c:	46bd      	mov	sp, r7
 800a34e:	bd80      	pop	{r7, pc}

0800a350 <dwc_otg_restore_host_regs>:

int dwc_otg_restore_host_regs(dwc_otg_core_if_t * core_if, int reset)
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b084      	sub	sp, #16
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
 800a358:	6039      	str	r1, [r7, #0]
	struct dwc_otg_host_regs_backup *hr;
	int i;
	hr = core_if->hr_backup;
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a360:	60bb      	str	r3, [r7, #8]

	if (!hr) {
 800a362:	68bb      	ldr	r3, [r7, #8]
 800a364:	2b00      	cmp	r3, #0
 800a366:	d102      	bne.n	800a36e <dwc_otg_restore_host_regs+0x1e>
		return -DWC_E_INVALID;
 800a368:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800a36c:	e038      	b.n	800a3e0 <dwc_otg_restore_host_regs+0x90>
	}

	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hcfg, hr->hcfg_local);
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	68db      	ldr	r3, [r3, #12]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	461a      	mov	r2, r3
 800a376:	68bb      	ldr	r3, [r7, #8]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	4610      	mov	r0, r2
 800a37c:	4619      	mov	r1, r3
 800a37e:	f7fd fc6d 	bl	8007c5c <DWC_WRITE_REG32>
	//if (!reset)
	//{
	//      DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hfir, hr->hfir_local);
	//}

	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->haintmsk,
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	68db      	ldr	r3, [r3, #12]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	f103 0218 	add.w	r2, r3, #24
			hr->haintmsk_local);
 800a38c:	68bb      	ldr	r3, [r7, #8]
	//if (!reset)
	//{
	//      DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hfir, hr->hfir_local);
	//}

	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->haintmsk,
 800a38e:	685b      	ldr	r3, [r3, #4]
 800a390:	4610      	mov	r0, r2
 800a392:	4619      	mov	r1, r3
 800a394:	f7fd fc62 	bl	8007c5c <DWC_WRITE_REG32>
			hr->haintmsk_local);
	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
 800a398:	f04f 0300 	mov.w	r3, #0
 800a39c:	60fb      	str	r3, [r7, #12]
 800a39e:	e016      	b.n	800a3ce <dwc_otg_restore_host_regs+0x7e>
		DWC_WRITE_REG32(&core_if->host_if->hc_regs[i]->hcintmsk,
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	68db      	ldr	r3, [r3, #12]
 800a3a4:	68fa      	ldr	r2, [r7, #12]
 800a3a6:	f102 0202 	add.w	r2, r2, #2
 800a3aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3ae:	f103 020c 	add.w	r2, r3, #12
				hr->hcintmsk_local[i]);
 800a3b2:	68bb      	ldr	r3, [r7, #8]
	//}

	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->haintmsk,
			hr->haintmsk_local);
	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
		DWC_WRITE_REG32(&core_if->host_if->hc_regs[i]->hcintmsk,
 800a3b4:	68f9      	ldr	r1, [r7, #12]
 800a3b6:	f101 0102 	add.w	r1, r1, #2
 800a3ba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a3be:	4610      	mov	r0, r2
 800a3c0:	4619      	mov	r1, r3
 800a3c2:	f7fd fc4b 	bl	8007c5c <DWC_WRITE_REG32>
	//      DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hfir, hr->hfir_local);
	//}

	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->haintmsk,
			hr->haintmsk_local);
	for (i = 0; i < dwc_otg_get_param_host_channels(core_if); ++i) {
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	f103 0301 	add.w	r3, r3, #1
 800a3cc:	60fb      	str	r3, [r7, #12]
 800a3ce:	6878      	ldr	r0, [r7, #4]
 800a3d0:	f004 fd74 	bl	800eebc <dwc_otg_get_param_host_channels>
 800a3d4:	4602      	mov	r2, r0
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	429a      	cmp	r2, r3
 800a3da:	dce1      	bgt.n	800a3a0 <dwc_otg_restore_host_regs+0x50>
		DWC_WRITE_REG32(&core_if->host_if->hc_regs[i]->hcintmsk,
				hr->hcintmsk_local[i]);
	}

	return 0;
 800a3dc:	f04f 0300 	mov.w	r3, #0
}
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	f107 0710 	add.w	r7, r7, #16
 800a3e6:	46bd      	mov	sp, r7
 800a3e8:	bd80      	pop	{r7, pc}
 800a3ea:	bf00      	nop

0800a3ec <restore_lpm_i2c_regs>:

int restore_lpm_i2c_regs(dwc_otg_core_if_t * core_if)
{
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	b084      	sub	sp, #16
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
	struct dwc_otg_global_regs_backup *gr;

	gr = core_if->gr_backup;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a3fa:	60fb      	str	r3, [r7, #12]

	/* Restore values for LPM and I2C */
#ifdef CONFIG_USB_DWC_OTG_LPM
	DWC_WRITE_REG32(&core_if->core_global_regs->glpmcfg, gr->glpmcfg_local);
#endif
	DWC_WRITE_REG32(&core_if->core_global_regs->gi2cctl, gr->gi2cctl_local);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	685b      	ldr	r3, [r3, #4]
 800a400:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	699b      	ldr	r3, [r3, #24]
 800a408:	4610      	mov	r0, r2
 800a40a:	4619      	mov	r1, r3
 800a40c:	f7fd fc26 	bl	8007c5c <DWC_WRITE_REG32>

	return 0;
 800a410:	f04f 0300 	mov.w	r3, #0
}
 800a414:	4618      	mov	r0, r3
 800a416:	f107 0710 	add.w	r7, r7, #16
 800a41a:	46bd      	mov	sp, r7
 800a41c:	bd80      	pop	{r7, pc}
 800a41e:	bf00      	nop

0800a420 <restore_essential_regs>:

int restore_essential_regs(dwc_otg_core_if_t * core_if, int rmode, int is_host)
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b08c      	sub	sp, #48	; 0x30
 800a424:	af00      	add	r7, sp, #0
 800a426:	60f8      	str	r0, [r7, #12]
 800a428:	60b9      	str	r1, [r7, #8]
 800a42a:	607a      	str	r2, [r7, #4]
	struct dwc_otg_global_regs_backup *gr;

	pcgcctl_data_t pcgcctl = {.d32 = 0 };
 800a42c:	f04f 0300 	mov.w	r3, #0
 800a430:	62bb      	str	r3, [r7, #40]	; 0x28
	gahbcfg_data_t gahbcfg = {.d32 = 0 };
 800a432:	f04f 0300 	mov.w	r3, #0
 800a436:	627b      	str	r3, [r7, #36]	; 0x24
	gusbcfg_data_t gusbcfg = {.d32 = 0 };
 800a438:	f04f 0300 	mov.w	r3, #0
 800a43c:	623b      	str	r3, [r7, #32]
	gintmsk_data_t gintmsk = {.d32 = 0 };
 800a43e:	f04f 0300 	mov.w	r3, #0
 800a442:	61fb      	str	r3, [r7, #28]

	/* Restore LPM and I2C registers */
	restore_lpm_i2c_regs(core_if);
 800a444:	68f8      	ldr	r0, [r7, #12]
 800a446:	f7ff ffd1 	bl	800a3ec <restore_lpm_i2c_regs>

	/* Set PCGCCTL to 0 */
	DWC_WRITE_REG32(core_if->pcgcctl, 0x00000000);
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	69db      	ldr	r3, [r3, #28]
 800a44e:	4618      	mov	r0, r3
 800a450:	f04f 0100 	mov.w	r1, #0
 800a454:	f7fd fc02 	bl	8007c5c <DWC_WRITE_REG32>

	gr = core_if->gr_backup;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a45e:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Load restore values for [31:14] bits */
	DWC_WRITE_REG32(core_if->pcgcctl,
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	69da      	ldr	r2, [r3, #28]
			((gr->pcgcctl_local & 0xffffc000) | 0x00020000));
 800a464:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a466:	6a19      	ldr	r1, [r3, #32]
 800a468:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800a46c:	f6cf 73fd 	movt	r3, #65533	; 0xfffd
 800a470:	400b      	ands	r3, r1
	/* Set PCGCCTL to 0 */
	DWC_WRITE_REG32(core_if->pcgcctl, 0x00000000);

	gr = core_if->gr_backup;
	/* Load restore values for [31:14] bits */
	DWC_WRITE_REG32(core_if->pcgcctl,
 800a472:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a476:	4610      	mov	r0, r2
 800a478:	4619      	mov	r1, r3
 800a47a:	f7fd fbef 	bl	8007c5c <DWC_WRITE_REG32>
			((gr->pcgcctl_local & 0xffffc000) | 0x00020000));

	/* Umnask global Interrupt in GAHBCFG and restore it */
	gahbcfg.d32 = gr->gahbcfg_local;
 800a47e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a480:	689b      	ldr	r3, [r3, #8]
 800a482:	627b      	str	r3, [r7, #36]	; 0x24
	gahbcfg.b.glblintrmsk = 1;
 800a484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a486:	f043 0301 	orr.w	r3, r3, #1
 800a48a:	627b      	str	r3, [r7, #36]	; 0x24
	DWC_WRITE_REG32(&core_if->core_global_regs->gahbcfg, gahbcfg.d32);
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	685b      	ldr	r3, [r3, #4]
 800a490:	f103 0208 	add.w	r2, r3, #8
 800a494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a496:	4610      	mov	r0, r2
 800a498:	4619      	mov	r1, r3
 800a49a:	f7fd fbdf 	bl	8007c5c <DWC_WRITE_REG32>

	/* Clear all pending interupts */
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, 0xFFFFFFFF);
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	685b      	ldr	r3, [r3, #4]
 800a4a2:	f103 0314 	add.w	r3, r3, #20
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	f04f 31ff 	mov.w	r1, #4294967295
 800a4ac:	f7fd fbd6 	bl	8007c5c <DWC_WRITE_REG32>

	/* Unmask restore done interrupt */
	gintmsk.b.restoredone = 1;
 800a4b0:	69fb      	ldr	r3, [r7, #28]
 800a4b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a4b6:	61fb      	str	r3, [r7, #28]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintmsk, gintmsk.d32);
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	685b      	ldr	r3, [r3, #4]
 800a4bc:	f103 0218 	add.w	r2, r3, #24
 800a4c0:	69fb      	ldr	r3, [r7, #28]
 800a4c2:	4610      	mov	r0, r2
 800a4c4:	4619      	mov	r1, r3
 800a4c6:	f7fd fbc9 	bl	8007c5c <DWC_WRITE_REG32>

	/* Restore GUSBCFG and HCFG/DCFG */
	gusbcfg.d32 = core_if->gr_backup->gusbcfg_local;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a4d0:	68db      	ldr	r3, [r3, #12]
 800a4d2:	623b      	str	r3, [r7, #32]
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, gusbcfg.d32);
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	685b      	ldr	r3, [r3, #4]
 800a4d8:	f103 020c 	add.w	r2, r3, #12
 800a4dc:	6a3b      	ldr	r3, [r7, #32]
 800a4de:	4610      	mov	r0, r2
 800a4e0:	4619      	mov	r1, r3
 800a4e2:	f7fd fbbb 	bl	8007c5c <DWC_WRITE_REG32>

	if (is_host) {
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d04f      	beq.n	800a58c <restore_essential_regs+0x16c>

		hcfg_data_t hcfg = {.d32 = 0 };
 800a4ec:	f04f 0300 	mov.w	r3, #0
 800a4f0:	61bb      	str	r3, [r7, #24]

		hcfg.d32 = core_if->hr_backup->hcfg_local;
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	61bb      	str	r3, [r7, #24]
		DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hcfg,
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	68db      	ldr	r3, [r3, #12]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	461a      	mov	r2, r3
 800a504:	69bb      	ldr	r3, [r7, #24]
 800a506:	4610      	mov	r0, r2
 800a508:	4619      	mov	r1, r3
 800a50a:	f7fd fba7 	bl	8007c5c <DWC_WRITE_REG32>
				hcfg.d32);

		/* Load restore values for [31:14] bits */
		pcgcctl.d32 = gr->pcgcctl_local & 0xffffc000;
 800a50e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a510:	6a1b      	ldr	r3, [r3, #32]
 800a512:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800a516:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a51a:	62bb      	str	r3, [r7, #40]	; 0x28
		pcgcctl.d32 = gr->pcgcctl_local | 0x00020000;
 800a51c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a51e:	6a1b      	ldr	r3, [r3, #32]
 800a520:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a524:	62bb      	str	r3, [r7, #40]	; 0x28

		if (rmode)
 800a526:	68bb      	ldr	r3, [r7, #8]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d003      	beq.n	800a534 <restore_essential_regs+0x114>
			pcgcctl.b.restoremode = 1;
 800a52c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a52e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a532:	62bb      	str	r3, [r7, #40]	; 0x28
		DWC_WRITE_REG32(core_if->pcgcctl, pcgcctl.d32);
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	69da      	ldr	r2, [r3, #28]
 800a538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a53a:	4610      	mov	r0, r2
 800a53c:	4619      	mov	r1, r3
 800a53e:	f7fd fb8d 	bl	8007c5c <DWC_WRITE_REG32>
		dwc_udelay(10);
 800a542:	f04f 000a 	mov.w	r0, #10
 800a546:	f7fd fc27 	bl	8007d98 <DWC_UDELAY>

		/* Load restore values for [31:14] bits and set EssRegRestored bit */
		pcgcctl.d32 = gr->pcgcctl_local | 0xffffc000;
 800a54a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a54c:	6a1b      	ldr	r3, [r3, #32]
 800a54e:	ea6f 4383 	mvn.w	r3, r3, lsl #18
 800a552:	ea6f 4393 	mvn.w	r3, r3, lsr #18
 800a556:	62bb      	str	r3, [r7, #40]	; 0x28
		pcgcctl.d32 = gr->pcgcctl_local & 0xffffc000;
 800a558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a55a:	6a1b      	ldr	r3, [r3, #32]
 800a55c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800a560:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a564:	62bb      	str	r3, [r7, #40]	; 0x28
		pcgcctl.b.ess_reg_restored = 1;
 800a566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a568:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a56c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (rmode)
 800a56e:	68bb      	ldr	r3, [r7, #8]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d003      	beq.n	800a57c <restore_essential_regs+0x15c>
			pcgcctl.b.restoremode = 1;
 800a574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a576:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a57a:	62bb      	str	r3, [r7, #40]	; 0x28
		DWC_WRITE_REG32(core_if->pcgcctl, pcgcctl.d32);
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	69da      	ldr	r2, [r3, #28]
 800a580:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a582:	4610      	mov	r0, r2
 800a584:	4619      	mov	r1, r3
 800a586:	f7fd fb69 	bl	8007c5c <DWC_WRITE_REG32>
 800a58a:	e04c      	b.n	800a626 <restore_essential_regs+0x206>
	} else {

		dcfg_data_t dcfg = {.d32 = 0 };
 800a58c:	f04f 0300 	mov.w	r3, #0
 800a590:	617b      	str	r3, [r7, #20]

		dcfg.d32 = core_if->dr_backup->dcfg;
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dcfg, dcfg.d32);
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	689b      	ldr	r3, [r3, #8]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	461a      	mov	r2, r3
 800a5a4:	697b      	ldr	r3, [r7, #20]
 800a5a6:	4610      	mov	r0, r2
 800a5a8:	4619      	mov	r1, r3
 800a5aa:	f7fd fb57 	bl	8007c5c <DWC_WRITE_REG32>

		/* Load restore values for [31:14] bits */
		pcgcctl.d32 = gr->pcgcctl_local & 0xffffc000;
 800a5ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5b0:	6a1b      	ldr	r3, [r3, #32]
 800a5b2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800a5b6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a5ba:	62bb      	str	r3, [r7, #40]	; 0x28
		pcgcctl.d32 = gr->pcgcctl_local | 0x00020000;
 800a5bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5be:	6a1b      	ldr	r3, [r3, #32]
 800a5c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a5c4:	62bb      	str	r3, [r7, #40]	; 0x28
		if (!rmode) {
 800a5c6:	68bb      	ldr	r3, [r7, #8]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d103      	bne.n	800a5d4 <restore_essential_regs+0x1b4>
			pcgcctl.d32 |= 0x208;
 800a5cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5ce:	f443 7302 	orr.w	r3, r3, #520	; 0x208
 800a5d2:	62bb      	str	r3, [r7, #40]	; 0x28
		}
		DWC_WRITE_REG32(core_if->pcgcctl, pcgcctl.d32);
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	69da      	ldr	r2, [r3, #28]
 800a5d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5da:	4610      	mov	r0, r2
 800a5dc:	4619      	mov	r1, r3
 800a5de:	f7fd fb3d 	bl	8007c5c <DWC_WRITE_REG32>
		dwc_udelay(10);
 800a5e2:	f04f 000a 	mov.w	r0, #10
 800a5e6:	f7fd fbd7 	bl	8007d98 <DWC_UDELAY>

		/* Load restore values for [31:14] bits */
		pcgcctl.d32 = gr->pcgcctl_local & 0xffffc000;
 800a5ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5ec:	6a1b      	ldr	r3, [r3, #32]
 800a5ee:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800a5f2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a5f6:	62bb      	str	r3, [r7, #40]	; 0x28
		pcgcctl.d32 = gr->pcgcctl_local | 0x00020000;
 800a5f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5fa:	6a1b      	ldr	r3, [r3, #32]
 800a5fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a600:	62bb      	str	r3, [r7, #40]	; 0x28
		pcgcctl.b.ess_reg_restored = 1;
 800a602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a604:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a608:	62bb      	str	r3, [r7, #40]	; 0x28
		if (!rmode)
 800a60a:	68bb      	ldr	r3, [r7, #8]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d103      	bne.n	800a618 <restore_essential_regs+0x1f8>
			pcgcctl.d32 |= 0x208;
 800a610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a612:	f443 7302 	orr.w	r3, r3, #520	; 0x208
 800a616:	62bb      	str	r3, [r7, #40]	; 0x28
		DWC_WRITE_REG32(core_if->pcgcctl, pcgcctl.d32);
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	69da      	ldr	r2, [r3, #28]
 800a61c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a61e:	4610      	mov	r0, r2
 800a620:	4619      	mov	r1, r3
 800a622:	f7fd fb1b 	bl	8007c5c <DWC_WRITE_REG32>
	}

	return 0;
 800a626:	f04f 0300 	mov.w	r3, #0
}
 800a62a:	4618      	mov	r0, r3
 800a62c:	f107 0730 	add.w	r7, r7, #48	; 0x30
 800a630:	46bd      	mov	sp, r7
 800a632:	bd80      	pop	{r7, pc}

0800a634 <init_fslspclksel>:
/**
 * Initializes the FSLSPClkSel field of the HCFG register depending on the PHY
 * type.
 */
static void init_fslspclksel(dwc_otg_core_if_t * core_if)
{
 800a634:	b580      	push	{r7, lr}
 800a636:	b084      	sub	sp, #16
 800a638:	af00      	add	r7, sp, #0
 800a63a:	6078      	str	r0, [r7, #4]
	uint32_t val;
	hcfg_data_t hcfg;

	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a642:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a646:	b2db      	uxtb	r3, r3
 800a648:	2b80      	cmp	r3, #128	; 0x80
 800a64a:	d10d      	bne.n	800a668 <init_fslspclksel+0x34>
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a652:	f003 0303 	and.w	r3, r3, #3
 800a656:	b2db      	uxtb	r3, r3
static void init_fslspclksel(dwc_otg_core_if_t * core_if)
{
	uint32_t val;
	hcfg_data_t hcfg;

	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
 800a658:	2b01      	cmp	r3, #1
 800a65a:	d105      	bne.n	800a668 <init_fslspclksel+0x34>
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
	     (core_if->core_params->ulpi_fs_ls)) ||
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
{
	uint32_t val;
	hcfg_data_t hcfg;

	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
 800a664:	2b00      	cmp	r3, #0
 800a666:	d105      	bne.n	800a674 <init_fslspclksel+0x40>
	     (core_if->core_params->ulpi_fs_ls)) ||
	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
	uint32_t val;
	hcfg_data_t hcfg;

	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
	     (core_if->core_params->ulpi_fs_ls)) ||
 800a670:	2b00      	cmp	r3, #0
 800a672:	d103      	bne.n	800a67c <init_fslspclksel+0x48>
	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
		/* Full speed PHY */
		val = DWC_HCFG_48_MHZ;
 800a674:	f04f 0301 	mov.w	r3, #1
 800a678:	60fb      	str	r3, [r7, #12]
 800a67a:	e002      	b.n	800a682 <init_fslspclksel+0x4e>
	} else {
		/* High speed PHY running at full speed or high speed */
		val = DWC_HCFG_30_60_MHZ;
 800a67c:	f04f 0300 	mov.w	r3, #0
 800a680:	60fb      	str	r3, [r7, #12]
	}

	DWC_DEBUGPL(DBG_CIL, "Initializing HCFG.FSLSPClkSel to 0x%1x\n", val);
	hcfg.d32 = DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	68db      	ldr	r3, [r3, #12]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	4618      	mov	r0, r3
 800a68a:	f7fd fadb 	bl	8007c44 <DWC_READ_REG32>
 800a68e:	4603      	mov	r3, r0
 800a690:	60bb      	str	r3, [r7, #8]
	hcfg.b.fslspclksel = val;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	b2db      	uxtb	r3, r3
 800a696:	f003 0303 	and.w	r3, r3, #3
 800a69a:	b2da      	uxtb	r2, r3
 800a69c:	68bb      	ldr	r3, [r7, #8]
 800a69e:	f362 0301 	bfi	r3, r2, #0, #2
 800a6a2:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hcfg, hcfg.d32);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	68db      	ldr	r3, [r3, #12]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	461a      	mov	r2, r3
 800a6ac:	68bb      	ldr	r3, [r7, #8]
 800a6ae:	4610      	mov	r0, r2
 800a6b0:	4619      	mov	r1, r3
 800a6b2:	f7fd fad3 	bl	8007c5c <DWC_WRITE_REG32>
}
 800a6b6:	f107 0710 	add.w	r7, r7, #16
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	bd80      	pop	{r7, pc}
 800a6be:	bf00      	nop

0800a6c0 <init_devspd>:
/**
 * Initializes the DevSpd field of the DCFG register depending on the PHY type
 * and the enumeration speed of the device.
 */
static void init_devspd(dwc_otg_core_if_t * core_if)
{
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b084      	sub	sp, #16
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]
	uint32_t val;
	dcfg_data_t dcfg;

	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a6ce:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a6d2:	b2db      	uxtb	r3, r3
 800a6d4:	2b80      	cmp	r3, #128	; 0x80
 800a6d6:	d10d      	bne.n	800a6f4 <init_devspd+0x34>
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a6de:	f003 0303 	and.w	r3, r3, #3
 800a6e2:	b2db      	uxtb	r3, r3
static void init_devspd(dwc_otg_core_if_t * core_if)
{
	uint32_t val;
	dcfg_data_t dcfg;

	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
 800a6e4:	2b01      	cmp	r3, #1
 800a6e6:	d105      	bne.n	800a6f4 <init_devspd+0x34>
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
	     (core_if->core_params->ulpi_fs_ls)) ||
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
{
	uint32_t val;
	dcfg_data_t dcfg;

	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d105      	bne.n	800a700 <init_devspd+0x40>
	     (core_if->core_params->ulpi_fs_ls)) ||
	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
	uint32_t val;
	dcfg_data_t dcfg;

	if (((core_if->hwcfg2.b.hs_phy_type == 2) &&
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
	     (core_if->core_params->ulpi_fs_ls)) ||
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d103      	bne.n	800a708 <init_devspd+0x48>
	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
		/* Full speed PHY */
		val = 0x3;
 800a700:	f04f 0303 	mov.w	r3, #3
 800a704:	60fb      	str	r3, [r7, #12]
 800a706:	e00b      	b.n	800a720 <init_devspd+0x60>
	} else if (core_if->core_params->speed == DWC_SPEED_PARAM_FULL) {
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	695b      	ldr	r3, [r3, #20]
 800a70e:	2b01      	cmp	r3, #1
 800a710:	d103      	bne.n	800a71a <init_devspd+0x5a>
		/* High speed PHY running at full speed */
		val = 0x1;
 800a712:	f04f 0301 	mov.w	r3, #1
 800a716:	60fb      	str	r3, [r7, #12]
 800a718:	e002      	b.n	800a720 <init_devspd+0x60>
	} else {
		/* High speed PHY running at high speed */
		val = 0x0;
 800a71a:	f04f 0300 	mov.w	r3, #0
 800a71e:	60fb      	str	r3, [r7, #12]
	}

	DWC_DEBUGPL(DBG_CIL, "Initializing DCFG.DevSpd to 0x%1x\n", val);

	dcfg.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	689b      	ldr	r3, [r3, #8]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	4618      	mov	r0, r3
 800a728:	f7fd fa8c 	bl	8007c44 <DWC_READ_REG32>
 800a72c:	4603      	mov	r3, r0
 800a72e:	60bb      	str	r3, [r7, #8]
	dcfg.b.devspd = val;
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	b2db      	uxtb	r3, r3
 800a734:	f003 0303 	and.w	r3, r3, #3
 800a738:	b2da      	uxtb	r2, r3
 800a73a:	68bb      	ldr	r3, [r7, #8]
 800a73c:	f362 0301 	bfi	r3, r2, #0, #2
 800a740:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dcfg, dcfg.d32);
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	689b      	ldr	r3, [r3, #8]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	461a      	mov	r2, r3
 800a74a:	68bb      	ldr	r3, [r7, #8]
 800a74c:	4610      	mov	r0, r2
 800a74e:	4619      	mov	r1, r3
 800a750:	f7fd fa84 	bl	8007c5c <DWC_WRITE_REG32>
}
 800a754:	f107 0710 	add.w	r7, r7, #16
 800a758:	46bd      	mov	sp, r7
 800a75a:	bd80      	pop	{r7, pc}

0800a75c <calc_num_in_eps>:
 * using GHWCFG1 and GHWCFG2 registers values
 *
 * @param core_if Programming view of the DWC_otg controller
 */
static uint32_t calc_num_in_eps(dwc_otg_core_if_t * core_if)
{
 800a75c:	b480      	push	{r7}
 800a75e:	b089      	sub	sp, #36	; 0x24
 800a760:	af00      	add	r7, sp, #0
 800a762:	6078      	str	r0, [r7, #4]
	uint32_t num_in_eps = 0;
 800a764:	f04f 0300 	mov.w	r3, #0
 800a768:	61fb      	str	r3, [r7, #28]
	uint32_t num_eps = core_if->hwcfg2.b.num_dev_ep;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a770:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800a774:	b2db      	uxtb	r3, r3
 800a776:	613b      	str	r3, [r7, #16]
	uint32_t hwcfg1 = core_if->hwcfg1.d32 >> 3;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a77c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 800a780:	61bb      	str	r3, [r7, #24]
	uint32_t num_tx_fifos = core_if->hwcfg4.b.num_in_eps;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800a788:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800a78c:	b2db      	uxtb	r3, r3
 800a78e:	60fb      	str	r3, [r7, #12]
	int i;

	for (i = 0; i < num_eps; ++i) {
 800a790:	f04f 0300 	mov.w	r3, #0
 800a794:	617b      	str	r3, [r7, #20]
 800a796:	e010      	b.n	800a7ba <calc_num_in_eps+0x5e>
		if (!(hwcfg1 & 0x1))
 800a798:	69bb      	ldr	r3, [r7, #24]
 800a79a:	f003 0301 	and.w	r3, r3, #1
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d103      	bne.n	800a7aa <calc_num_in_eps+0x4e>
			num_in_eps++;
 800a7a2:	69fb      	ldr	r3, [r7, #28]
 800a7a4:	f103 0301 	add.w	r3, r3, #1
 800a7a8:	61fb      	str	r3, [r7, #28]

		hwcfg1 >>= 2;
 800a7aa:	69bb      	ldr	r3, [r7, #24]
 800a7ac:	ea4f 0393 	mov.w	r3, r3, lsr #2
 800a7b0:	61bb      	str	r3, [r7, #24]
	uint32_t num_eps = core_if->hwcfg2.b.num_dev_ep;
	uint32_t hwcfg1 = core_if->hwcfg1.d32 >> 3;
	uint32_t num_tx_fifos = core_if->hwcfg4.b.num_in_eps;
	int i;

	for (i = 0; i < num_eps; ++i) {
 800a7b2:	697b      	ldr	r3, [r7, #20]
 800a7b4:	f103 0301 	add.w	r3, r3, #1
 800a7b8:	617b      	str	r3, [r7, #20]
 800a7ba:	697a      	ldr	r2, [r7, #20]
 800a7bc:	693b      	ldr	r3, [r7, #16]
 800a7be:	429a      	cmp	r2, r3
 800a7c0:	d3ea      	bcc.n	800a798 <calc_num_in_eps+0x3c>
			num_in_eps++;

		hwcfg1 >>= 2;
	}

	if (core_if->hwcfg4.b.ded_fifo_en) {
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800a7c8:	f003 0302 	and.w	r3, r3, #2
 800a7cc:	b2db      	uxtb	r3, r3
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d005      	beq.n	800a7de <calc_num_in_eps+0x82>
		num_in_eps =
 800a7d2:	69fa      	ldr	r2, [r7, #28]
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	429a      	cmp	r2, r3
 800a7d8:	bf38      	it	cc
 800a7da:	4613      	movcc	r3, r2
 800a7dc:	61fb      	str	r3, [r7, #28]
		    (num_in_eps > num_tx_fifos) ? num_tx_fifos : num_in_eps;
	}

	return num_in_eps;
 800a7de:	69fb      	ldr	r3, [r7, #28]
}
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800a7e6:	46bd      	mov	sp, r7
 800a7e8:	bc80      	pop	{r7}
 800a7ea:	4770      	bx	lr

0800a7ec <calc_num_out_eps>:
 * using GHWCFG1 and GHWCFG2 registers values
 *
 * @param core_if Programming view of the DWC_otg controller
 */
static uint32_t calc_num_out_eps(dwc_otg_core_if_t * core_if)
{
 800a7ec:	b480      	push	{r7}
 800a7ee:	b087      	sub	sp, #28
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]
	uint32_t num_out_eps = 0;
 800a7f4:	f04f 0300 	mov.w	r3, #0
 800a7f8:	617b      	str	r3, [r7, #20]
	uint32_t num_eps = core_if->hwcfg2.b.num_dev_ep;
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a800:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800a804:	b2db      	uxtb	r3, r3
 800a806:	60bb      	str	r3, [r7, #8]
	uint32_t hwcfg1 = core_if->hwcfg1.d32 >> 2;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a80c:	ea4f 0393 	mov.w	r3, r3, lsr #2
 800a810:	613b      	str	r3, [r7, #16]
	int i;

	for (i = 0; i < num_eps; ++i) {
 800a812:	f04f 0300 	mov.w	r3, #0
 800a816:	60fb      	str	r3, [r7, #12]
 800a818:	e010      	b.n	800a83c <calc_num_out_eps+0x50>
		if (!(hwcfg1 & 0x1))
 800a81a:	693b      	ldr	r3, [r7, #16]
 800a81c:	f003 0301 	and.w	r3, r3, #1
 800a820:	2b00      	cmp	r3, #0
 800a822:	d103      	bne.n	800a82c <calc_num_out_eps+0x40>
			num_out_eps++;
 800a824:	697b      	ldr	r3, [r7, #20]
 800a826:	f103 0301 	add.w	r3, r3, #1
 800a82a:	617b      	str	r3, [r7, #20]

		hwcfg1 >>= 2;
 800a82c:	693b      	ldr	r3, [r7, #16]
 800a82e:	ea4f 0393 	mov.w	r3, r3, lsr #2
 800a832:	613b      	str	r3, [r7, #16]
	uint32_t num_out_eps = 0;
	uint32_t num_eps = core_if->hwcfg2.b.num_dev_ep;
	uint32_t hwcfg1 = core_if->hwcfg1.d32 >> 2;
	int i;

	for (i = 0; i < num_eps; ++i) {
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	f103 0301 	add.w	r3, r3, #1
 800a83a:	60fb      	str	r3, [r7, #12]
 800a83c:	68fa      	ldr	r2, [r7, #12]
 800a83e:	68bb      	ldr	r3, [r7, #8]
 800a840:	429a      	cmp	r2, r3
 800a842:	d3ea      	bcc.n	800a81a <calc_num_out_eps+0x2e>
		if (!(hwcfg1 & 0x1))
			num_out_eps++;

		hwcfg1 >>= 2;
	}
	return num_out_eps;
 800a844:	697b      	ldr	r3, [r7, #20]
}
 800a846:	4618      	mov	r0, r3
 800a848:	f107 071c 	add.w	r7, r7, #28
 800a84c:	46bd      	mov	sp, r7
 800a84e:	bc80      	pop	{r7}
 800a850:	4770      	bx	lr
 800a852:	bf00      	nop

0800a854 <dwc_otg_core_init>:
 *
 * @param core_if Programming view of the DWC_otg controller
 *
 */
void dwc_otg_core_init(dwc_otg_core_if_t * core_if)
{
 800a854:	b580      	push	{r7, lr}
 800a856:	b08e      	sub	sp, #56	; 0x38
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
	int i = 0;
 800a85c:	f04f 0300 	mov.w	r3, #0
 800a860:	637b      	str	r3, [r7, #52]	; 0x34
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	685b      	ldr	r3, [r3, #4]
 800a866:	62fb      	str	r3, [r7, #44]	; 0x2c
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;	  
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	689b      	ldr	r3, [r3, #8]
 800a86c:	62bb      	str	r3, [r7, #40]	; 0x28

	gahbcfg_data_t ahbcfg = {.d32 = 0 };
 800a86e:	f04f 0300 	mov.w	r3, #0
 800a872:	627b      	str	r3, [r7, #36]	; 0x24
	gusbcfg_data_t usbcfg = {.d32 = 0 };
 800a874:	f04f 0300 	mov.w	r3, #0
 800a878:	623b      	str	r3, [r7, #32]
	gi2cctl_data_t i2cctl = {.d32 = 0 };
 800a87a:	f04f 0300 	mov.w	r3, #0
 800a87e:	61fb      	str	r3, [r7, #28]

	DWC_DEBUGPL(DBG_CILV, "dwc_otg_core_init(%p)\n", core_if);

	/* Common Initialization */
	usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 800a880:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a882:	f103 030c 	add.w	r3, r3, #12
 800a886:	4618      	mov	r0, r3
 800a888:	f7fd f9dc 	bl	8007c44 <DWC_READ_REG32>
 800a88c:	4603      	mov	r3, r0
 800a88e:	623b      	str	r3, [r7, #32]

	/* Program the ULPI External VBUS bit if needed */
	usbcfg.b.ulpi_ext_vbus_drv =
	    (core_if->core_params->phy_ulpi_ext_vbus ==
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
	     DWC_PHY_ULPI_EXTERNAL_VBUS) ? 1 : 0;
 800a898:	2b01      	cmp	r3, #1
 800a89a:	bf14      	ite	ne
 800a89c:	2300      	movne	r3, #0
 800a89e:	2301      	moveq	r3, #1
 800a8a0:	b2da      	uxtb	r2, r3

	/* Common Initialization */
	usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);

	/* Program the ULPI External VBUS bit if needed */
	usbcfg.b.ulpi_ext_vbus_drv =
 800a8a2:	6a3b      	ldr	r3, [r7, #32]
 800a8a4:	f362 5314 	bfi	r3, r2, #20, #1
 800a8a8:	623b      	str	r3, [r7, #32]
	    (core_if->core_params->phy_ulpi_ext_vbus ==
	     DWC_PHY_ULPI_EXTERNAL_VBUS) ? 1 : 0;

	/* Set external TS Dline pulsing */
	usbcfg.b.term_sel_dl_pulse =
	    (core_if->core_params->ts_dline == 1) ? 1 : 0;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800a8b2:	2b01      	cmp	r3, #1
 800a8b4:	bf14      	ite	ne
 800a8b6:	2300      	movne	r3, #0
 800a8b8:	2301      	moveq	r3, #1
 800a8ba:	b2da      	uxtb	r2, r3
	usbcfg.b.ulpi_ext_vbus_drv =
	    (core_if->core_params->phy_ulpi_ext_vbus ==
	     DWC_PHY_ULPI_EXTERNAL_VBUS) ? 1 : 0;

	/* Set external TS Dline pulsing */
	usbcfg.b.term_sel_dl_pulse =
 800a8bc:	6a3b      	ldr	r3, [r7, #32]
 800a8be:	f362 5396 	bfi	r3, r2, #22, #1
 800a8c2:	623b      	str	r3, [r7, #32]
	    (core_if->core_params->ts_dline == 1) ? 1 : 0;
	DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 800a8c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8c6:	f103 020c 	add.w	r2, r3, #12
 800a8ca:	6a3b      	ldr	r3, [r7, #32]
 800a8cc:	4610      	mov	r0, r2
 800a8ce:	4619      	mov	r1, r3
 800a8d0:	f7fd f9c4 	bl	8007c5c <DWC_WRITE_REG32>

	/* Reset the Controller */
	dwc_otg_core_reset(core_if);
 800a8d4:	6878      	ldr	r0, [r7, #4]
 800a8d6:	f003 fcb9 	bl	800e24c <dwc_otg_core_reset>
	dctl_data_t dctl = { .d32 = core_if->dev_if->dev_global_regs->dctl };
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	689b      	ldr	r3, [r3, #8]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	685b      	ldr	r3, [r3, #4]
 800a8e2:	61bb      	str	r3, [r7, #24]
	dctl.b.sftdiscon = 1; /* Disconnect until we are finished */
 800a8e4:	69bb      	ldr	r3, [r7, #24]
 800a8e6:	f043 0302 	orr.w	r3, r3, #2
 800a8ea:	61bb      	str	r3, [r7, #24]
	core_if->dev_if->dev_global_regs->dctl = dctl.d32;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	689b      	ldr	r3, [r3, #8]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	69ba      	ldr	r2, [r7, #24]
 800a8f4:	605a      	str	r2, [r3, #4]

	core_if->adp_enable = core_if->core_params->adp_supp_enable;
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800a8fe:	461a      	mov	r2, r3
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	core_if->power_down = core_if->core_params->power_down;
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800a90e:	461a      	mov	r2, r3
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

	/* Initialize parameters from Hardware configuration registers. */
	dev_if->num_in_eps = calc_num_in_eps(core_if);
 800a916:	6878      	ldr	r0, [r7, #4]
 800a918:	f7ff ff20 	bl	800a75c <calc_num_in_eps>
 800a91c:	4603      	mov	r3, r0
 800a91e:	b2da      	uxtb	r2, r3
 800a920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a922:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	dev_if->num_out_eps = calc_num_out_eps(core_if);
 800a926:	6878      	ldr	r0, [r7, #4]
 800a928:	f7ff ff60 	bl	800a7ec <calc_num_out_eps>
 800a92c:	4603      	mov	r3, r0
 800a92e:	b2da      	uxtb	r2, r3
 800a930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a932:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

	DWC_DEBUGPL(DBG_CIL, "num_dev_perio_in_ep=%d\n",
		    core_if->hwcfg4.b.num_dev_perio_in_ep);

	for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
 800a936:	f04f 0300 	mov.w	r3, #0
 800a93a:	637b      	str	r3, [r7, #52]	; 0x34
 800a93c:	e019      	b.n	800a972 <dwc_otg_core_init+0x11e>
		dev_if->perio_tx_fifo_size[i] =
		    DWC_READ_REG32(&global_regs->dtxfsiz[i]) >> 16;
 800a93e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a940:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800a944:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a948:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a94a:	18d3      	adds	r3, r2, r3
 800a94c:	f103 0304 	add.w	r3, r3, #4
 800a950:	4618      	mov	r0, r3
 800a952:	f7fd f977 	bl	8007c44 <DWC_READ_REG32>
 800a956:	4603      	mov	r3, r0
 800a958:	ea4f 4313 	mov.w	r3, r3, lsr #16

	DWC_DEBUGPL(DBG_CIL, "num_dev_perio_in_ep=%d\n",
		    core_if->hwcfg4.b.num_dev_perio_in_ep);

	for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
		dev_if->perio_tx_fifo_size[i] =
 800a95c:	b299      	uxth	r1, r3
 800a95e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a960:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a962:	f102 0224 	add.w	r2, r2, #36	; 0x24
 800a966:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	dev_if->num_out_eps = calc_num_out_eps(core_if);

	DWC_DEBUGPL(DBG_CIL, "num_dev_perio_in_ep=%d\n",
		    core_if->hwcfg4.b.num_dev_perio_in_ep);

	for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
 800a96a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a96c:	f103 0301 	add.w	r3, r3, #1
 800a970:	637b      	str	r3, [r7, #52]	; 0x34
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800a978:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800a97c:	b2db      	uxtb	r3, r3
 800a97e:	461a      	mov	r2, r3
 800a980:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a982:	429a      	cmp	r2, r3
 800a984:	dcdb      	bgt.n	800a93e <dwc_otg_core_init+0xea>
		    DWC_READ_REG32(&global_regs->dtxfsiz[i]) >> 16;
		DWC_DEBUGPL(DBG_CIL, "Periodic Tx FIFO SZ #%d=0x%0x\n",
			    i, dev_if->perio_tx_fifo_size[i]);
	}

	for (i = 0; i < core_if->hwcfg4.b.num_in_eps; i++) {
 800a986:	f04f 0300 	mov.w	r3, #0
 800a98a:	637b      	str	r3, [r7, #52]	; 0x34
 800a98c:	e01b      	b.n	800a9c6 <dwc_otg_core_init+0x172>
		dev_if->tx_fifo_size[i] =
		    DWC_READ_REG32(&global_regs->dtxfsiz[i]) >> 16;
 800a98e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a990:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800a994:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a998:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a99a:	18d3      	adds	r3, r2, r3
 800a99c:	f103 0304 	add.w	r3, r3, #4
 800a9a0:	4618      	mov	r0, r3
 800a9a2:	f7fd f94f 	bl	8007c44 <DWC_READ_REG32>
 800a9a6:	4603      	mov	r3, r0
 800a9a8:	ea4f 4313 	mov.w	r3, r3, lsr #16
		DWC_DEBUGPL(DBG_CIL, "Periodic Tx FIFO SZ #%d=0x%0x\n",
			    i, dev_if->perio_tx_fifo_size[i]);
	}

	for (i = 0; i < core_if->hwcfg4.b.num_in_eps; i++) {
		dev_if->tx_fifo_size[i] =
 800a9ac:	b29a      	uxth	r2, r3
 800a9ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a9b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a9b2:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800a9b6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a9ba:	18cb      	adds	r3, r1, r3
 800a9bc:	80da      	strh	r2, [r3, #6]
		    DWC_READ_REG32(&global_regs->dtxfsiz[i]) >> 16;
		DWC_DEBUGPL(DBG_CIL, "Periodic Tx FIFO SZ #%d=0x%0x\n",
			    i, dev_if->perio_tx_fifo_size[i]);
	}

	for (i = 0; i < core_if->hwcfg4.b.num_in_eps; i++) {
 800a9be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a9c0:	f103 0301 	add.w	r3, r3, #1
 800a9c4:	637b      	str	r3, [r7, #52]	; 0x34
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800a9cc:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800a9d0:	b2db      	uxtb	r3, r3
 800a9d2:	461a      	mov	r2, r3
 800a9d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a9d6:	429a      	cmp	r2, r3
 800a9d8:	dcd9      	bgt.n	800a98e <dwc_otg_core_init+0x13a>
		    DWC_READ_REG32(&global_regs->dtxfsiz[i]) >> 16;
		DWC_DEBUGPL(DBG_CIL, "Tx FIFO SZ #%d=0x%0x\n",
			    i, dev_if->tx_fifo_size[i]);
	}

	core_if->total_fifo_size = core_if->hwcfg3.b.dfifo_depth;
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	f8b3 2056 	ldrh.w	r2, [r3, #86]	; 0x56
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	core_if->rx_fifo_size = DWC_READ_REG32(&global_regs->grxfsiz);
 800a9e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9e8:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800a9ec:	4618      	mov	r0, r3
 800a9ee:	f7fd f929 	bl	8007c44 <DWC_READ_REG32>
 800a9f2:	4603      	mov	r3, r0
 800a9f4:	b29a      	uxth	r2, r3
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
	core_if->nperio_tx_fifo_size =
	    DWC_READ_REG32(&global_regs->gnptxfsiz) >> 16;
 800a9fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9fe:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800aa02:	4618      	mov	r0, r3
 800aa04:	f7fd f91e 	bl	8007c44 <DWC_READ_REG32>
 800aa08:	4603      	mov	r3, r0
 800aa0a:	ea4f 4313 	mov.w	r3, r3, lsr #16
			    i, dev_if->tx_fifo_size[i]);
	}

	core_if->total_fifo_size = core_if->hwcfg3.b.dfifo_depth;
	core_if->rx_fifo_size = DWC_READ_REG32(&global_regs->grxfsiz);
	core_if->nperio_tx_fifo_size =
 800aa0e:	b29a      	uxth	r2, r3
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
		usbcfg.b.force_host_mode = 1;
		DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
#endif
#endif

	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) &&
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	695b      	ldr	r3, [r3, #20]
 800aa1c:	2b01      	cmp	r3, #1
 800aa1e:	f040 8082 	bne.w	800ab26 <dwc_otg_core_init+0x2d2>
	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
		usbcfg.b.force_host_mode = 1;
		DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
#endif
#endif

	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) &&
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d17b      	bne.n	800ab26 <dwc_otg_core_init+0x2d2>
	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
		/* If FS mode with FS PHY */

		/* core_init() is now called on every switch so only call the
		 * following for the first time through. */
		if (!core_if->phy_init_done) {
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	7d1b      	ldrb	r3, [r3, #20]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d11a      	bne.n	800aa6c <dwc_otg_core_init+0x218>
			core_if->phy_init_done = 1;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	f04f 0201 	mov.w	r2, #1
 800aa3c:	751a      	strb	r2, [r3, #20]
			DWC_DEBUGPL(DBG_CIL, "FS_PHY detected\n");
			usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 800aa3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa40:	f103 030c 	add.w	r3, r3, #12
 800aa44:	4618      	mov	r0, r3
 800aa46:	f7fd f8fd 	bl	8007c44 <DWC_READ_REG32>
 800aa4a:	4603      	mov	r3, r0
 800aa4c:	623b      	str	r3, [r7, #32]
			usbcfg.b.physel = 1;
 800aa4e:	6a3b      	ldr	r3, [r7, #32]
 800aa50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa54:	623b      	str	r3, [r7, #32]
			DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 800aa56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa58:	f103 020c 	add.w	r2, r3, #12
 800aa5c:	6a3b      	ldr	r3, [r7, #32]
 800aa5e:	4610      	mov	r0, r2
 800aa60:	4619      	mov	r1, r3
 800aa62:	f7fd f8fb 	bl	8007c5c <DWC_WRITE_REG32>

			/* Reset after a PHY select */
			dwc_otg_core_reset(core_if);
 800aa66:	6878      	ldr	r0, [r7, #4]
 800aa68:	f003 fbf0 	bl	800e24c <dwc_otg_core_reset>
		}
		dctl_data_t dctl = { .d32 = core_if->dev_if->dev_global_regs->dctl };
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	689b      	ldr	r3, [r3, #8]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	685b      	ldr	r3, [r3, #4]
 800aa74:	617b      	str	r3, [r7, #20]
		dctl.b.sftdiscon = 1; /* Disconnect until we are finished */
 800aa76:	697b      	ldr	r3, [r7, #20]
 800aa78:	f043 0302 	orr.w	r3, r3, #2
 800aa7c:	617b      	str	r3, [r7, #20]
		core_if->dev_if->dev_global_regs->dctl = dctl.d32;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	689b      	ldr	r3, [r3, #8]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	697a      	ldr	r2, [r7, #20]
 800aa86:	605a      	str	r2, [r3, #4]

		/* Program DCFG.DevSpd or HCFG.FSLSPclkSel to 48Mhz in FS.      Also
		 * do this on HNP Dev/Host mode switches (done in dev_init and
		 * host_init). */

		if (dwc_otg_is_host_mode(core_if)) {
 800aa88:	6878      	ldr	r0, [r7, #4]
 800aa8a:	f003 fc4f 	bl	800e32c <dwc_otg_is_host_mode>
 800aa8e:	4603      	mov	r3, r0
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d003      	beq.n	800aa9c <dwc_otg_core_init+0x248>
			init_fslspclksel(core_if);
 800aa94:	6878      	ldr	r0, [r7, #4]
 800aa96:	f7ff fdcd 	bl	800a634 <init_fslspclksel>
 800aa9a:	e002      	b.n	800aaa2 <dwc_otg_core_init+0x24e>
		} else {
			init_devspd(core_if);
 800aa9c:	6878      	ldr	r0, [r7, #4]
 800aa9e:	f7ff fe0f 	bl	800a6c0 <init_devspd>
		}

		if (core_if->core_params->i2c_enable) {
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	f000 8083 	beq.w	800abb6 <dwc_otg_core_init+0x362>
			DWC_DEBUGPL(DBG_CIL, "FS_PHY Enabling I2c\n");
			/* Program GUSBCFG.OtgUtmifsSel to I2C */
			usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 800aab0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aab2:	f103 030c 	add.w	r3, r3, #12
 800aab6:	4618      	mov	r0, r3
 800aab8:	f7fd f8c4 	bl	8007c44 <DWC_READ_REG32>
 800aabc:	4603      	mov	r3, r0
 800aabe:	623b      	str	r3, [r7, #32]
			usbcfg.b.otgutmifssel = 1;
 800aac0:	6a3b      	ldr	r3, [r7, #32]
 800aac2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aac6:	623b      	str	r3, [r7, #32]
			DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 800aac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aaca:	f103 020c 	add.w	r2, r3, #12
 800aace:	6a3b      	ldr	r3, [r7, #32]
 800aad0:	4610      	mov	r0, r2
 800aad2:	4619      	mov	r1, r3
 800aad4:	f7fd f8c2 	bl	8007c5c <DWC_WRITE_REG32>

			/* Program GI2CCTL.I2CEn */
			i2cctl.d32 = DWC_READ_REG32(&global_regs->gi2cctl);
 800aad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aada:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800aade:	4618      	mov	r0, r3
 800aae0:	f7fd f8b0 	bl	8007c44 <DWC_READ_REG32>
 800aae4:	4603      	mov	r3, r0
 800aae6:	61fb      	str	r3, [r7, #28]
			i2cctl.b.i2cdevaddr = 1;
 800aae8:	69fb      	ldr	r3, [r7, #28]
 800aaea:	f04f 0201 	mov.w	r2, #1
 800aaee:	f362 639b 	bfi	r3, r2, #26, #2
 800aaf2:	61fb      	str	r3, [r7, #28]
			i2cctl.b.i2cen = 0;
 800aaf4:	69fb      	ldr	r3, [r7, #28]
 800aaf6:	f36f 53d7 	bfc	r3, #23, #1
 800aafa:	61fb      	str	r3, [r7, #28]
			DWC_WRITE_REG32(&global_regs->gi2cctl, i2cctl.d32);
 800aafc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aafe:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ab02:	69fb      	ldr	r3, [r7, #28]
 800ab04:	4610      	mov	r0, r2
 800ab06:	4619      	mov	r1, r3
 800ab08:	f7fd f8a8 	bl	8007c5c <DWC_WRITE_REG32>
			i2cctl.b.i2cen = 1;
 800ab0c:	69fb      	ldr	r3, [r7, #28]
 800ab0e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800ab12:	61fb      	str	r3, [r7, #28]
			DWC_WRITE_REG32(&global_regs->gi2cctl, i2cctl.d32);
 800ab14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab16:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ab1a:	69fb      	ldr	r3, [r7, #28]
 800ab1c:	4610      	mov	r0, r2
 800ab1e:	4619      	mov	r1, r3
 800ab20:	f7fd f89c 	bl	8007c5c <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
#endif
#endif

	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) &&
	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
 800ab24:	e047      	b.n	800abb6 <dwc_otg_core_init+0x362>
		}

	} /* endif speed == DWC_SPEED_PARAM_FULL */
	else {
		/* High speed PHY. */
		if (!core_if->phy_init_done) {
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	7d1b      	ldrb	r3, [r3, #20]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d144      	bne.n	800abb8 <dwc_otg_core_init+0x364>
			core_if->phy_init_done = 1;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	f04f 0201 	mov.w	r2, #1
 800ab34:	751a      	strb	r2, [r3, #20]
			/* HS PHY parameters.  These parameters are preserved
			 * during soft reset so only program the first time.  Do
			 * a soft reset immediately after setting phyif.  */

			if (core_if->core_params->phy_type == 2) {
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab3e:	2b02      	cmp	r3, #2
 800ab40:	d114      	bne.n	800ab6c <dwc_otg_core_init+0x318>
				/* ULPI interface */
				usbcfg.b.ulpi_utmi_sel = 1;
 800ab42:	6a3b      	ldr	r3, [r7, #32]
 800ab44:	f043 0310 	orr.w	r3, r3, #16
 800ab48:	623b      	str	r3, [r7, #32]
				usbcfg.b.phyif = 0;
 800ab4a:	6a3b      	ldr	r3, [r7, #32]
 800ab4c:	f36f 03c3 	bfc	r3, #3, #1
 800ab50:	623b      	str	r3, [r7, #32]
				usbcfg.b.ddrsel =
				    core_if->core_params->phy_ulpi_ddr;
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90

			if (core_if->core_params->phy_type == 2) {
				/* ULPI interface */
				usbcfg.b.ulpi_utmi_sel = 1;
				usbcfg.b.phyif = 0;
				usbcfg.b.ddrsel =
 800ab5a:	b2db      	uxtb	r3, r3
 800ab5c:	f003 0301 	and.w	r3, r3, #1
 800ab60:	b2da      	uxtb	r2, r3
 800ab62:	6a3b      	ldr	r3, [r7, #32]
 800ab64:	f362 13c7 	bfi	r3, r2, #7, #1
 800ab68:	623b      	str	r3, [r7, #32]
 800ab6a:	e018      	b.n	800ab9e <dwc_otg_core_init+0x34a>
				    core_if->core_params->phy_ulpi_ddr;
			} else if (core_if->core_params->phy_type == 1) {
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab74:	2b01      	cmp	r3, #1
 800ab76:	d112      	bne.n	800ab9e <dwc_otg_core_init+0x34a>
				/* UTMI+ interface */
				usbcfg.b.ulpi_utmi_sel = 0;
 800ab78:	6a3b      	ldr	r3, [r7, #32]
 800ab7a:	f36f 1304 	bfc	r3, #4, #1
 800ab7e:	623b      	str	r3, [r7, #32]
				if (core_if->core_params->phy_utmi_width == 16) {
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ab88:	2b10      	cmp	r3, #16
 800ab8a:	d104      	bne.n	800ab96 <dwc_otg_core_init+0x342>
					usbcfg.b.phyif = 1;
 800ab8c:	6a3b      	ldr	r3, [r7, #32]
 800ab8e:	f043 0308 	orr.w	r3, r3, #8
 800ab92:	623b      	str	r3, [r7, #32]
 800ab94:	e003      	b.n	800ab9e <dwc_otg_core_init+0x34a>

				} else {
					usbcfg.b.phyif = 0;
 800ab96:	6a3b      	ldr	r3, [r7, #32]
 800ab98:	f36f 03c3 	bfc	r3, #3, #1
 800ab9c:	623b      	str	r3, [r7, #32]
				}
			} else {
				DWC_ERROR("FS PHY TYPE\n");
			}
			DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 800ab9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aba0:	f103 020c 	add.w	r2, r3, #12
 800aba4:	6a3b      	ldr	r3, [r7, #32]
 800aba6:	4610      	mov	r0, r2
 800aba8:	4619      	mov	r1, r3
 800abaa:	f7fd f857 	bl	8007c5c <DWC_WRITE_REG32>
			/* Reset after setting the PHY parameters */
			dwc_otg_core_reset(core_if);
 800abae:	6878      	ldr	r0, [r7, #4]
 800abb0:	f003 fb4c 	bl	800e24c <dwc_otg_core_reset>
 800abb4:	e000      	b.n	800abb8 <dwc_otg_core_init+0x364>
		DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
#endif
#endif

	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) &&
	    (core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS)) {
 800abb6:	bf00      	nop
			dwc_otg_core_reset(core_if);

		}
	}

	if ((core_if->hwcfg2.b.hs_phy_type == 2) &&
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800abbe:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800abc2:	b2db      	uxtb	r3, r3
 800abc4:	2b80      	cmp	r3, #128	; 0x80
 800abc6:	d126      	bne.n	800ac16 <dwc_otg_core_init+0x3c2>
	    (core_if->hwcfg2.b.fs_phy_type == 1) &&
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800abce:	f003 0303 	and.w	r3, r3, #3
 800abd2:	b2db      	uxtb	r3, r3
			dwc_otg_core_reset(core_if);

		}
	}

	if ((core_if->hwcfg2.b.hs_phy_type == 2) &&
 800abd4:	2b01      	cmp	r3, #1
 800abd6:	d11e      	bne.n	800ac16 <dwc_otg_core_init+0x3c2>
	    (core_if->hwcfg2.b.fs_phy_type == 1) &&
	    (core_if->core_params->ulpi_fs_ls)) {
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c

		}
	}

	if ((core_if->hwcfg2.b.hs_phy_type == 2) &&
	    (core_if->hwcfg2.b.fs_phy_type == 1) &&
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d018      	beq.n	800ac16 <dwc_otg_core_init+0x3c2>
	    (core_if->core_params->ulpi_fs_ls)) {
		DWC_DEBUGPL(DBG_CIL, "Setting ULPI FSLS\n");
		usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 800abe4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abe6:	f103 030c 	add.w	r3, r3, #12
 800abea:	4618      	mov	r0, r3
 800abec:	f7fd f82a 	bl	8007c44 <DWC_READ_REG32>
 800abf0:	4603      	mov	r3, r0
 800abf2:	623b      	str	r3, [r7, #32]
		usbcfg.b.ulpi_fsls = 1;
 800abf4:	6a3b      	ldr	r3, [r7, #32]
 800abf6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800abfa:	623b      	str	r3, [r7, #32]
		usbcfg.b.ulpi_clk_sus_m = 1;
 800abfc:	6a3b      	ldr	r3, [r7, #32]
 800abfe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ac02:	623b      	str	r3, [r7, #32]
		DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 800ac04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac06:	f103 020c 	add.w	r2, r3, #12
 800ac0a:	6a3b      	ldr	r3, [r7, #32]
 800ac0c:	4610      	mov	r0, r2
 800ac0e:	4619      	mov	r1, r3
 800ac10:	f7fd f824 	bl	8007c5c <DWC_WRITE_REG32>
 800ac14:	e017      	b.n	800ac46 <dwc_otg_core_init+0x3f2>
	} else {
		usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 800ac16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac18:	f103 030c 	add.w	r3, r3, #12
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	f7fd f811 	bl	8007c44 <DWC_READ_REG32>
 800ac22:	4603      	mov	r3, r0
 800ac24:	623b      	str	r3, [r7, #32]
		usbcfg.b.ulpi_fsls = 0;
 800ac26:	6a3b      	ldr	r3, [r7, #32]
 800ac28:	f36f 4351 	bfc	r3, #17, #1
 800ac2c:	623b      	str	r3, [r7, #32]
		usbcfg.b.ulpi_clk_sus_m = 0;
 800ac2e:	6a3b      	ldr	r3, [r7, #32]
 800ac30:	f36f 43d3 	bfc	r3, #19, #1
 800ac34:	623b      	str	r3, [r7, #32]
		DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 800ac36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac38:	f103 020c 	add.w	r2, r3, #12
 800ac3c:	6a3b      	ldr	r3, [r7, #32]
 800ac3e:	4610      	mov	r0, r2
 800ac40:	4619      	mov	r1, r3
 800ac42:	f7fd f80b 	bl	8007c5c <DWC_WRITE_REG32>
	}

	/* Program the GAHBCFG Register. */
	switch (core_if->hwcfg2.b.architecture) {
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ac4c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800ac50:	b2db      	uxtb	r3, r3
 800ac52:	2b01      	cmp	r3, #1
 800ac54:	d016      	beq.n	800ac84 <dwc_otg_core_init+0x430>
 800ac56:	2b02      	cmp	r3, #2
 800ac58:	d04e      	beq.n	800acf8 <dwc_otg_core_init+0x4a4>
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d16b      	bne.n	800ad36 <dwc_otg_core_init+0x4e2>

	case DWC_SLAVE_ONLY_ARCH:
		DWC_DEBUGPL(DBG_CIL, "Slave Only Mode\n");
		ahbcfg.b.nptxfemplvl_txfemplvl =
 800ac5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac60:	f36f 13c7 	bfc	r3, #7, #1
 800ac64:	627b      	str	r3, [r7, #36]	; 0x24
		    DWC_GAHBCFG_TXFEMPTYLVL_HALFEMPTY;
		ahbcfg.b.ptxfemplvl = DWC_GAHBCFG_TXFEMPTYLVL_HALFEMPTY;
 800ac66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac68:	f36f 2308 	bfc	r3, #8, #1
 800ac6c:	627b      	str	r3, [r7, #36]	; 0x24
		core_if->dma_enable = 0;
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	f04f 0200 	mov.w	r2, #0
 800ac74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
		core_if->dma_desc_enable = 0;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	f04f 0200 	mov.w	r2, #0
 800ac7e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
		break;
 800ac82:	e058      	b.n	800ad36 <dwc_otg_core_init+0x4e2>

	case DWC_EXT_DMA_ARCH:
		DWC_DEBUGPL(DBG_CIL, "External DMA Mode\n");
		{
			uint8_t brst_sz = core_if->core_params->dma_burst_size;
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	691b      	ldr	r3, [r3, #16]
 800ac8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			ahbcfg.b.hburstlen = 0;
 800ac8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac90:	f36f 0344 	bfc	r3, #1, #4
 800ac94:	627b      	str	r3, [r7, #36]	; 0x24
			while (brst_sz > 1) {
 800ac96:	e012      	b.n	800acbe <dwc_otg_core_init+0x46a>
				ahbcfg.b.hburstlen++;
 800ac98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac9a:	f3c3 0343 	ubfx	r3, r3, #1, #4
 800ac9e:	b2db      	uxtb	r3, r3
 800aca0:	f103 0301 	add.w	r3, r3, #1
 800aca4:	f003 030f 	and.w	r3, r3, #15
 800aca8:	b2da      	uxtb	r2, r3
 800acaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acac:	f362 0344 	bfi	r3, r2, #1, #4
 800acb0:	627b      	str	r3, [r7, #36]	; 0x24
				brst_sz >>= 1;
 800acb2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800acb6:	ea4f 0353 	mov.w	r3, r3, lsr #1
 800acba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	case DWC_EXT_DMA_ARCH:
		DWC_DEBUGPL(DBG_CIL, "External DMA Mode\n");
		{
			uint8_t brst_sz = core_if->core_params->dma_burst_size;
			ahbcfg.b.hburstlen = 0;
			while (brst_sz > 1) {
 800acbe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800acc2:	2b01      	cmp	r3, #1
 800acc4:	d8e8      	bhi.n	800ac98 <dwc_otg_core_init+0x444>
				ahbcfg.b.hburstlen++;
				brst_sz >>= 1;
			}
		}
		core_if->dma_enable = (core_if->core_params->dma_enable != 0);
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	689b      	ldr	r3, [r3, #8]
 800accc:	2b00      	cmp	r3, #0
 800acce:	bf0c      	ite	eq
 800acd0:	2300      	moveq	r3, #0
 800acd2:	2301      	movne	r3, #1
 800acd4:	b2db      	uxtb	r3, r3
 800acd6:	461a      	mov	r2, r3
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
		core_if->dma_desc_enable =
		    (core_if->core_params->dma_desc_enable != 0);
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	68db      	ldr	r3, [r3, #12]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	bf0c      	ite	eq
 800ace8:	2300      	moveq	r3, #0
 800acea:	2301      	movne	r3, #1
 800acec:	b2db      	uxtb	r3, r3
 800acee:	461a      	mov	r2, r3
				ahbcfg.b.hburstlen++;
				brst_sz >>= 1;
			}
		}
		core_if->dma_enable = (core_if->core_params->dma_enable != 0);
		core_if->dma_desc_enable =
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
		    (core_if->core_params->dma_desc_enable != 0);
		break;
 800acf6:	e01e      	b.n	800ad36 <dwc_otg_core_init+0x4e2>

	case DWC_INT_DMA_ARCH:
		DWC_DEBUGPL(DBG_CIL, "Internal DMA Mode\n");
		ahbcfg.b.hburstlen = DWC_GAHBCFG_INT_DMA_BURST_INCR;
 800acf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acfa:	f04f 0201 	mov.w	r2, #1
 800acfe:	f362 0344 	bfi	r3, r2, #1, #4
 800ad02:	627b      	str	r3, [r7, #36]	; 0x24
		core_if->dma_enable = (core_if->core_params->dma_enable != 0);
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	689b      	ldr	r3, [r3, #8]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	bf0c      	ite	eq
 800ad0e:	2300      	moveq	r3, #0
 800ad10:	2301      	movne	r3, #1
 800ad12:	b2db      	uxtb	r3, r3
 800ad14:	461a      	mov	r2, r3
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
		core_if->dma_desc_enable =
		    (core_if->core_params->dma_desc_enable != 0);
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	68db      	ldr	r3, [r3, #12]
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	bf0c      	ite	eq
 800ad26:	2300      	moveq	r3, #0
 800ad28:	2301      	movne	r3, #1
 800ad2a:	b2db      	uxtb	r3, r3
 800ad2c:	461a      	mov	r2, r3

	case DWC_INT_DMA_ARCH:
		DWC_DEBUGPL(DBG_CIL, "Internal DMA Mode\n");
		ahbcfg.b.hburstlen = DWC_GAHBCFG_INT_DMA_BURST_INCR;
		core_if->dma_enable = (core_if->core_params->dma_enable != 0);
		core_if->dma_desc_enable =
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
		    (core_if->core_params->dma_desc_enable != 0);
		break;
 800ad34:	bf00      	nop

	}
	if (core_if->dma_enable) {
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d104      	bne.n	800ad4a <dwc_otg_core_init+0x4f6>
			DWC_PRINTF("Using Buffer DMA mode\n");

		}
	} else {
		DWC_PRINTF("Using Slave mode\n");
		core_if->dma_desc_enable = 0;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	f04f 0200 	mov.w	r2, #0
 800ad46:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	}

	ahbcfg.b.dmaenable = core_if->dma_enable;
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800ad50:	f003 0301 	and.w	r3, r3, #1
 800ad54:	b2da      	uxtb	r2, r3
 800ad56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad58:	f362 1345 	bfi	r3, r2, #5, #1
 800ad5c:	627b      	str	r3, [r7, #36]	; 0x24
	DWC_WRITE_REG32(&global_regs->gahbcfg, ahbcfg.d32);
 800ad5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad60:	f103 0208 	add.w	r2, r3, #8
 800ad64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad66:	4610      	mov	r0, r2
 800ad68:	4619      	mov	r1, r3
 800ad6a:	f7fc ff77 	bl	8007c5c <DWC_WRITE_REG32>

	core_if->en_multiple_tx_fifo = core_if->hwcfg4.b.ded_fifo_en;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800ad74:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800ad78:	b2db      	uxtb	r3, r3
 800ad7a:	461a      	mov	r2, r3
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a

	core_if->pti_enh_enable = core_if->core_params->pti_enable != 0;
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	bf0c      	ite	eq
 800ad8e:	2300      	moveq	r3, #0
 800ad90:	2301      	movne	r3, #1
 800ad92:	b2db      	uxtb	r3, r3
 800ad94:	461a      	mov	r2, r3
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	core_if->multiproc_int_enable = core_if->core_params->mpi_enable;
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800ada4:	b2da      	uxtb	r2, r3
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
		   ((core_if->multiproc_int_enable) ? "enabled" : "disabled"));

	/*
	 * Program the GUSBCFG register.
	 */
	usbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 800adac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adae:	f103 030c 	add.w	r3, r3, #12
 800adb2:	4618      	mov	r0, r3
 800adb4:	f7fc ff46 	bl	8007c44 <DWC_READ_REG32>
 800adb8:	4603      	mov	r3, r0
 800adba:	623b      	str	r3, [r7, #32]

	switch (core_if->hwcfg2.b.op_mode) {
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800adc2:	f3c3 0302 	ubfx	r3, r3, #0, #3
 800adc6:	b2db      	uxtb	r3, r3
 800adc8:	2b06      	cmp	r3, #6
 800adca:	d878      	bhi.n	800aebe <dwc_otg_core_init+0x66a>
 800adcc:	a201      	add	r2, pc, #4	; (adr r2, 800add4 <dwc_otg_core_init+0x580>)
 800adce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800add2:	bf00      	nop
 800add4:	0800adf1 	.word	0x0800adf1
 800add8:	0800ae23 	.word	0x0800ae23
 800addc:	0800ae45 	.word	0x0800ae45
 800ade0:	0800ae57 	.word	0x0800ae57
 800ade4:	0800ae79 	.word	0x0800ae79
 800ade8:	0800ae8b 	.word	0x0800ae8b
 800adec:	0800aead 	.word	0x0800aead
	case DWC_MODE_HNP_SRP_CAPABLE:
		usbcfg.b.hnpcap = (core_if->core_params->otg_cap ==
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	685b      	ldr	r3, [r3, #4]
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	bf14      	ite	ne
 800adfa:	2300      	movne	r3, #0
 800adfc:	2301      	moveq	r3, #1
 800adfe:	b2da      	uxtb	r2, r3
 800ae00:	6a3b      	ldr	r3, [r7, #32]
 800ae02:	f362 2349 	bfi	r3, r2, #9, #1
 800ae06:	623b      	str	r3, [r7, #32]
				   DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE);
		usbcfg.b.srpcap = (core_if->core_params->otg_cap !=
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	685b      	ldr	r3, [r3, #4]
 800ae0e:	2b02      	cmp	r3, #2
 800ae10:	bf0c      	ite	eq
 800ae12:	2300      	moveq	r3, #0
 800ae14:	2301      	movne	r3, #1
 800ae16:	b2da      	uxtb	r2, r3
 800ae18:	6a3b      	ldr	r3, [r7, #32]
 800ae1a:	f362 2308 	bfi	r3, r2, #8, #1
 800ae1e:	623b      	str	r3, [r7, #32]
				   DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE);
		break;
 800ae20:	e04d      	b.n	800aebe <dwc_otg_core_init+0x66a>

	case DWC_MODE_SRP_ONLY_CAPABLE:
		usbcfg.b.hnpcap = 0;
 800ae22:	6a3b      	ldr	r3, [r7, #32]
 800ae24:	f36f 2349 	bfc	r3, #9, #1
 800ae28:	623b      	str	r3, [r7, #32]
		usbcfg.b.srpcap = (core_if->core_params->otg_cap !=
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	685b      	ldr	r3, [r3, #4]
 800ae30:	2b02      	cmp	r3, #2
 800ae32:	bf0c      	ite	eq
 800ae34:	2300      	moveq	r3, #0
 800ae36:	2301      	movne	r3, #1
 800ae38:	b2da      	uxtb	r2, r3
 800ae3a:	6a3b      	ldr	r3, [r7, #32]
 800ae3c:	f362 2308 	bfi	r3, r2, #8, #1
 800ae40:	623b      	str	r3, [r7, #32]
				   DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE);
		break;
 800ae42:	e03c      	b.n	800aebe <dwc_otg_core_init+0x66a>

	case DWC_MODE_NO_HNP_SRP_CAPABLE:
		usbcfg.b.hnpcap = 0;
 800ae44:	6a3b      	ldr	r3, [r7, #32]
 800ae46:	f36f 2349 	bfc	r3, #9, #1
 800ae4a:	623b      	str	r3, [r7, #32]
		usbcfg.b.srpcap = 0;
 800ae4c:	6a3b      	ldr	r3, [r7, #32]
 800ae4e:	f36f 2308 	bfc	r3, #8, #1
 800ae52:	623b      	str	r3, [r7, #32]
		break;
 800ae54:	e033      	b.n	800aebe <dwc_otg_core_init+0x66a>

	case DWC_MODE_SRP_CAPABLE_DEVICE:
		usbcfg.b.hnpcap = 0;
 800ae56:	6a3b      	ldr	r3, [r7, #32]
 800ae58:	f36f 2349 	bfc	r3, #9, #1
 800ae5c:	623b      	str	r3, [r7, #32]
		usbcfg.b.srpcap = (core_if->core_params->otg_cap !=
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	685b      	ldr	r3, [r3, #4]
 800ae64:	2b02      	cmp	r3, #2
 800ae66:	bf0c      	ite	eq
 800ae68:	2300      	moveq	r3, #0
 800ae6a:	2301      	movne	r3, #1
 800ae6c:	b2da      	uxtb	r2, r3
 800ae6e:	6a3b      	ldr	r3, [r7, #32]
 800ae70:	f362 2308 	bfi	r3, r2, #8, #1
 800ae74:	623b      	str	r3, [r7, #32]
				   DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE);
		break;
 800ae76:	e022      	b.n	800aebe <dwc_otg_core_init+0x66a>

	case DWC_MODE_NO_SRP_CAPABLE_DEVICE:
		usbcfg.b.hnpcap = 0;
 800ae78:	6a3b      	ldr	r3, [r7, #32]
 800ae7a:	f36f 2349 	bfc	r3, #9, #1
 800ae7e:	623b      	str	r3, [r7, #32]
		usbcfg.b.srpcap = 0;
 800ae80:	6a3b      	ldr	r3, [r7, #32]
 800ae82:	f36f 2308 	bfc	r3, #8, #1
 800ae86:	623b      	str	r3, [r7, #32]
		break;
 800ae88:	e019      	b.n	800aebe <dwc_otg_core_init+0x66a>

	case DWC_MODE_SRP_CAPABLE_HOST:
		usbcfg.b.hnpcap = 0;
 800ae8a:	6a3b      	ldr	r3, [r7, #32]
 800ae8c:	f36f 2349 	bfc	r3, #9, #1
 800ae90:	623b      	str	r3, [r7, #32]
		usbcfg.b.srpcap = (core_if->core_params->otg_cap !=
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	685b      	ldr	r3, [r3, #4]
 800ae98:	2b02      	cmp	r3, #2
 800ae9a:	bf0c      	ite	eq
 800ae9c:	2300      	moveq	r3, #0
 800ae9e:	2301      	movne	r3, #1
 800aea0:	b2da      	uxtb	r2, r3
 800aea2:	6a3b      	ldr	r3, [r7, #32]
 800aea4:	f362 2308 	bfi	r3, r2, #8, #1
 800aea8:	623b      	str	r3, [r7, #32]
				   DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE);
		break;
 800aeaa:	e008      	b.n	800aebe <dwc_otg_core_init+0x66a>

	case DWC_MODE_NO_SRP_CAPABLE_HOST:
		usbcfg.b.hnpcap = 0;
 800aeac:	6a3b      	ldr	r3, [r7, #32]
 800aeae:	f36f 2349 	bfc	r3, #9, #1
 800aeb2:	623b      	str	r3, [r7, #32]
		usbcfg.b.srpcap = 0;
 800aeb4:	6a3b      	ldr	r3, [r7, #32]
 800aeb6:	f36f 2308 	bfc	r3, #8, #1
 800aeba:	623b      	str	r3, [r7, #32]
		break;
 800aebc:	bf00      	nop
	}

	DWC_WRITE_REG32(&global_regs->gusbcfg, usbcfg.d32);
 800aebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aec0:	f103 020c 	add.w	r2, r3, #12
 800aec4:	6a3b      	ldr	r3, [r7, #32]
 800aec6:	4610      	mov	r0, r2
 800aec8:	4619      	mov	r1, r3
 800aeca:	f7fc fec7 	bl	8007c5c <DWC_WRITE_REG32>
		DWC_MODIFY_REG32(&core_if->core_global_regs->glpmcfg,
				 0, lpmcfg.d32);

	}
#endif
	if (core_if->core_params->ic_usb_cap) {
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d011      	beq.n	800aefe <dwc_otg_core_init+0x6aa>

		gusbcfg_data_t gusbcfg = {.d32 = 0 };
 800aeda:	f04f 0300 	mov.w	r3, #0
 800aede:	613b      	str	r3, [r7, #16]

		gusbcfg.b.ic_usb_cap = 1;
 800aee0:	693b      	ldr	r3, [r7, #16]
 800aee2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800aee6:	613b      	str	r3, [r7, #16]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gusbcfg,
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	685b      	ldr	r3, [r3, #4]
 800aeec:	f103 020c 	add.w	r2, r3, #12
 800aef0:	693b      	ldr	r3, [r7, #16]
 800aef2:	4610      	mov	r0, r2
 800aef4:	f04f 0100 	mov.w	r1, #0
 800aef8:	461a      	mov	r2, r3
 800aefa:	f7fc febd 	bl	8007c78 <DWC_MODIFY_REG32>
				 0, gusbcfg.d32);
	}
	{
		gotgctl_data_t gotgctl = {.d32 = 0 };
 800aefe:	f04f 0300 	mov.w	r3, #0
 800af02:	60fb      	str	r3, [r7, #12]

		gotgctl.b.otgver = core_if->core_params->otg_ver;
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800af0c:	b2db      	uxtb	r3, r3
 800af0e:	f003 0301 	and.w	r3, r3, #1
 800af12:	b2da      	uxtb	r2, r3
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	f362 5314 	bfi	r3, r2, #20, #1
 800af1a:	60fb      	str	r3, [r7, #12]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gotgctl, 0,
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	685b      	ldr	r3, [r3, #4]
 800af20:	461a      	mov	r2, r3
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	4610      	mov	r0, r2
 800af26:	f04f 0100 	mov.w	r1, #0
 800af2a:	461a      	mov	r2, r3
 800af2c:	f7fc fea4 	bl	8007c78 <DWC_MODIFY_REG32>
				 gotgctl.d32);
		/* Set OTG version supported */
		core_if->otg_ver = core_if->core_params->otg_ver;
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800af38:	461a      	mov	r2, r3
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
			   core_if->core_params->otg_ver, core_if->otg_ver);
	}
	

	/* Enable common interrupts */
	dwc_otg_enable_common_interrupts(core_if);
 800af40:	6878      	ldr	r0, [r7, #4]
 800af42:	f7fe fa81 	bl	8009448 <dwc_otg_enable_common_interrupts>

	/* Do device or host intialization based on mode during PCD
	 * and HCD initialization  */
	if (dwc_otg_is_host_mode(core_if)) {
 800af46:	6878      	ldr	r0, [r7, #4]
 800af48:	f003 f9f0 	bl	800e32c <dwc_otg_is_host_mode>
 800af4c:	4603      	mov	r3, r0
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d005      	beq.n	800af5e <dwc_otg_core_init+0x70a>
		DWC_DEBUGPL(DBG_ANY, "Host Mode\n");
		core_if->op_state = A_HOST;
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	f04f 0201 	mov.w	r2, #1
 800af58:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 800af5c:	e007      	b.n	800af6e <dwc_otg_core_init+0x71a>
	} else {
		DWC_DEBUGPL(DBG_ANY, "Device Mode\n");
		core_if->op_state = B_PERIPHERAL;
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	f04f 0204 	mov.w	r2, #4
 800af64:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
#ifdef DWC_DEVICE_ONLY
		dwc_otg_core_dev_init(core_if);
 800af68:	6878      	ldr	r0, [r7, #4]
 800af6a:	f000 f853 	bl	800b014 <dwc_otg_core_dev_init>
#endif
	}
}
 800af6e:	f107 0738 	add.w	r7, r7, #56	; 0x38
 800af72:	46bd      	mov	sp, r7
 800af74:	bd80      	pop	{r7, pc}
 800af76:	bf00      	nop

0800af78 <dwc_otg_enable_device_interrupts>:
 * This function enables the Device mode interrupts.
 *
 * @param core_if Programming view of DWC_otg controller
 */
void dwc_otg_enable_device_interrupts(dwc_otg_core_if_t * core_if)
{
 800af78:	b580      	push	{r7, lr}
 800af7a:	b084      	sub	sp, #16
 800af7c:	af00      	add	r7, sp, #0
 800af7e:	6078      	str	r0, [r7, #4]
	gintmsk_data_t intr_mask = {.d32 = 0 };
 800af80:	f04f 0300 	mov.w	r3, #0
 800af84:	60bb      	str	r3, [r7, #8]

	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	685b      	ldr	r3, [r3, #4]
 800af8a:	60fb      	str	r3, [r7, #12]

	DWC_DEBUGPL(DBG_CIL, "%s()\n", __func__);

	/* Disable all interrupts. */
	DWC_WRITE_REG32(&global_regs->gintmsk, 0);
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	f103 0318 	add.w	r3, r3, #24
 800af92:	4618      	mov	r0, r3
 800af94:	f04f 0100 	mov.w	r1, #0
 800af98:	f7fc fe60 	bl	8007c5c <DWC_WRITE_REG32>

	/* Clear any pending interrupts */
	DWC_WRITE_REG32(&global_regs->gintsts, 0xFFFFFFFF);
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	f103 0314 	add.w	r3, r3, #20
 800afa2:	4618      	mov	r0, r3
 800afa4:	f04f 31ff 	mov.w	r1, #4294967295
 800afa8:	f7fc fe58 	bl	8007c5c <DWC_WRITE_REG32>

	/* Enable the common interrupts */
	dwc_otg_enable_common_interrupts(core_if);
 800afac:	6878      	ldr	r0, [r7, #4]
 800afae:	f7fe fa4b 	bl	8009448 <dwc_otg_enable_common_interrupts>

	/* Enable interrupts */
	intr_mask.b.usbreset = 1;
 800afb2:	68bb      	ldr	r3, [r7, #8]
 800afb4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800afb8:	60bb      	str	r3, [r7, #8]
	intr_mask.b.enumdone = 1;
 800afba:	68bb      	ldr	r3, [r7, #8]
 800afbc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800afc0:	60bb      	str	r3, [r7, #8]

	if (!core_if->multiproc_int_enable) {
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d107      	bne.n	800afdc <dwc_otg_enable_device_interrupts+0x64>
		intr_mask.b.inepintr = 1;
 800afcc:	68bb      	ldr	r3, [r7, #8]
 800afce:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800afd2:	60bb      	str	r3, [r7, #8]
		intr_mask.b.outepintr = 1;
 800afd4:	68bb      	ldr	r3, [r7, #8]
 800afd6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800afda:	60bb      	str	r3, [r7, #8]
	}

	intr_mask.b.erlysuspend = 1;
 800afdc:	68bb      	ldr	r3, [r7, #8]
 800afde:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800afe2:	60bb      	str	r3, [r7, #8]

	if (core_if->en_multiple_tx_fifo == 0) {
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800afea:	2b00      	cmp	r3, #0
 800afec:	d103      	bne.n	800aff6 <dwc_otg_enable_device_interrupts+0x7e>
		intr_mask.b.epmismatch = 1;
 800afee:	68bb      	ldr	r3, [r7, #8]
 800aff0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aff4:	60bb      	str	r3, [r7, #8]
	intr_mask.b.eopframe = 1;
	intr_mask.b.incomplisoin = 1;
	intr_mask.b.incomplisoout = 1;
#endif

	DWC_MODIFY_REG32(&global_regs->gintmsk, intr_mask.d32, intr_mask.d32);
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	f103 0118 	add.w	r1, r3, #24
 800affc:	68ba      	ldr	r2, [r7, #8]
 800affe:	68bb      	ldr	r3, [r7, #8]
 800b000:	4608      	mov	r0, r1
 800b002:	4611      	mov	r1, r2
 800b004:	461a      	mov	r2, r3
 800b006:	f7fc fe37 	bl	8007c78 <DWC_MODIFY_REG32>

	DWC_DEBUGPL(DBG_CIL, "%s() gintmsk=%0x\n", __func__,
		    DWC_READ_REG32(&global_regs->gintmsk));
}
 800b00a:	f107 0710 	add.w	r7, r7, #16
 800b00e:	46bd      	mov	sp, r7
 800b010:	bd80      	pop	{r7, pc}
 800b012:	bf00      	nop

0800b014 <dwc_otg_core_dev_init>:
 *
 * @param core_if Programming view of DWC_otg controller
 *
 */
void dwc_otg_core_dev_init(dwc_otg_core_if_t * core_if)
{
 800b014:	b580      	push	{r7, lr}
 800b016:	b094      	sub	sp, #80	; 0x50
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
	int i;
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	685b      	ldr	r3, [r3, #4]
 800b020:	64bb      	str	r3, [r7, #72]	; 0x48
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	689b      	ldr	r3, [r3, #8]
 800b026:	647b      	str	r3, [r7, #68]	; 0x44
	dwc_otg_core_params_t *params = core_if->core_params;
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	643b      	str	r3, [r7, #64]	; 0x40

	dcfg_data_t dcfg = {.d32 = 0 };
 800b02e:	f04f 0300 	mov.w	r3, #0
 800b032:	637b      	str	r3, [r7, #52]	; 0x34
	grstctl_t resetctl = {.d32 = 0 };
 800b034:	f04f 0300 	mov.w	r3, #0
 800b038:	633b      	str	r3, [r7, #48]	; 0x30
	fifosize_data_t txfifosize;
	dthrctl_data_t dthrctl;
	fifosize_data_t ptxfifosize;
	uint16_t rxfsiz, nptxfsiz;

	gdfifocfg_data_t gdfifocfg = {.d32 = 0 };
 800b03a:	f04f 0300 	mov.w	r3, #0
 800b03e:	61fb      	str	r3, [r7, #28]
	//hwcfg3_data_t hwcfg3 = {.d32 = 0 };

	/* Restart the Phy Clock */
	DWC_WRITE_REG32(core_if->pcgcctl, 0);
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	69db      	ldr	r3, [r3, #28]
 800b044:	4618      	mov	r0, r3
 800b046:	f04f 0100 	mov.w	r1, #0
 800b04a:	f7fc fe07 	bl	8007c5c <DWC_WRITE_REG32>

	/* Device configuration register */
	init_devspd(core_if);
 800b04e:	6878      	ldr	r0, [r7, #4]
 800b050:	f7ff fb36 	bl	800a6c0 <init_devspd>
	dcfg.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->dcfg);
 800b054:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	4618      	mov	r0, r3
 800b05a:	f7fc fdf3 	bl	8007c44 <DWC_READ_REG32>
 800b05e:	4603      	mov	r3, r0
 800b060:	637b      	str	r3, [r7, #52]	; 0x34
	dcfg.b.descdma = (core_if->dma_desc_enable) ? 1 : 0;
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800b068:	2b00      	cmp	r3, #0
 800b06a:	bf0c      	ite	eq
 800b06c:	2300      	moveq	r3, #0
 800b06e:	2301      	movne	r3, #1
 800b070:	b2da      	uxtb	r2, r3
 800b072:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b074:	f362 53d7 	bfi	r3, r2, #23, #1
 800b078:	637b      	str	r3, [r7, #52]	; 0x34
	dcfg.b.perfrint = DWC_DCFG_FRAME_INTERVAL_80;
 800b07a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b07c:	f36f 23cc 	bfc	r3, #11, #2
 800b080:	637b      	str	r3, [r7, #52]	; 0x34

	DWC_WRITE_REG32(&dev_if->dev_global_regs->dcfg, dcfg.d32);
 800b082:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	461a      	mov	r2, r3
 800b088:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b08a:	4610      	mov	r0, r2
 800b08c:	4619      	mov	r1, r3
 800b08e:	f7fc fde5 	bl	8007c5c <DWC_WRITE_REG32>

	/* Configure data FIFO sizes */
	if (core_if->hwcfg2.b.dynamic_fifo && params->enable_dynamic_fifo) {
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800b098:	f003 0308 	and.w	r3, r3, #8
 800b09c:	b2db      	uxtb	r3, r3
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	f000 80ad 	beq.w	800b1fe <dwc_otg_core_dev_init+0x1ea>
 800b0a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b0a6:	6a1b      	ldr	r3, [r3, #32]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	f000 80a8 	beq.w	800b1fe <dwc_otg_core_dev_init+0x1ea>

#ifdef DWC_UTE_CFI
		core_if->pwron_rxfsiz = DWC_READ_REG32(&global_regs->grxfsiz);
		core_if->init_rxfsiz = params->dev_rx_fifo_size;
#endif
		rx_fifo_size = params->dev_rx_fifo_size;
 800b0ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b0b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0b2:	63fb      	str	r3, [r7, #60]	; 0x3c
		DWC_WRITE_REG32(&global_regs->grxfsiz, rx_fifo_size);
 800b0b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b0b6:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b0be:	f7fc fdcd 	bl	8007c5c <DWC_WRITE_REG32>

		DWC_DEBUGPL(DBG_CIL, "new grxfsiz=%08x\n",
			    DWC_READ_REG32(&global_regs->grxfsiz));

		/** Set Periodic Tx FIFO Mask all bits 0 */
		core_if->p_tx_msk = 0;
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	f04f 0200 	mov.w	r2, #0
 800b0c8:	671a      	str	r2, [r3, #112]	; 0x70

		/** Set Tx FIFO Mask all bits 0 */
		core_if->tx_msk = 0;
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	f04f 0200 	mov.w	r2, #0
 800b0d0:	675a      	str	r2, [r3, #116]	; 0x74

		if (core_if->en_multiple_tx_fifo == 0) {
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d148      	bne.n	800b16e <dwc_otg_core_dev_init+0x15a>
			/* Non-periodic Tx FIFO */
			DWC_DEBUGPL(DBG_CIL, "initial gnptxfsiz=%08x\n",
				    DWC_READ_REG32(&global_regs->gnptxfsiz));

			nptxfifosize.b.depth = params->dev_nperio_tx_fifo_size;
 800b0dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b0de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0e0:	b29a      	uxth	r2, r3
 800b0e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0e4:	f362 431f 	bfi	r3, r2, #16, #16
 800b0e8:	62fb      	str	r3, [r7, #44]	; 0x2c
			nptxfifosize.b.startaddr = params->dev_rx_fifo_size;
 800b0ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b0ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0ee:	b29b      	uxth	r3, r3
 800b0f0:	85bb      	strh	r3, [r7, #44]	; 0x2c

			DWC_WRITE_REG32(&global_regs->gnptxfsiz,
 800b0f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b0f4:	f103 0228 	add.w	r2, r3, #40	; 0x28
 800b0f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0fa:	4610      	mov	r0, r2
 800b0fc:	4619      	mov	r1, r3
 800b0fe:	f7fc fdad 	bl	8007c5c <DWC_WRITE_REG32>
			 * dev_perio_tx_fifo_size array and the FIFO size registers in
			 * the dptxfsiz array run from 0 to 14.
			 */
			/** @todo Finish debug of this */
			ptxfifosize.b.startaddr =
			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 800b102:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800b104:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
			 * Indexes of the FIFO size module parameters in the
			 * dev_perio_tx_fifo_size array and the FIFO size registers in
			 * the dptxfsiz array run from 0 to 14.
			 */
			/** @todo Finish debug of this */
			ptxfifosize.b.startaddr =
 800b106:	18d3      	adds	r3, r2, r3
 800b108:	b29b      	uxth	r3, r3
 800b10a:	843b      	strh	r3, [r7, #32]
			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;
			for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
 800b10c:	f04f 0300 	mov.w	r3, #0
 800b110:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b112:	e021      	b.n	800b158 <dwc_otg_core_dev_init+0x144>
				ptxfifosize.b.depth =
				    params->dev_perio_tx_fifo_size[i];
 800b114:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b116:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b118:	f102 020c 	add.w	r2, r2, #12
 800b11c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
			 */
			/** @todo Finish debug of this */
			ptxfifosize.b.startaddr =
			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;
			for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
				ptxfifosize.b.depth =
 800b120:	b29a      	uxth	r2, r3
 800b122:	6a3b      	ldr	r3, [r7, #32]
 800b124:	f362 431f 	bfi	r3, r2, #16, #16
 800b128:	623b      	str	r3, [r7, #32]
				    params->dev_perio_tx_fifo_size[i];
				DWC_DEBUGPL(DBG_CIL,
					    "initial dtxfsiz[%d]=%08x\n", i,
					    DWC_READ_REG32(&global_regs->dtxfsiz
							   [i]));
				DWC_WRITE_REG32(&global_regs->dtxfsiz[i],
 800b12a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b12c:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800b130:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b134:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b136:	18d3      	adds	r3, r2, r3
 800b138:	f103 0204 	add.w	r2, r3, #4
 800b13c:	6a3b      	ldr	r3, [r7, #32]
 800b13e:	4610      	mov	r0, r2
 800b140:	4619      	mov	r1, r3
 800b142:	f7fc fd8b 	bl	8007c5c <DWC_WRITE_REG32>
						ptxfifosize.d32);
				DWC_DEBUGPL(DBG_CIL, "new dtxfsiz[%d]=%08x\n",
					    i,
					    DWC_READ_REG32(&global_regs->dtxfsiz
							   [i]));
				ptxfifosize.b.startaddr += ptxfifosize.b.depth;
 800b146:	8c3a      	ldrh	r2, [r7, #32]
 800b148:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b14a:	18d3      	adds	r3, r2, r3
 800b14c:	b29b      	uxth	r3, r3
 800b14e:	843b      	strh	r3, [r7, #32]
			 * the dptxfsiz array run from 0 to 14.
			 */
			/** @todo Finish debug of this */
			ptxfifosize.b.startaddr =
			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;
			for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; i++) {
 800b150:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b152:	f103 0301 	add.w	r3, r3, #1
 800b156:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800b15e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800b162:	b2db      	uxtb	r3, r3
 800b164:	461a      	mov	r2, r3
 800b166:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b168:	429a      	cmp	r2, r3
 800b16a:	dcd3      	bgt.n	800b114 <dwc_otg_core_dev_init+0x100>
 800b16c:	e047      	b.n	800b1fe <dwc_otg_core_dev_init+0x1ea>
			core_if->pwron_gnptxfsiz =
			    (DWC_READ_REG32(&global_regs->gnptxfsiz) >> 16);
			core_if->init_gnptxfsiz =
			    params->dev_nperio_tx_fifo_size;
#endif
			nptxfifosize.b.depth = params->dev_nperio_tx_fifo_size;
 800b16e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b172:	b29a      	uxth	r2, r3
 800b174:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b176:	f362 431f 	bfi	r3, r2, #16, #16
 800b17a:	62fb      	str	r3, [r7, #44]	; 0x2c
			nptxfifosize.b.startaddr = params->dev_rx_fifo_size;
 800b17c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b17e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b180:	b29b      	uxth	r3, r3
 800b182:	85bb      	strh	r3, [r7, #44]	; 0x2c

			DWC_WRITE_REG32(&global_regs->gnptxfsiz,
 800b184:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b186:	f103 0228 	add.w	r2, r3, #40	; 0x28
 800b18a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b18c:	4610      	mov	r0, r2
 800b18e:	4619      	mov	r1, r3
 800b190:	f7fc fd64 	bl	8007c5c <DWC_WRITE_REG32>

			DWC_DEBUGPL(DBG_CIL, "new gnptxfsiz=%08x\n",
				    DWC_READ_REG32(&global_regs->gnptxfsiz));

			txfifosize.b.startaddr =
			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 800b194:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800b196:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
					nptxfifosize.d32);

			DWC_DEBUGPL(DBG_CIL, "new gnptxfsiz=%08x\n",
				    DWC_READ_REG32(&global_regs->gnptxfsiz));

			txfifosize.b.startaddr =
 800b198:	18d3      	adds	r3, r2, r3
 800b19a:	b29b      	uxth	r3, r3
 800b19c:	853b      	strh	r3, [r7, #40]	; 0x28
			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;

			for (i = 0; i < core_if->hwcfg4.b.num_in_eps; i++) {
 800b19e:	f04f 0300 	mov.w	r3, #0
 800b1a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b1a4:	e021      	b.n	800b1ea <dwc_otg_core_dev_init+0x1d6>

				txfifosize.b.depth =
				    params->dev_tx_fifo_size[i];
 800b1a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b1a8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b1aa:	f102 022a 	add.w	r2, r2, #42	; 0x2a
 800b1ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
			txfifosize.b.startaddr =
			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;

			for (i = 0; i < core_if->hwcfg4.b.num_in_eps; i++) {

				txfifosize.b.depth =
 800b1b2:	b29a      	uxth	r2, r3
 800b1b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1b6:	f362 431f 	bfi	r3, r2, #16, #16
 800b1ba:	62bb      	str	r3, [r7, #40]	; 0x28
				    (DWC_READ_REG32
				     (&global_regs->dtxfsiz[i]) >> 16);
				core_if->init_txfsiz[i] =
				    params->dev_tx_fifo_size[i];
#endif
				DWC_WRITE_REG32(&global_regs->dtxfsiz[i],
 800b1bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b1be:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800b1c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b1c6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b1c8:	18d3      	adds	r3, r2, r3
 800b1ca:	f103 0204 	add.w	r2, r3, #4
 800b1ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1d0:	4610      	mov	r0, r2
 800b1d2:	4619      	mov	r1, r3
 800b1d4:	f7fc fd42 	bl	8007c5c <DWC_WRITE_REG32>
					    "new dtxfsiz[%d]=%08x\n",
					    i,
					    DWC_READ_REG32(&global_regs->dtxfsiz
							   [i]));

				txfifosize.b.startaddr += txfifosize.b.depth;
 800b1d8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800b1da:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800b1dc:	18d3      	adds	r3, r2, r3
 800b1de:	b29b      	uxth	r3, r3
 800b1e0:	853b      	strh	r3, [r7, #40]	; 0x28
				    DWC_READ_REG32(&global_regs->gnptxfsiz));

			txfifosize.b.startaddr =
			    nptxfifosize.b.startaddr + nptxfifosize.b.depth;

			for (i = 0; i < core_if->hwcfg4.b.num_in_eps; i++) {
 800b1e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b1e4:	f103 0301 	add.w	r3, r3, #1
 800b1e8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800b1f0:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800b1f4:	b2db      	uxtb	r3, r3
 800b1f6:	461a      	mov	r2, r3
 800b1f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b1fa:	429a      	cmp	r2, r3
 800b1fc:	dcd3      	bgt.n	800b1a6 <dwc_otg_core_dev_init+0x192>
			}
		}
	}

	/* Calculating DFIFOCFG for Device mode to include RxFIFO and NPTXFIFO */
	gdfifocfg.d32 = DWC_READ_REG32(&global_regs->gdfifocfg);
 800b1fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b200:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 800b204:	4618      	mov	r0, r3
 800b206:	f7fc fd1d 	bl	8007c44 <DWC_READ_REG32>
 800b20a:	4603      	mov	r3, r0
 800b20c:	61fb      	str	r3, [r7, #28]
	//hwcfg3.d32 = DWC_READ_REG32(&global_regs->ghwcfg3);
	gdfifocfg.b.gdfifocfg = (DWC_READ_REG32(&global_regs->ghwcfg3) >> 16);
 800b20e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b210:	f103 034c 	add.w	r3, r3, #76	; 0x4c
 800b214:	4618      	mov	r0, r3
 800b216:	f7fc fd15 	bl	8007c44 <DWC_READ_REG32>
 800b21a:	4603      	mov	r3, r0
 800b21c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800b220:	b29b      	uxth	r3, r3
 800b222:	83bb      	strh	r3, [r7, #28]
	DWC_WRITE_REG32(&global_regs->gdfifocfg, gdfifocfg.d32);
 800b224:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b226:	f103 025c 	add.w	r2, r3, #92	; 0x5c
 800b22a:	69fb      	ldr	r3, [r7, #28]
 800b22c:	4610      	mov	r0, r2
 800b22e:	4619      	mov	r1, r3
 800b230:	f7fc fd14 	bl	8007c5c <DWC_WRITE_REG32>
	rxfsiz = (DWC_READ_REG32(&global_regs->grxfsiz) & 0x0000ffff);
 800b234:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b236:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800b23a:	4618      	mov	r0, r3
 800b23c:	f7fc fd02 	bl	8007c44 <DWC_READ_REG32>
 800b240:	4603      	mov	r3, r0
 800b242:	877b      	strh	r3, [r7, #58]	; 0x3a
	nptxfsiz = (DWC_READ_REG32(&global_regs->gnptxfsiz) >> 16);
 800b244:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b246:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800b24a:	4618      	mov	r0, r3
 800b24c:	f7fc fcfa 	bl	8007c44 <DWC_READ_REG32>
 800b250:	4603      	mov	r3, r0
 800b252:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800b256:	873b      	strh	r3, [r7, #56]	; 0x38
	gdfifocfg.b.epinfobase = rxfsiz + nptxfsiz;
 800b258:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800b25a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800b25c:	18d3      	adds	r3, r2, r3
 800b25e:	b29a      	uxth	r2, r3
 800b260:	69fb      	ldr	r3, [r7, #28]
 800b262:	f362 431f 	bfi	r3, r2, #16, #16
 800b266:	61fb      	str	r3, [r7, #28]
	DWC_WRITE_REG32(&global_regs->gdfifocfg, gdfifocfg.d32);
 800b268:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b26a:	f103 025c 	add.w	r2, r3, #92	; 0x5c
 800b26e:	69fb      	ldr	r3, [r7, #28]
 800b270:	4610      	mov	r0, r2
 800b272:	4619      	mov	r1, r3
 800b274:	f7fc fcf2 	bl	8007c5c <DWC_WRITE_REG32>

	/* Flush the FIFOs */
	dwc_otg_flush_tx_fifo(core_if, 0x10);	/* all Tx FIFOs */
 800b278:	6878      	ldr	r0, [r7, #4]
 800b27a:	f04f 0110 	mov.w	r1, #16
 800b27e:	f002 ff5f 	bl	800e140 <dwc_otg_flush_tx_fifo>
	dwc_otg_flush_rx_fifo(core_if);
 800b282:	6878      	ldr	r0, [r7, #4]
 800b284:	f002 ffa4 	bl	800e1d0 <dwc_otg_flush_rx_fifo>

	/* Flush the Learning Queue. */
	resetctl.b.intknqflsh = 1;
 800b288:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b28a:	f043 0308 	orr.w	r3, r3, #8
 800b28e:	633b      	str	r3, [r7, #48]	; 0x30
	DWC_WRITE_REG32(&core_if->core_global_regs->grstctl, resetctl.d32);
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	685b      	ldr	r3, [r3, #4]
 800b294:	f103 0210 	add.w	r2, r3, #16
 800b298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b29a:	4610      	mov	r0, r2
 800b29c:	4619      	mov	r1, r3
 800b29e:	f7fc fcdd 	bl	8007c5c <DWC_WRITE_REG32>

	/* Clear all pending Device Interrupts */
	/** @todo - if the condition needed to be checked
	 *  or in any case all pending interrutps should be cleared?
     */
	if (core_if->multiproc_int_enable) {
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d04c      	beq.n	800b346 <dwc_otg_core_dev_init+0x332>
		for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 800b2ac:	f04f 0300 	mov.w	r3, #0
 800b2b0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b2b2:	e010      	b.n	800b2d6 <dwc_otg_core_dev_init+0x2c2>
			DWC_WRITE_REG32(&dev_if->
 800b2b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b2b6:	681a      	ldr	r2, [r3, #0]
 800b2b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b2ba:	f103 0310 	add.w	r3, r3, #16
 800b2be:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b2c2:	18d3      	adds	r3, r2, r3
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	f04f 0100 	mov.w	r1, #0
 800b2ca:	f7fc fcc7 	bl	8007c5c <DWC_WRITE_REG32>
	/* Clear all pending Device Interrupts */
	/** @todo - if the condition needed to be checked
	 *  or in any case all pending interrutps should be cleared?
     */
	if (core_if->multiproc_int_enable) {
		for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
 800b2ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b2d0:	f103 0301 	add.w	r3, r3, #1
 800b2d4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	689b      	ldr	r3, [r3, #8]
 800b2da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b2de:	461a      	mov	r2, r3
 800b2e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b2e2:	429a      	cmp	r2, r3
 800b2e4:	dce6      	bgt.n	800b2b4 <dwc_otg_core_dev_init+0x2a0>
			DWC_WRITE_REG32(&dev_if->
					dev_global_regs->diepeachintmsk[i], 0);
		}

		for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 800b2e6:	f04f 0300 	mov.w	r3, #0
 800b2ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b2ec:	e010      	b.n	800b310 <dwc_otg_core_dev_init+0x2fc>
			DWC_WRITE_REG32(&dev_if->
 800b2ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b2f0:	681a      	ldr	r2, [r3, #0]
 800b2f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b2f4:	f103 0318 	add.w	r3, r3, #24
 800b2f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b2fc:	18d3      	adds	r3, r2, r3
 800b2fe:	4618      	mov	r0, r3
 800b300:	f04f 0100 	mov.w	r1, #0
 800b304:	f7fc fcaa 	bl	8007c5c <DWC_WRITE_REG32>
		for (i = 0; i < core_if->dev_if->num_in_eps; ++i) {
			DWC_WRITE_REG32(&dev_if->
					dev_global_regs->diepeachintmsk[i], 0);
		}

		for (i = 0; i < core_if->dev_if->num_out_eps; ++i) {
 800b308:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b30a:	f103 0301 	add.w	r3, r3, #1
 800b30e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	689b      	ldr	r3, [r3, #8]
 800b314:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800b318:	461a      	mov	r2, r3
 800b31a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b31c:	429a      	cmp	r2, r3
 800b31e:	dce6      	bgt.n	800b2ee <dwc_otg_core_dev_init+0x2da>
			DWC_WRITE_REG32(&dev_if->
					dev_global_regs->doepeachintmsk[i], 0);
		}

		DWC_WRITE_REG32(&dev_if->dev_global_regs->deachint, 0xFFFFFFFF);
 800b320:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	f103 0338 	add.w	r3, r3, #56	; 0x38
 800b328:	4618      	mov	r0, r3
 800b32a:	f04f 31ff 	mov.w	r1, #4294967295
 800b32e:	f7fc fc95 	bl	8007c5c <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->dev_global_regs->deachintmsk, 0);
 800b332:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 800b33a:	4618      	mov	r0, r3
 800b33c:	f04f 0100 	mov.w	r1, #0
 800b340:	f7fc fc8c 	bl	8007c5c <DWC_WRITE_REG32>
 800b344:	e023      	b.n	800b38e <dwc_otg_core_dev_init+0x37a>
	} else {
		DWC_WRITE_REG32(&dev_if->dev_global_regs->diepmsk, 0);
 800b346:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	f103 0310 	add.w	r3, r3, #16
 800b34e:	4618      	mov	r0, r3
 800b350:	f04f 0100 	mov.w	r1, #0
 800b354:	f7fc fc82 	bl	8007c5c <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->dev_global_regs->doepmsk, 0);
 800b358:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	f103 0314 	add.w	r3, r3, #20
 800b360:	4618      	mov	r0, r3
 800b362:	f04f 0100 	mov.w	r1, #0
 800b366:	f7fc fc79 	bl	8007c5c <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->dev_global_regs->daint, 0xFFFFFFFF);
 800b36a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	f103 0318 	add.w	r3, r3, #24
 800b372:	4618      	mov	r0, r3
 800b374:	f04f 31ff 	mov.w	r1, #4294967295
 800b378:	f7fc fc70 	bl	8007c5c <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->dev_global_regs->daintmsk, 0);
 800b37c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	f103 031c 	add.w	r3, r3, #28
 800b384:	4618      	mov	r0, r3
 800b386:	f04f 0100 	mov.w	r1, #0
 800b38a:	f7fc fc67 	bl	8007c5c <DWC_WRITE_REG32>
	}

	for (i = 0; i <= dev_if->num_in_eps; i++) {
 800b38e:	f04f 0300 	mov.w	r3, #0
 800b392:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b394:	e056      	b.n	800b444 <dwc_otg_core_dev_init+0x430>
		depctl_data_t depctl;
		depctl.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[i]->diepctl);
 800b396:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b398:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b39a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b39e:	18d3      	adds	r3, r2, r3
 800b3a0:	685b      	ldr	r3, [r3, #4]
 800b3a2:	4618      	mov	r0, r3
 800b3a4:	f7fc fc4e 	bl	8007c44 <DWC_READ_REG32>
 800b3a8:	4603      	mov	r3, r0
 800b3aa:	61bb      	str	r3, [r7, #24]
		if (depctl.b.epena) {
 800b3ac:	7efb      	ldrb	r3, [r7, #27]
 800b3ae:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b3b2:	b2db      	uxtb	r3, r3
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d00b      	beq.n	800b3d0 <dwc_otg_core_dev_init+0x3bc>
			depctl.d32 = 0;
 800b3b8:	f04f 0300 	mov.w	r3, #0
 800b3bc:	61bb      	str	r3, [r7, #24]
			depctl.b.epdis = 1;
 800b3be:	69bb      	ldr	r3, [r7, #24]
 800b3c0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b3c4:	61bb      	str	r3, [r7, #24]
			depctl.b.snak = 1;
 800b3c6:	69bb      	ldr	r3, [r7, #24]
 800b3c8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b3cc:	61bb      	str	r3, [r7, #24]
 800b3ce:	e002      	b.n	800b3d6 <dwc_otg_core_dev_init+0x3c2>
		} else {
			depctl.d32 = 0;
 800b3d0:	f04f 0300 	mov.w	r3, #0
 800b3d4:	61bb      	str	r3, [r7, #24]
		}

		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepctl, depctl.d32);
 800b3d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b3d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b3da:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b3de:	18d3      	adds	r3, r2, r3
 800b3e0:	685b      	ldr	r3, [r3, #4]
 800b3e2:	461a      	mov	r2, r3
 800b3e4:	69bb      	ldr	r3, [r7, #24]
 800b3e6:	4610      	mov	r0, r2
 800b3e8:	4619      	mov	r1, r3
 800b3ea:	f7fc fc37 	bl	8007c5c <DWC_WRITE_REG32>

		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->dieptsiz, 0);
 800b3ee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b3f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b3f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b3f6:	18d3      	adds	r3, r2, r3
 800b3f8:	685b      	ldr	r3, [r3, #4]
 800b3fa:	f103 0310 	add.w	r3, r3, #16
 800b3fe:	4618      	mov	r0, r3
 800b400:	f04f 0100 	mov.w	r1, #0
 800b404:	f7fc fc2a 	bl	8007c5c <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepdma, 0);
 800b408:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b40a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b40c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b410:	18d3      	adds	r3, r2, r3
 800b412:	685b      	ldr	r3, [r3, #4]
 800b414:	f103 0314 	add.w	r3, r3, #20
 800b418:	4618      	mov	r0, r3
 800b41a:	f04f 0100 	mov.w	r1, #0
 800b41e:	f7fc fc1d 	bl	8007c5c <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepint, 0xFF);
 800b422:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b424:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b426:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b42a:	18d3      	adds	r3, r2, r3
 800b42c:	685b      	ldr	r3, [r3, #4]
 800b42e:	f103 0308 	add.w	r3, r3, #8
 800b432:	4618      	mov	r0, r3
 800b434:	f04f 01ff 	mov.w	r1, #255	; 0xff
 800b438:	f7fc fc10 	bl	8007c5c <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->dev_global_regs->doepmsk, 0);
		DWC_WRITE_REG32(&dev_if->dev_global_regs->daint, 0xFFFFFFFF);
		DWC_WRITE_REG32(&dev_if->dev_global_regs->daintmsk, 0);
	}

	for (i = 0; i <= dev_if->num_in_eps; i++) {
 800b43c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b43e:	f103 0301 	add.w	r3, r3, #1
 800b442:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b444:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b446:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b44a:	461a      	mov	r2, r3
 800b44c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b44e:	429a      	cmp	r2, r3
 800b450:	daa1      	bge.n	800b396 <dwc_otg_core_dev_init+0x382>
		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->dieptsiz, 0);
		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepdma, 0);
		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepint, 0xFF);
	}

	for (i = 0; i <= dev_if->num_out_eps; i++) {
 800b452:	f04f 0300 	mov.w	r3, #0
 800b456:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b458:	e060      	b.n	800b51c <dwc_otg_core_dev_init+0x508>
		depctl_data_t depctl;
		depctl.d32 = DWC_READ_REG32(&dev_if->out_ep_regs[i]->doepctl);
 800b45a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b45c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b45e:	f103 0308 	add.w	r3, r3, #8
 800b462:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b466:	18d3      	adds	r3, r2, r3
 800b468:	685b      	ldr	r3, [r3, #4]
 800b46a:	4618      	mov	r0, r3
 800b46c:	f7fc fbea 	bl	8007c44 <DWC_READ_REG32>
 800b470:	4603      	mov	r3, r0
 800b472:	617b      	str	r3, [r7, #20]
		if (depctl.b.epena) {
 800b474:	7dfb      	ldrb	r3, [r7, #23]
 800b476:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b47a:	b2db      	uxtb	r3, r3
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d00b      	beq.n	800b498 <dwc_otg_core_dev_init+0x484>
			depctl.d32 = 0;
 800b480:	f04f 0300 	mov.w	r3, #0
 800b484:	617b      	str	r3, [r7, #20]
			depctl.b.epdis = 1;
 800b486:	697b      	ldr	r3, [r7, #20]
 800b488:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b48c:	617b      	str	r3, [r7, #20]
			depctl.b.snak = 1;
 800b48e:	697b      	ldr	r3, [r7, #20]
 800b490:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b494:	617b      	str	r3, [r7, #20]
 800b496:	e002      	b.n	800b49e <dwc_otg_core_dev_init+0x48a>
		} else {
			depctl.d32 = 0;
 800b498:	f04f 0300 	mov.w	r3, #0
 800b49c:	617b      	str	r3, [r7, #20]
		}

		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doepctl, depctl.d32);
 800b49e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b4a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b4a2:	f103 0308 	add.w	r3, r3, #8
 800b4a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b4aa:	18d3      	adds	r3, r2, r3
 800b4ac:	685b      	ldr	r3, [r3, #4]
 800b4ae:	461a      	mov	r2, r3
 800b4b0:	697b      	ldr	r3, [r7, #20]
 800b4b2:	4610      	mov	r0, r2
 800b4b4:	4619      	mov	r1, r3
 800b4b6:	f7fc fbd1 	bl	8007c5c <DWC_WRITE_REG32>

		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doeptsiz, 0);
 800b4ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b4bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b4be:	f103 0308 	add.w	r3, r3, #8
 800b4c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b4c6:	18d3      	adds	r3, r2, r3
 800b4c8:	685b      	ldr	r3, [r3, #4]
 800b4ca:	f103 0310 	add.w	r3, r3, #16
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	f04f 0100 	mov.w	r1, #0
 800b4d4:	f7fc fbc2 	bl	8007c5c <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doepdma, 0);
 800b4d8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b4da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b4dc:	f103 0308 	add.w	r3, r3, #8
 800b4e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b4e4:	18d3      	adds	r3, r2, r3
 800b4e6:	685b      	ldr	r3, [r3, #4]
 800b4e8:	f103 0314 	add.w	r3, r3, #20
 800b4ec:	4618      	mov	r0, r3
 800b4ee:	f04f 0100 	mov.w	r1, #0
 800b4f2:	f7fc fbb3 	bl	8007c5c <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doepint, 0xFF);
 800b4f6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b4f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b4fa:	f103 0308 	add.w	r3, r3, #8
 800b4fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800b502:	18d3      	adds	r3, r2, r3
 800b504:	685b      	ldr	r3, [r3, #4]
 800b506:	f103 0308 	add.w	r3, r3, #8
 800b50a:	4618      	mov	r0, r3
 800b50c:	f04f 01ff 	mov.w	r1, #255	; 0xff
 800b510:	f7fc fba4 	bl	8007c5c <DWC_WRITE_REG32>
		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->dieptsiz, 0);
		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepdma, 0);
		DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepint, 0xFF);
	}

	for (i = 0; i <= dev_if->num_out_eps; i++) {
 800b514:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b516:	f103 0301 	add.w	r3, r3, #1
 800b51a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b51c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b51e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800b522:	461a      	mov	r2, r3
 800b524:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b526:	429a      	cmp	r2, r3
 800b528:	da97      	bge.n	800b45a <dwc_otg_core_dev_init+0x446>
		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doeptsiz, 0);
		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doepdma, 0);
		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doepint, 0xFF);
	}

	if (core_if->en_multiple_tx_fifo && core_if->dma_enable) {
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800b530:	2b00      	cmp	r3, #0
 800b532:	f000 808b 	beq.w	800b64c <dwc_otg_core_dev_init+0x638>
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	f000 8085 	beq.w	800b64c <dwc_otg_core_dev_init+0x638>
		dev_if->non_iso_tx_thr_en = params->thr_ctl & 0x1;
 800b542:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b544:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800b548:	b29b      	uxth	r3, r3
 800b54a:	f003 0301 	and.w	r3, r3, #1
 800b54e:	b29a      	uxth	r2, r3
 800b550:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b552:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
		dev_if->iso_tx_thr_en = (params->thr_ctl >> 1) & 0x1;
 800b556:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b558:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800b55c:	ea4f 0353 	mov.w	r3, r3, lsr #1
 800b560:	b29b      	uxth	r3, r3
 800b562:	f003 0301 	and.w	r3, r3, #1
 800b566:	b29a      	uxth	r2, r3
 800b568:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b56a:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
		dev_if->rx_thr_en = (params->thr_ctl >> 2) & 0x1;
 800b56e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b570:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800b574:	ea4f 0393 	mov.w	r3, r3, lsr #2
 800b578:	b29b      	uxth	r3, r3
 800b57a:	f003 0301 	and.w	r3, r3, #1
 800b57e:	b29a      	uxth	r2, r3
 800b580:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b582:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84

		dev_if->rx_thr_length = params->rx_thr_length;
 800b586:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b588:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800b58c:	b29a      	uxth	r2, r3
 800b58e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b590:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
		dev_if->tx_thr_length = params->tx_thr_length;
 800b594:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b596:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800b59a:	b29a      	uxth	r2, r3
 800b59c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b59e:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c

		dev_if->setup_desc_index = 0;
 800b5a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b5a4:	f04f 0200 	mov.w	r2, #0
 800b5a8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

		dthrctl.d32 = 0;
 800b5ac:	f04f 0300 	mov.w	r3, #0
 800b5b0:	627b      	str	r3, [r7, #36]	; 0x24
		dthrctl.b.non_iso_thr_en = dev_if->non_iso_tx_thr_en;
 800b5b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b5b4:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 800b5b8:	b2db      	uxtb	r3, r3
 800b5ba:	f003 0301 	and.w	r3, r3, #1
 800b5be:	b2da      	uxtb	r2, r3
 800b5c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5c2:	f362 0300 	bfi	r3, r2, #0, #1
 800b5c6:	627b      	str	r3, [r7, #36]	; 0x24
		dthrctl.b.iso_thr_en = dev_if->iso_tx_thr_en;
 800b5c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b5ca:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 800b5ce:	b2db      	uxtb	r3, r3
 800b5d0:	f003 0301 	and.w	r3, r3, #1
 800b5d4:	b2da      	uxtb	r2, r3
 800b5d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5d8:	f362 0341 	bfi	r3, r2, #1, #1
 800b5dc:	627b      	str	r3, [r7, #36]	; 0x24
		dthrctl.b.tx_thr_len = dev_if->tx_thr_length;
 800b5de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b5e0:	f8b3 308c 	ldrh.w	r3, [r3, #140]	; 0x8c
 800b5e4:	ea4f 53c3 	mov.w	r3, r3, lsl #23
 800b5e8:	ea4f 53d3 	mov.w	r3, r3, lsr #23
 800b5ec:	b29a      	uxth	r2, r3
 800b5ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5f0:	f362 038a 	bfi	r3, r2, #2, #9
 800b5f4:	627b      	str	r3, [r7, #36]	; 0x24
		dthrctl.b.rx_thr_en = dev_if->rx_thr_en;
 800b5f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b5f8:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 800b5fc:	b2db      	uxtb	r3, r3
 800b5fe:	f003 0301 	and.w	r3, r3, #1
 800b602:	b2da      	uxtb	r2, r3
 800b604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b606:	f362 4310 	bfi	r3, r2, #16, #1
 800b60a:	627b      	str	r3, [r7, #36]	; 0x24
		dthrctl.b.rx_thr_len = dev_if->rx_thr_length;
 800b60c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b60e:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 800b612:	ea4f 53c3 	mov.w	r3, r3, lsl #23
 800b616:	ea4f 53d3 	mov.w	r3, r3, lsr #23
 800b61a:	b29a      	uxth	r2, r3
 800b61c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b61e:	f362 4359 	bfi	r3, r2, #17, #9
 800b622:	627b      	str	r3, [r7, #36]	; 0x24
		dthrctl.b.ahb_thr_ratio = params->ahb_thr_ratio;
 800b624:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b626:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800b62a:	b2db      	uxtb	r3, r3
 800b62c:	f003 0303 	and.w	r3, r3, #3
 800b630:	b2da      	uxtb	r2, r3
 800b632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b634:	f362 23cc 	bfi	r3, r2, #11, #2
 800b638:	627b      	str	r3, [r7, #36]	; 0x24

		DWC_WRITE_REG32(&dev_if->dev_global_regs->dtknqr3_dthrctl,
 800b63a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800b642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b644:	4610      	mov	r0, r2
 800b646:	4619      	mov	r1, r3
 800b648:	f7fc fb08 	bl	8007c5c <DWC_WRITE_REG32>
			    dthrctl.b.rx_thr_en, dthrctl.b.tx_thr_len,
			    dthrctl.b.rx_thr_len);

	}

	dwc_otg_enable_device_interrupts(core_if);
 800b64c:	6878      	ldr	r0, [r7, #4]
 800b64e:	f7ff fc93 	bl	800af78 <dwc_otg_enable_device_interrupts>

	{
		diepmsk_data_t msk = {.d32 = 0 };
 800b652:	f04f 0300 	mov.w	r3, #0
 800b656:	613b      	str	r3, [r7, #16]

		msk.b.txfifoundrn = 1;
 800b658:	693b      	ldr	r3, [r7, #16]
 800b65a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b65e:	613b      	str	r3, [r7, #16]
		if (core_if->multiproc_int_enable) {
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800b666:	2b00      	cmp	r3, #0
 800b668:	d00b      	beq.n	800b682 <dwc_otg_core_dev_init+0x66e>
			DWC_MODIFY_REG32(&dev_if->
 800b66a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	f103 0140 	add.w	r1, r3, #64	; 0x40
 800b672:	693a      	ldr	r2, [r7, #16]
 800b674:	693b      	ldr	r3, [r7, #16]
 800b676:	4608      	mov	r0, r1
 800b678:	4611      	mov	r1, r2
 800b67a:	461a      	mov	r2, r3
 800b67c:	f7fc fafc 	bl	8007c78 <DWC_MODIFY_REG32>
 800b680:	e00a      	b.n	800b698 <dwc_otg_core_dev_init+0x684>
					 dev_global_regs->diepeachintmsk[0],
					 msk.d32, msk.d32);
		} else {
			DWC_MODIFY_REG32(&dev_if->dev_global_regs->diepmsk,
 800b682:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	f103 0110 	add.w	r1, r3, #16
 800b68a:	693a      	ldr	r2, [r7, #16]
 800b68c:	693b      	ldr	r3, [r7, #16]
 800b68e:	4608      	mov	r0, r1
 800b690:	4611      	mov	r1, r2
 800b692:	461a      	mov	r2, r3
 800b694:	f7fc faf0 	bl	8007c78 <DWC_MODIFY_REG32>
					 msk.d32, msk.d32);
		}
	}

	if (core_if->multiproc_int_enable) {
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d011      	beq.n	800b6c6 <dwc_otg_core_dev_init+0x6b2>
		/* Set NAK on Babble */
		
		dctl_data_t dctl = {.d32 = 0 };
 800b6a2:	f04f 0300 	mov.w	r3, #0
 800b6a6:	60fb      	str	r3, [r7, #12]

		dctl.b.nakonbble = 1;
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b6ae:	60fb      	str	r3, [r7, #12]
		DWC_MODIFY_REG32(&dev_if->dev_global_regs->dctl, 0, dctl.d32);
 800b6b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	f103 0204 	add.w	r2, r3, #4
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	4610      	mov	r0, r2
 800b6bc:	f04f 0100 	mov.w	r1, #0
 800b6c0:	461a      	mov	r2, r3
 800b6c2:	f7fc fad9 	bl	8007c78 <DWC_MODIFY_REG32>
	}
}
 800b6c6:	f107 0750 	add.w	r7, r7, #80	; 0x50
 800b6ca:	46bd      	mov	sp, r7
 800b6cc:	bd80      	pop	{r7, pc}
 800b6ce:	bf00      	nop

0800b6d0 <dwc_otg_enable_host_interrupts>:
 * This function enables the Host mode interrupts.
 *
 * @param core_if Programming view of DWC_otg controller
 */
void dwc_otg_enable_host_interrupts(dwc_otg_core_if_t * core_if)
{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b084      	sub	sp, #16
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	685b      	ldr	r3, [r3, #4]
 800b6dc:	60fb      	str	r3, [r7, #12]

	gintmsk_data_t intr_mask = {.d32 = 0 };
 800b6de:	f04f 0300 	mov.w	r3, #0
 800b6e2:	60bb      	str	r3, [r7, #8]

	DWC_DEBUGPL(DBG_CIL, "%s()\n", __func__);

	/* Disable all interrupts. */
	DWC_WRITE_REG32(&global_regs->gintmsk, 0);
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	f103 0318 	add.w	r3, r3, #24
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	f04f 0100 	mov.w	r1, #0
 800b6f0:	f7fc fab4 	bl	8007c5c <DWC_WRITE_REG32>

	/* Clear any pending interrupts. */
	DWC_WRITE_REG32(&global_regs->gintsts, 0xFFFFFFFF);
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	f103 0314 	add.w	r3, r3, #20
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	f04f 31ff 	mov.w	r1, #4294967295
 800b700:	f7fc faac 	bl	8007c5c <DWC_WRITE_REG32>

	/* Enable the common interrupts */
	dwc_otg_enable_common_interrupts(core_if);
 800b704:	6878      	ldr	r0, [r7, #4]
 800b706:	f7fd fe9f 	bl	8009448 <dwc_otg_enable_common_interrupts>
	 * Enable host mode interrupts without disturbing common
	 * interrupts.
	 */

	/* Do not need sof interrupt for Descriptor DMA */
	if (!core_if->dma_desc_enable)
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800b710:	2b00      	cmp	r3, #0
 800b712:	d103      	bne.n	800b71c <dwc_otg_enable_host_interrupts+0x4c>
		intr_mask.b.sofintr = 1;
 800b714:	68bb      	ldr	r3, [r7, #8]
 800b716:	f043 0308 	orr.w	r3, r3, #8
 800b71a:	60bb      	str	r3, [r7, #8]
	intr_mask.b.portintr = 1;
 800b71c:	68bb      	ldr	r3, [r7, #8]
 800b71e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b722:	60bb      	str	r3, [r7, #8]
	intr_mask.b.hcintr = 1;
 800b724:	68bb      	ldr	r3, [r7, #8]
 800b726:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800b72a:	60bb      	str	r3, [r7, #8]

#ifdef USE_IFX_DEV 
	/* This is to mask interuupts that we need and will decide later on if needed to 
	 * change or not.
	 */
	intr_mask.d32 = 0xA3200818;
 800b72c:	f640 0318 	movw	r3, #2072	; 0x818
 800b730:	f2ca 3320 	movt	r3, #41760	; 0xa320
 800b734:	60bb      	str	r3, [r7, #8]
#endif
	DWC_MODIFY_REG32(&global_regs->gintmsk, intr_mask.d32, intr_mask.d32);
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	f103 0118 	add.w	r1, r3, #24
 800b73c:	68ba      	ldr	r2, [r7, #8]
 800b73e:	68bb      	ldr	r3, [r7, #8]
 800b740:	4608      	mov	r0, r1
 800b742:	4611      	mov	r1, r2
 800b744:	461a      	mov	r2, r3
 800b746:	f7fc fa97 	bl	8007c78 <DWC_MODIFY_REG32>
}
 800b74a:	f107 0710 	add.w	r7, r7, #16
 800b74e:	46bd      	mov	sp, r7
 800b750:	bd80      	pop	{r7, pc}
 800b752:	bf00      	nop

0800b754 <dwc_otg_disable_host_interrupts>:
 * This function disables the Host Mode interrupts.
 *
 * @param core_if Programming view of DWC_otg controller
 */
void dwc_otg_disable_host_interrupts(dwc_otg_core_if_t * core_if)
{
 800b754:	b580      	push	{r7, lr}
 800b756:	b084      	sub	sp, #16
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	685b      	ldr	r3, [r3, #4]
 800b760:	60fb      	str	r3, [r7, #12]

	gintmsk_data_t intr_mask = {.d32 = 0 };
 800b762:	f04f 0300 	mov.w	r3, #0
 800b766:	60bb      	str	r3, [r7, #8]

	/*
	 * Disable host mode interrupts without disturbing common
	 * interrupts.
	 */
	intr_mask.b.sofintr = 1;
 800b768:	68bb      	ldr	r3, [r7, #8]
 800b76a:	f043 0308 	orr.w	r3, r3, #8
 800b76e:	60bb      	str	r3, [r7, #8]
	intr_mask.b.portintr = 1;
 800b770:	68bb      	ldr	r3, [r7, #8]
 800b772:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b776:	60bb      	str	r3, [r7, #8]
	intr_mask.b.hcintr = 1;
 800b778:	68bb      	ldr	r3, [r7, #8]
 800b77a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800b77e:	60bb      	str	r3, [r7, #8]
	intr_mask.b.ptxfempty = 1;
 800b780:	68bb      	ldr	r3, [r7, #8]
 800b782:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b786:	60bb      	str	r3, [r7, #8]
	intr_mask.b.nptxfempty = 1;
 800b788:	68bb      	ldr	r3, [r7, #8]
 800b78a:	f043 0320 	orr.w	r3, r3, #32
 800b78e:	60bb      	str	r3, [r7, #8]

	DWC_MODIFY_REG32(&global_regs->gintmsk, intr_mask.d32, 0);
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	f103 0218 	add.w	r2, r3, #24
 800b796:	68bb      	ldr	r3, [r7, #8]
 800b798:	4610      	mov	r0, r2
 800b79a:	4619      	mov	r1, r3
 800b79c:	f04f 0200 	mov.w	r2, #0
 800b7a0:	f7fc fa6a 	bl	8007c78 <DWC_MODIFY_REG32>
}
 800b7a4:	f107 0710 	add.w	r7, r7, #16
 800b7a8:	46bd      	mov	sp, r7
 800b7aa:	bd80      	pop	{r7, pc}

0800b7ac <dwc_otg_core_host_init>:
 *
 * @param core_if Programming view of DWC_otg controller
 *
 */
void dwc_otg_core_host_init(dwc_otg_core_if_t * core_if)
{
 800b7ac:	b580      	push	{r7, lr}
 800b7ae:	b094      	sub	sp, #80	; 0x50
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	6078      	str	r0, [r7, #4]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	685b      	ldr	r3, [r3, #4]
 800b7b8:	647b      	str	r3, [r7, #68]	; 0x44
	dwc_otg_host_if_t *host_if = core_if->host_if;
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	68db      	ldr	r3, [r3, #12]
 800b7be:	643b      	str	r3, [r7, #64]	; 0x40
	dwc_otg_core_params_t *params = core_if->core_params;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	63fb      	str	r3, [r7, #60]	; 0x3c

	hprt0_data_t hprt0 = {.d32 = 0 };
 800b7c6:	f04f 0300 	mov.w	r3, #0
 800b7ca:	62bb      	str	r3, [r7, #40]	; 0x28

	fifosize_data_t nptxfifosize;
	fifosize_data_t ptxfifosize;
	uint16_t rxfsiz, nptxfsiz, hptxfsiz;

	gdfifocfg_data_t gdfifocfg = {.d32 = 0 };
 800b7cc:	f04f 0300 	mov.w	r3, #0
 800b7d0:	61fb      	str	r3, [r7, #28]
	hcfg_data_t hcfg;
	hfir_data_t hfir;
	dwc_otg_hc_regs_t *hc_regs;
	int num_channels;

	gotgctl_data_t gotgctl = {.d32 = 0 };
 800b7d2:	f04f 0300 	mov.w	r3, #0
 800b7d6:	60fb      	str	r3, [r7, #12]

	DWC_DEBUGPL(DBG_CILV, "%s(%p)\n", __func__, core_if);

	/* Restart the Phy Clock */
	DWC_WRITE_REG32(core_if->pcgcctl, 0);
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	69db      	ldr	r3, [r3, #28]
 800b7dc:	4618      	mov	r0, r3
 800b7de:	f04f 0100 	mov.w	r1, #0
 800b7e2:	f7fc fa3b 	bl	8007c5c <DWC_WRITE_REG32>

	/* Initialize Host Configuration Register */
	init_fslspclksel(core_if);
 800b7e6:	6878      	ldr	r0, [r7, #4]
 800b7e8:	f7fe ff24 	bl	800a634 <init_fslspclksel>
	if (core_if->core_params->speed == DWC_SPEED_PARAM_FULL) {
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	695b      	ldr	r3, [r3, #20]
 800b7f2:	2b01      	cmp	r3, #1
 800b7f4:	d112      	bne.n	800b81c <dwc_otg_core_host_init+0x70>
		hcfg.d32 = DWC_READ_REG32(&host_if->host_global_regs->hcfg);
 800b7f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	4618      	mov	r0, r3
 800b7fc:	f7fc fa22 	bl	8007c44 <DWC_READ_REG32>
 800b800:	4603      	mov	r3, r0
 800b802:	617b      	str	r3, [r7, #20]
		hcfg.b.fslssupp = 1;
 800b804:	697b      	ldr	r3, [r7, #20]
 800b806:	f043 0304 	orr.w	r3, r3, #4
 800b80a:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(&host_if->host_global_regs->hcfg, hcfg.d32);
 800b80c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	461a      	mov	r2, r3
 800b812:	697b      	ldr	r3, [r7, #20]
 800b814:	4610      	mov	r0, r2
 800b816:	4619      	mov	r1, r3
 800b818:	f7fc fa20 	bl	8007c5c <DWC_WRITE_REG32>

	/* This bit allows dynamic reloading of the HFIR register
	 * during runtime. This bit needs to be programmed during 
	 * initial configuration and its value must not be changed
	 * during runtime.*/
	if (core_if->core_params->reload_ctl == 1) {
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b824:	2b01      	cmp	r3, #1
 800b826:	d115      	bne.n	800b854 <dwc_otg_core_host_init+0xa8>
		hfir.d32 = DWC_READ_REG32(&host_if->host_global_regs->hfir);
 800b828:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	f103 0304 	add.w	r3, r3, #4
 800b830:	4618      	mov	r0, r3
 800b832:	f7fc fa07 	bl	8007c44 <DWC_READ_REG32>
 800b836:	4603      	mov	r3, r0
 800b838:	613b      	str	r3, [r7, #16]
		hfir.b.hfirrldctrl = 1;
 800b83a:	693b      	ldr	r3, [r7, #16]
 800b83c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b840:	613b      	str	r3, [r7, #16]
		DWC_WRITE_REG32(&host_if->host_global_regs->hfir, hfir.d32);
 800b842:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	f103 0204 	add.w	r2, r3, #4
 800b84a:	693b      	ldr	r3, [r7, #16]
 800b84c:	4610      	mov	r0, r2
 800b84e:	4619      	mov	r1, r3
 800b850:	f7fc fa04 	bl	8007c5c <DWC_WRITE_REG32>
	}

	if (core_if->core_params->dma_desc_enable) {
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	68db      	ldr	r3, [r3, #12]
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d041      	beq.n	800b8e2 <dwc_otg_core_host_init+0x136>
		uint8_t op_mode = core_if->hwcfg2.b.op_mode;
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b864:	f3c3 0302 	ubfx	r3, r3, #0, #3
 800b868:	b2db      	uxtb	r3, r3
 800b86a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		if (!
		    (core_if->hwcfg4.b.desc_dma
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800b874:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b878:	b2db      	uxtb	r3, r3
		DWC_WRITE_REG32(&host_if->host_global_regs->hfir, hfir.d32);
	}

	if (core_if->core_params->dma_desc_enable) {
		uint8_t op_mode = core_if->hwcfg2.b.op_mode;
		if (!
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	f000 8162 	beq.w	800bb44 <dwc_otg_core_host_init+0x398>
		    (core_if->hwcfg4.b.desc_dma
		     && (core_if->snpsid >= OTG_CORE_REV_2_90a)
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	691a      	ldr	r2, [r3, #16]
 800b884:	f642 1309 	movw	r3, #10505	; 0x2909
 800b888:	f6c4 7354 	movt	r3, #20308	; 0x4f54
 800b88c:	429a      	cmp	r2, r3
 800b88e:	f240 8159 	bls.w	800bb44 <dwc_otg_core_host_init+0x398>
		DWC_WRITE_REG32(&host_if->host_global_regs->hfir, hfir.d32);
	}

	if (core_if->core_params->dma_desc_enable) {
		uint8_t op_mode = core_if->hwcfg2.b.op_mode;
		if (!
 800b892:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800b896:	2b00      	cmp	r3, #0
 800b898:	d010      	beq.n	800b8bc <dwc_otg_core_host_init+0x110>
		    (core_if->hwcfg4.b.desc_dma
		     && (core_if->snpsid >= OTG_CORE_REV_2_90a)
		     && ((op_mode == DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG)
			 || (op_mode == DWC_HWCFG2_OP_MODE_SRP_ONLY_CAPABLE_OTG)
 800b89a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800b89e:	2b01      	cmp	r3, #1
 800b8a0:	d00c      	beq.n	800b8bc <dwc_otg_core_host_init+0x110>
			 || (op_mode ==
 800b8a2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800b8a6:	2b02      	cmp	r3, #2
 800b8a8:	d008      	beq.n	800b8bc <dwc_otg_core_host_init+0x110>
			     DWC_HWCFG2_OP_MODE_NO_HNP_SRP_CAPABLE_OTG)
			 || (op_mode == DWC_HWCFG2_OP_MODE_SRP_CAPABLE_HOST)
 800b8aa:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800b8ae:	2b05      	cmp	r3, #5
 800b8b0:	d004      	beq.n	800b8bc <dwc_otg_core_host_init+0x110>
			 || (op_mode ==
 800b8b2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800b8b6:	2b06      	cmp	r3, #6
 800b8b8:	f040 8144 	bne.w	800bb44 <dwc_otg_core_host_init+0x398>
				  "GHWCFG2, GHWCFG4 registers' values do not allow Descriptor DMA in host mode.\n"
				  "To run the driver in Buffer DMA host mode set dma_desc_enable "
				  "module parameter to 0.\n");
			return;
		}
		hcfg.d32 = DWC_READ_REG32(&host_if->host_global_regs->hcfg);
 800b8bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	f7fc f9bf 	bl	8007c44 <DWC_READ_REG32>
 800b8c6:	4603      	mov	r3, r0
 800b8c8:	617b      	str	r3, [r7, #20]
		hcfg.b.descdma = 1;
 800b8ca:	697b      	ldr	r3, [r7, #20]
 800b8cc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b8d0:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(&host_if->host_global_regs->hcfg, hcfg.d32);
 800b8d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	461a      	mov	r2, r3
 800b8d8:	697b      	ldr	r3, [r7, #20]
 800b8da:	4610      	mov	r0, r2
 800b8dc:	4619      	mov	r1, r3
 800b8de:	f7fc f9bd 	bl	8007c5c <DWC_WRITE_REG32>
	}

	/* Configure data FIFO sizes */
	if (core_if->hwcfg2.b.dynamic_fifo && params->enable_dynamic_fifo) {
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800b8e8:	f003 0308 	and.w	r3, r3, #8
 800b8ec:	b2db      	uxtb	r3, r3
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d06a      	beq.n	800b9c8 <dwc_otg_core_host_init+0x21c>
 800b8f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b8f4:	6a1b      	ldr	r3, [r3, #32]
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d066      	beq.n	800b9c8 <dwc_otg_core_host_init+0x21c>
			    params->host_perio_tx_fifo_size);

		/* Rx FIFO */
		DWC_DEBUGPL(DBG_CIL, "initial grxfsiz=%08x\n",
			    DWC_READ_REG32(&global_regs->grxfsiz));
		DWC_WRITE_REG32(&global_regs->grxfsiz,
 800b8fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b8fc:	f103 0224 	add.w	r2, r3, #36	; 0x24
				params->host_rx_fifo_size);
 800b900:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b902:	6edb      	ldr	r3, [r3, #108]	; 0x6c
			    params->host_perio_tx_fifo_size);

		/* Rx FIFO */
		DWC_DEBUGPL(DBG_CIL, "initial grxfsiz=%08x\n",
			    DWC_READ_REG32(&global_regs->grxfsiz));
		DWC_WRITE_REG32(&global_regs->grxfsiz,
 800b904:	4610      	mov	r0, r2
 800b906:	4619      	mov	r1, r3
 800b908:	f7fc f9a8 	bl	8007c5c <DWC_WRITE_REG32>
			    DWC_READ_REG32(&global_regs->grxfsiz));

		/* Non-periodic Tx FIFO */
		DWC_DEBUGPL(DBG_CIL, "initial gnptxfsiz=%08x\n",
			    DWC_READ_REG32(&global_regs->gnptxfsiz));
		nptxfifosize.b.depth = params->host_nperio_tx_fifo_size;
 800b90c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b90e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b910:	b29a      	uxth	r2, r3
 800b912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b914:	f362 431f 	bfi	r3, r2, #16, #16
 800b918:	627b      	str	r3, [r7, #36]	; 0x24
		nptxfifosize.b.startaddr = params->host_rx_fifo_size;
 800b91a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b91c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b91e:	b29b      	uxth	r3, r3
 800b920:	84bb      	strh	r3, [r7, #36]	; 0x24
		DWC_WRITE_REG32(&global_regs->gnptxfsiz, nptxfifosize.d32);
 800b922:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b924:	f103 0228 	add.w	r2, r3, #40	; 0x28
 800b928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b92a:	4610      	mov	r0, r2
 800b92c:	4619      	mov	r1, r3
 800b92e:	f7fc f995 	bl	8007c5c <DWC_WRITE_REG32>
			    DWC_READ_REG32(&global_regs->gnptxfsiz));

		/* Periodic Tx FIFO */
		DWC_DEBUGPL(DBG_CIL, "initial hptxfsiz=%08x\n",
			    DWC_READ_REG32(&global_regs->hptxfsiz));
		ptxfifosize.b.depth = params->host_perio_tx_fifo_size;
 800b932:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b934:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b936:	b29a      	uxth	r2, r3
 800b938:	6a3b      	ldr	r3, [r7, #32]
 800b93a:	f362 431f 	bfi	r3, r2, #16, #16
 800b93e:	623b      	str	r3, [r7, #32]
		ptxfifosize.b.startaddr =
		    nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 800b940:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b942:	8cfb      	ldrh	r3, [r7, #38]	; 0x26

		/* Periodic Tx FIFO */
		DWC_DEBUGPL(DBG_CIL, "initial hptxfsiz=%08x\n",
			    DWC_READ_REG32(&global_regs->hptxfsiz));
		ptxfifosize.b.depth = params->host_perio_tx_fifo_size;
		ptxfifosize.b.startaddr =
 800b944:	18d3      	adds	r3, r2, r3
 800b946:	b29b      	uxth	r3, r3
 800b948:	843b      	strh	r3, [r7, #32]
		    nptxfifosize.b.startaddr + nptxfifosize.b.depth;
		DWC_WRITE_REG32(&global_regs->hptxfsiz, ptxfifosize.d32);
 800b94a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b94c:	f503 7280 	add.w	r2, r3, #256	; 0x100
 800b950:	6a3b      	ldr	r3, [r7, #32]
 800b952:	4610      	mov	r0, r2
 800b954:	4619      	mov	r1, r3
 800b956:	f7fc f981 	bl	8007c5c <DWC_WRITE_REG32>
		DWC_DEBUGPL(DBG_CIL, "new hptxfsiz=%08x\n",
			    DWC_READ_REG32(&global_regs->hptxfsiz));

		/* Global DFIFOCFG calculation for Host mode - include RxFIFO, NPTXFIFO and HPTXFIFO */
		gdfifocfg.d32 = DWC_READ_REG32(&global_regs->gdfifocfg);
 800b95a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b95c:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 800b960:	4618      	mov	r0, r3
 800b962:	f7fc f96f 	bl	8007c44 <DWC_READ_REG32>
 800b966:	4603      	mov	r3, r0
 800b968:	61fb      	str	r3, [r7, #28]
		rxfsiz = (DWC_READ_REG32(&global_regs->grxfsiz) & 0x0000ffff);
 800b96a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b96c:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800b970:	4618      	mov	r0, r3
 800b972:	f7fc f967 	bl	8007c44 <DWC_READ_REG32>
 800b976:	4603      	mov	r3, r0
 800b978:	873b      	strh	r3, [r7, #56]	; 0x38
		nptxfsiz = (DWC_READ_REG32(&global_regs->gnptxfsiz) >> 16);
 800b97a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b97c:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800b980:	4618      	mov	r0, r3
 800b982:	f7fc f95f 	bl	8007c44 <DWC_READ_REG32>
 800b986:	4603      	mov	r3, r0
 800b988:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800b98c:	86fb      	strh	r3, [r7, #54]	; 0x36
		hptxfsiz = (DWC_READ_REG32(&global_regs->hptxfsiz) >> 16);
 800b98e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b990:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800b994:	4618      	mov	r0, r3
 800b996:	f7fc f955 	bl	8007c44 <DWC_READ_REG32>
 800b99a:	4603      	mov	r3, r0
 800b99c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800b9a0:	86bb      	strh	r3, [r7, #52]	; 0x34
		gdfifocfg.b.epinfobase = rxfsiz + nptxfsiz + hptxfsiz;
 800b9a2:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800b9a4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800b9a6:	18d3      	adds	r3, r2, r3
 800b9a8:	b29a      	uxth	r2, r3
 800b9aa:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800b9ac:	18d3      	adds	r3, r2, r3
 800b9ae:	b29a      	uxth	r2, r3
 800b9b0:	69fb      	ldr	r3, [r7, #28]
 800b9b2:	f362 431f 	bfi	r3, r2, #16, #16
 800b9b6:	61fb      	str	r3, [r7, #28]
		DWC_WRITE_REG32(&global_regs->gdfifocfg, gdfifocfg.d32);
 800b9b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b9ba:	f103 025c 	add.w	r2, r3, #92	; 0x5c
 800b9be:	69fb      	ldr	r3, [r7, #28]
 800b9c0:	4610      	mov	r0, r2
 800b9c2:	4619      	mov	r1, r3
 800b9c4:	f7fc f94a 	bl	8007c5c <DWC_WRITE_REG32>
	}

	/* TODO - check this */
	/* Clear Host Set HNP Enable in the OTG Control Register */
	gotgctl.b.hstsethnpen = 1;
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b9ce:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&global_regs->gotgctl, gotgctl.d32, 0);
 800b9d0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	4610      	mov	r0, r2
 800b9d6:	4619      	mov	r1, r3
 800b9d8:	f04f 0200 	mov.w	r2, #0
 800b9dc:	f7fc f94c 	bl	8007c78 <DWC_MODIFY_REG32>
	/* Make sure the FIFOs are flushed. */
	dwc_otg_flush_tx_fifo(core_if, 0x10 /* all Tx FIFOs */ );
 800b9e0:	6878      	ldr	r0, [r7, #4]
 800b9e2:	f04f 0110 	mov.w	r1, #16
 800b9e6:	f002 fbab 	bl	800e140 <dwc_otg_flush_tx_fifo>
	dwc_otg_flush_rx_fifo(core_if);
 800b9ea:	6878      	ldr	r0, [r7, #4]
 800b9ec:	f002 fbf0 	bl	800e1d0 <dwc_otg_flush_rx_fifo>

	/* Clear Host Set HNP Enable in the OTG Control Register */
	gotgctl.b.hstsethnpen = 1;
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b9f6:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&global_regs->gotgctl, gotgctl.d32, 0);
 800b9f8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	4610      	mov	r0, r2
 800b9fe:	4619      	mov	r1, r3
 800ba00:	f04f 0200 	mov.w	r2, #0
 800ba04:	f7fc f938 	bl	8007c78 <DWC_MODIFY_REG32>

	if (!core_if->core_params->dma_desc_enable) {
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	68db      	ldr	r3, [r3, #12]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d179      	bne.n	800bb06 <dwc_otg_core_host_init+0x35a>
		/* Flush out any leftover queued requests. */
		num_channels = core_if->core_params->host_channels;
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ba1a:	633b      	str	r3, [r7, #48]	; 0x30

		for (i = 0; i < num_channels; i++) {
 800ba1c:	f04f 0300 	mov.w	r3, #0
 800ba20:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ba22:	e023      	b.n	800ba6c <dwc_otg_core_host_init+0x2c0>
			hc_regs = core_if->host_if->hc_regs[i];
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	68db      	ldr	r3, [r3, #12]
 800ba28:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ba2a:	f102 0202 	add.w	r2, r2, #2
 800ba2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba32:	62fb      	str	r3, [r7, #44]	; 0x2c
			hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800ba34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba36:	4618      	mov	r0, r3
 800ba38:	f7fc f904 	bl	8007c44 <DWC_READ_REG32>
 800ba3c:	4603      	mov	r3, r0
 800ba3e:	61bb      	str	r3, [r7, #24]
			hcchar.b.chen = 0;
 800ba40:	69bb      	ldr	r3, [r7, #24]
 800ba42:	f36f 73df 	bfc	r3, #31, #1
 800ba46:	61bb      	str	r3, [r7, #24]
			hcchar.b.chdis = 1;
 800ba48:	69bb      	ldr	r3, [r7, #24]
 800ba4a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ba4e:	61bb      	str	r3, [r7, #24]
			hcchar.b.epdir = 0;
 800ba50:	69bb      	ldr	r3, [r7, #24]
 800ba52:	f36f 33cf 	bfc	r3, #15, #1
 800ba56:	61bb      	str	r3, [r7, #24]
			DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 800ba58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ba5a:	69bb      	ldr	r3, [r7, #24]
 800ba5c:	4610      	mov	r0, r2
 800ba5e:	4619      	mov	r1, r3
 800ba60:	f7fc f8fc 	bl	8007c5c <DWC_WRITE_REG32>

	if (!core_if->core_params->dma_desc_enable) {
		/* Flush out any leftover queued requests. */
		num_channels = core_if->core_params->host_channels;

		for (i = 0; i < num_channels; i++) {
 800ba64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ba66:	f103 0301 	add.w	r3, r3, #1
 800ba6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ba6c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ba6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba70:	429a      	cmp	r2, r3
 800ba72:	dbd7      	blt.n	800ba24 <dwc_otg_core_host_init+0x278>
			hcchar.b.epdir = 0;
			DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
		}

		/* Halt all channels to put them into a known state. */
		for (i = 0; i < num_channels; i++) {
 800ba74:	f04f 0300 	mov.w	r3, #0
 800ba78:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ba7a:	e040      	b.n	800bafe <dwc_otg_core_host_init+0x352>
			int count = 0;
 800ba7c:	f04f 0300 	mov.w	r3, #0
 800ba80:	64bb      	str	r3, [r7, #72]	; 0x48
			hc_regs = core_if->host_if->hc_regs[i];
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	68db      	ldr	r3, [r3, #12]
 800ba86:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ba88:	f102 0202 	add.w	r2, r2, #2
 800ba8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba90:	62fb      	str	r3, [r7, #44]	; 0x2c
			hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800ba92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba94:	4618      	mov	r0, r3
 800ba96:	f7fc f8d5 	bl	8007c44 <DWC_READ_REG32>
 800ba9a:	4603      	mov	r3, r0
 800ba9c:	61bb      	str	r3, [r7, #24]
			hcchar.b.chen = 1;
 800ba9e:	69bb      	ldr	r3, [r7, #24]
 800baa0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800baa4:	61bb      	str	r3, [r7, #24]
			hcchar.b.chdis = 1;
 800baa6:	69bb      	ldr	r3, [r7, #24]
 800baa8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800baac:	61bb      	str	r3, [r7, #24]
			hcchar.b.epdir = 0;
 800baae:	69bb      	ldr	r3, [r7, #24]
 800bab0:	f36f 33cf 	bfc	r3, #15, #1
 800bab4:	61bb      	str	r3, [r7, #24]
			DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 800bab6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bab8:	69bb      	ldr	r3, [r7, #24]
 800baba:	4610      	mov	r0, r2
 800babc:	4619      	mov	r1, r3
 800babe:	f7fc f8cd 	bl	8007c5c <DWC_WRITE_REG32>
			DWC_DEBUGPL(DBG_HCDV, "%s: Halt channel %d\n", __func__, i);
			do {
				hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800bac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bac4:	4618      	mov	r0, r3
 800bac6:	f7fc f8bd 	bl	8007c44 <DWC_READ_REG32>
 800baca:	4603      	mov	r3, r0
 800bacc:	61bb      	str	r3, [r7, #24]
				if (++count > 1000) {
 800bace:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bad0:	f103 0301 	add.w	r3, r3, #1
 800bad4:	64bb      	str	r3, [r7, #72]	; 0x48
 800bad6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bad8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800badc:	dc0a      	bgt.n	800baf4 <dwc_otg_core_host_init+0x348>
					DWC_ERROR
					    ("%s: Unable to clear halt on channel %d\n",
					     __func__, i);
					break;
				}
				dwc_udelay(1);
 800bade:	f04f 0001 	mov.w	r0, #1
 800bae2:	f7fc f959 	bl	8007d98 <DWC_UDELAY>
			} while (hcchar.b.chen);
 800bae6:	7efb      	ldrb	r3, [r7, #27]
 800bae8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800baec:	b2db      	uxtb	r3, r3
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d1e7      	bne.n	800bac2 <dwc_otg_core_host_init+0x316>
 800baf2:	e000      	b.n	800baf6 <dwc_otg_core_host_init+0x34a>
				hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
				if (++count > 1000) {
					DWC_ERROR
					    ("%s: Unable to clear halt on channel %d\n",
					     __func__, i);
					break;
 800baf4:	bf00      	nop
			hcchar.b.epdir = 0;
			DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
		}

		/* Halt all channels to put them into a known state. */
		for (i = 0; i < num_channels; i++) {
 800baf6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800baf8:	f103 0301 	add.w	r3, r3, #1
 800bafc:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bafe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800bb00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb02:	429a      	cmp	r2, r3
 800bb04:	dbba      	blt.n	800ba7c <dwc_otg_core_host_init+0x2d0>
		}
	}

	/* Turn on the vbus power. */
	DWC_PRINTF("Init: Port Power? op_state=%d\n", core_if->op_state);
	if (core_if->op_state == A_HOST) {
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800bb0c:	2b01      	cmp	r3, #1
 800bb0e:	d116      	bne.n	800bb3e <dwc_otg_core_host_init+0x392>
		hprt0.d32 = dwc_otg_read_hprt0(core_if);
 800bb10:	6878      	ldr	r0, [r7, #4]
 800bb12:	f7fd fa4d 	bl	8008fb0 <dwc_otg_read_hprt0>
 800bb16:	4603      	mov	r3, r0
 800bb18:	62bb      	str	r3, [r7, #40]	; 0x28
		DWC_PRINTF("Init: Power Port (%d)\n", hprt0.b.prtpwr);
		if (hprt0.b.prtpwr == 0) {
 800bb1a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800bb1e:	f003 0310 	and.w	r3, r3, #16
 800bb22:	b2db      	uxtb	r3, r3
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d10a      	bne.n	800bb3e <dwc_otg_core_host_init+0x392>
			hprt0.b.prtpwr = 1;
 800bb28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb2a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800bb2e:	62bb      	str	r3, [r7, #40]	; 0x28
			DWC_WRITE_REG32(host_if->hprt0, hprt0.d32);
 800bb30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bb32:	685a      	ldr	r2, [r3, #4]
 800bb34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb36:	4610      	mov	r0, r2
 800bb38:	4619      	mov	r1, r3
 800bb3a:	f7fc f88f 	bl	8007c5c <DWC_WRITE_REG32>
		}
	}

	dwc_otg_enable_host_interrupts(core_if);
 800bb3e:	6878      	ldr	r0, [r7, #4]
 800bb40:	f7ff fdc6 	bl	800b6d0 <dwc_otg_enable_host_interrupts>
}
 800bb44:	f107 0750 	add.w	r7, r7, #80	; 0x50
 800bb48:	46bd      	mov	sp, r7
 800bb4a:	bd80      	pop	{r7, pc}

0800bb4c <dwc_otg_hc_init>:
 *
 * @param core_if Programming view of DWC_otg controller
 * @param hc Information needed to initialize the host channel
 */
void dwc_otg_hc_init(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
{
 800bb4c:	b580      	push	{r7, lr}
 800bb4e:	b08a      	sub	sp, #40	; 0x28
 800bb50:	af00      	add	r7, sp, #0
 800bb52:	6078      	str	r0, [r7, #4]
 800bb54:	6039      	str	r1, [r7, #0]
	uint32_t intr_enable;
	hcintmsk_data_t hc_intr_mask;

	gintmsk_data_t gintmsk = {.d32 = 0 };
 800bb56:	f04f 0300 	mov.w	r3, #0
 800bb5a:	613b      	str	r3, [r7, #16]

	hcchar_data_t hcchar;
	hcsplt_data_t hcsplt;

	uint8_t hc_num = hc->hc_num;
 800bb5c:	683b      	ldr	r3, [r7, #0]
 800bb5e:	781b      	ldrb	r3, [r3, #0]
 800bb60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	dwc_otg_host_if_t *host_if = core_if->host_if;
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	68db      	ldr	r3, [r3, #12]
 800bb68:	623b      	str	r3, [r7, #32]
	dwc_otg_hc_regs_t *hc_regs = host_if->hc_regs[hc_num];
 800bb6a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800bb6e:	6a3b      	ldr	r3, [r7, #32]
 800bb70:	f102 0202 	add.w	r2, r2, #2
 800bb74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb78:	61fb      	str	r3, [r7, #28]

	/* Clear old interrupt conditions for this host channel. */
	hc_intr_mask.d32 = 0xFFFFFFFF;
 800bb7a:	f04f 33ff 	mov.w	r3, #4294967295
 800bb7e:	617b      	str	r3, [r7, #20]
	hc_intr_mask.b.reserved14_31 = 0;
 800bb80:	697b      	ldr	r3, [r7, #20]
 800bb82:	f36f 339f 	bfc	r3, #14, #18
 800bb86:	617b      	str	r3, [r7, #20]
	DWC_WRITE_REG32(&hc_regs->hcint, hc_intr_mask.d32);
 800bb88:	69fb      	ldr	r3, [r7, #28]
 800bb8a:	f103 0208 	add.w	r2, r3, #8
 800bb8e:	697b      	ldr	r3, [r7, #20]
 800bb90:	4610      	mov	r0, r2
 800bb92:	4619      	mov	r1, r3
 800bb94:	f7fc f862 	bl	8007c5c <DWC_WRITE_REG32>

	/* Enable channel interrupts required for this transfer. */
	hc_intr_mask.d32 = 0;
 800bb98:	f04f 0300 	mov.w	r3, #0
 800bb9c:	617b      	str	r3, [r7, #20]
	hc_intr_mask.b.chhltd = 1;
 800bb9e:	697b      	ldr	r3, [r7, #20]
 800bba0:	f043 0302 	orr.w	r3, r3, #2
 800bba4:	617b      	str	r3, [r7, #20]
	if (core_if->dma_enable) {
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d044      	beq.n	800bc3a <dwc_otg_hc_init+0xee>
		/* For Descriptor DMA mode core halts the channel on AHB error. Interrupt is not required */
		if (!core_if->dma_desc_enable)
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d104      	bne.n	800bbc4 <dwc_otg_hc_init+0x78>
			hc_intr_mask.b.ahberr = 1;
 800bbba:	697b      	ldr	r3, [r7, #20]
 800bbbc:	f043 0304 	orr.w	r3, r3, #4
 800bbc0:	617b      	str	r3, [r7, #20]
 800bbc2:	e00a      	b.n	800bbda <dwc_otg_hc_init+0x8e>
		else {
			if (hc->ep_type == DWC_OTG_EP_TYPE_ISOC)
 800bbc4:	683b      	ldr	r3, [r7, #0]
 800bbc6:	789b      	ldrb	r3, [r3, #2]
 800bbc8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800bbcc:	b2db      	uxtb	r3, r3
 800bbce:	2b40      	cmp	r3, #64	; 0x40
 800bbd0:	d103      	bne.n	800bbda <dwc_otg_hc_init+0x8e>
				hc_intr_mask.b.xfercompl = 1;
 800bbd2:	697b      	ldr	r3, [r7, #20]
 800bbd4:	f043 0301 	orr.w	r3, r3, #1
 800bbd8:	617b      	str	r3, [r7, #20]
		}

		if (hc->error_state && !hc->do_split &&
 800bbda:	683b      	ldr	r3, [r7, #0]
 800bbdc:	7f1b      	ldrb	r3, [r3, #28]
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	f000 80e1 	beq.w	800bda6 <dwc_otg_hc_init+0x25a>
 800bbe4:	683b      	ldr	r3, [r7, #0]
 800bbe6:	f893 3020 	ldrb.w	r3, [r3, #32]
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	f040 80db 	bne.w	800bda6 <dwc_otg_hc_init+0x25a>
		    hc->ep_type != DWC_OTG_EP_TYPE_ISOC) {
 800bbf0:	683b      	ldr	r3, [r7, #0]
 800bbf2:	789b      	ldrb	r3, [r3, #2]
 800bbf4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800bbf8:	b2db      	uxtb	r3, r3
		else {
			if (hc->ep_type == DWC_OTG_EP_TYPE_ISOC)
				hc_intr_mask.b.xfercompl = 1;
		}

		if (hc->error_state && !hc->do_split &&
 800bbfa:	2b40      	cmp	r3, #64	; 0x40
 800bbfc:	f000 80d3 	beq.w	800bda6 <dwc_otg_hc_init+0x25a>
		    hc->ep_type != DWC_OTG_EP_TYPE_ISOC) {
			hc_intr_mask.b.ack = 1;
 800bc00:	697b      	ldr	r3, [r7, #20]
 800bc02:	f043 0320 	orr.w	r3, r3, #32
 800bc06:	617b      	str	r3, [r7, #20]
			if (hc->ep_is_in) {
 800bc08:	683b      	ldr	r3, [r7, #0]
 800bc0a:	789b      	ldrb	r3, [r3, #2]
 800bc0c:	f003 0308 	and.w	r3, r3, #8
 800bc10:	b2db      	uxtb	r3, r3
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	f000 80c7 	beq.w	800bda6 <dwc_otg_hc_init+0x25a>
				hc_intr_mask.b.datatglerr = 1;
 800bc18:	697b      	ldr	r3, [r7, #20]
 800bc1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800bc1e:	617b      	str	r3, [r7, #20]
				if (hc->ep_type != DWC_OTG_EP_TYPE_INTR) {
 800bc20:	683b      	ldr	r3, [r7, #0]
 800bc22:	789b      	ldrb	r3, [r3, #2]
 800bc24:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800bc28:	b2db      	uxtb	r3, r3
 800bc2a:	2bc0      	cmp	r3, #192	; 0xc0
 800bc2c:	f000 80bb 	beq.w	800bda6 <dwc_otg_hc_init+0x25a>
					hc_intr_mask.b.nak = 1;
 800bc30:	697b      	ldr	r3, [r7, #20]
 800bc32:	f043 0310 	orr.w	r3, r3, #16
 800bc36:	617b      	str	r3, [r7, #20]
 800bc38:	e0b5      	b.n	800bda6 <dwc_otg_hc_init+0x25a>
				}
			}
		}
	} else {
		switch (hc->ep_type) {
 800bc3a:	683b      	ldr	r3, [r7, #0]
 800bc3c:	789b      	ldrb	r3, [r3, #2]
 800bc3e:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800bc42:	b2db      	uxtb	r3, r3
 800bc44:	2b01      	cmp	r3, #1
 800bc46:	f000 808d 	beq.w	800bd64 <dwc_otg_hc_init+0x218>
 800bc4a:	2b03      	cmp	r3, #3
 800bc4c:	d04b      	beq.n	800bce6 <dwc_otg_hc_init+0x19a>
		case DWC_OTG_EP_TYPE_CONTROL:
		case DWC_OTG_EP_TYPE_BULK:
			hc_intr_mask.b.xfercompl = 1;
 800bc4e:	697b      	ldr	r3, [r7, #20]
 800bc50:	f043 0301 	orr.w	r3, r3, #1
 800bc54:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.stall = 1;
 800bc56:	697b      	ldr	r3, [r7, #20]
 800bc58:	f043 0308 	orr.w	r3, r3, #8
 800bc5c:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.xacterr = 1;
 800bc5e:	697b      	ldr	r3, [r7, #20]
 800bc60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc64:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.datatglerr = 1;
 800bc66:	697b      	ldr	r3, [r7, #20]
 800bc68:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800bc6c:	617b      	str	r3, [r7, #20]
			if (hc->ep_is_in) {
 800bc6e:	683b      	ldr	r3, [r7, #0]
 800bc70:	789b      	ldrb	r3, [r3, #2]
 800bc72:	f003 0308 	and.w	r3, r3, #8
 800bc76:	b2db      	uxtb	r3, r3
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d004      	beq.n	800bc86 <dwc_otg_hc_init+0x13a>
				hc_intr_mask.b.bblerr = 1;
 800bc7c:	697b      	ldr	r3, [r7, #20]
 800bc7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bc82:	617b      	str	r3, [r7, #20]
 800bc84:	e00f      	b.n	800bca6 <dwc_otg_hc_init+0x15a>
			} else {
				hc_intr_mask.b.nak = 1;
 800bc86:	697b      	ldr	r3, [r7, #20]
 800bc88:	f043 0310 	orr.w	r3, r3, #16
 800bc8c:	617b      	str	r3, [r7, #20]
				hc_intr_mask.b.nyet = 1;
 800bc8e:	697b      	ldr	r3, [r7, #20]
 800bc90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bc94:	617b      	str	r3, [r7, #20]
				if (hc->do_ping) {
 800bc96:	683b      	ldr	r3, [r7, #0]
 800bc98:	7edb      	ldrb	r3, [r3, #27]
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d003      	beq.n	800bca6 <dwc_otg_hc_init+0x15a>
					hc_intr_mask.b.ack = 1;
 800bc9e:	697b      	ldr	r3, [r7, #20]
 800bca0:	f043 0320 	orr.w	r3, r3, #32
 800bca4:	617b      	str	r3, [r7, #20]
				}
			}

			if (hc->do_split) {
 800bca6:	683b      	ldr	r3, [r7, #0]
 800bca8:	f893 3020 	ldrb.w	r3, [r3, #32]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d011      	beq.n	800bcd4 <dwc_otg_hc_init+0x188>
				hc_intr_mask.b.nak = 1;
 800bcb0:	697b      	ldr	r3, [r7, #20]
 800bcb2:	f043 0310 	orr.w	r3, r3, #16
 800bcb6:	617b      	str	r3, [r7, #20]
				if (hc->complete_split) {
 800bcb8:	683b      	ldr	r3, [r7, #0]
 800bcba:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d004      	beq.n	800bccc <dwc_otg_hc_init+0x180>
					hc_intr_mask.b.nyet = 1;
 800bcc2:	697b      	ldr	r3, [r7, #20]
 800bcc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bcc8:	617b      	str	r3, [r7, #20]
 800bcca:	e003      	b.n	800bcd4 <dwc_otg_hc_init+0x188>
				} else {
					hc_intr_mask.b.ack = 1;
 800bccc:	697b      	ldr	r3, [r7, #20]
 800bcce:	f043 0320 	orr.w	r3, r3, #32
 800bcd2:	617b      	str	r3, [r7, #20]
				}
			}

			if (hc->error_state) {
 800bcd4:	683b      	ldr	r3, [r7, #0]
 800bcd6:	7f1b      	ldrb	r3, [r3, #28]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d05f      	beq.n	800bd9c <dwc_otg_hc_init+0x250>
				hc_intr_mask.b.ack = 1;
 800bcdc:	697b      	ldr	r3, [r7, #20]
 800bcde:	f043 0320 	orr.w	r3, r3, #32
 800bce2:	617b      	str	r3, [r7, #20]
			}
			break;
 800bce4:	e05a      	b.n	800bd9c <dwc_otg_hc_init+0x250>
		case DWC_OTG_EP_TYPE_INTR:
			hc_intr_mask.b.xfercompl = 1;
 800bce6:	697b      	ldr	r3, [r7, #20]
 800bce8:	f043 0301 	orr.w	r3, r3, #1
 800bcec:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.nak = 1;
 800bcee:	697b      	ldr	r3, [r7, #20]
 800bcf0:	f043 0310 	orr.w	r3, r3, #16
 800bcf4:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.stall = 1;
 800bcf6:	697b      	ldr	r3, [r7, #20]
 800bcf8:	f043 0308 	orr.w	r3, r3, #8
 800bcfc:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.xacterr = 1;
 800bcfe:	697b      	ldr	r3, [r7, #20]
 800bd00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd04:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.datatglerr = 1;
 800bd06:	697b      	ldr	r3, [r7, #20]
 800bd08:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800bd0c:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.frmovrun = 1;
 800bd0e:	697b      	ldr	r3, [r7, #20]
 800bd10:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800bd14:	617b      	str	r3, [r7, #20]

			if (hc->ep_is_in) {
 800bd16:	683b      	ldr	r3, [r7, #0]
 800bd18:	789b      	ldrb	r3, [r3, #2]
 800bd1a:	f003 0308 	and.w	r3, r3, #8
 800bd1e:	b2db      	uxtb	r3, r3
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d003      	beq.n	800bd2c <dwc_otg_hc_init+0x1e0>
				hc_intr_mask.b.bblerr = 1;
 800bd24:	697b      	ldr	r3, [r7, #20]
 800bd26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bd2a:	617b      	str	r3, [r7, #20]
			}
			if (hc->error_state) {
 800bd2c:	683b      	ldr	r3, [r7, #0]
 800bd2e:	7f1b      	ldrb	r3, [r3, #28]
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d003      	beq.n	800bd3c <dwc_otg_hc_init+0x1f0>
				hc_intr_mask.b.ack = 1;
 800bd34:	697b      	ldr	r3, [r7, #20]
 800bd36:	f043 0320 	orr.w	r3, r3, #32
 800bd3a:	617b      	str	r3, [r7, #20]
			}
			if (hc->do_split) {
 800bd3c:	683b      	ldr	r3, [r7, #0]
 800bd3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d02c      	beq.n	800bda0 <dwc_otg_hc_init+0x254>
				if (hc->complete_split) {
 800bd46:	683b      	ldr	r3, [r7, #0]
 800bd48:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d004      	beq.n	800bd5a <dwc_otg_hc_init+0x20e>
					hc_intr_mask.b.nyet = 1;
 800bd50:	697b      	ldr	r3, [r7, #20]
 800bd52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd56:	617b      	str	r3, [r7, #20]
				} else {
					hc_intr_mask.b.ack = 1;
				}
			}
			break;
 800bd58:	e022      	b.n	800bda0 <dwc_otg_hc_init+0x254>
			}
			if (hc->do_split) {
				if (hc->complete_split) {
					hc_intr_mask.b.nyet = 1;
				} else {
					hc_intr_mask.b.ack = 1;
 800bd5a:	697b      	ldr	r3, [r7, #20]
 800bd5c:	f043 0320 	orr.w	r3, r3, #32
 800bd60:	617b      	str	r3, [r7, #20]
				}
			}
			break;
 800bd62:	e01d      	b.n	800bda0 <dwc_otg_hc_init+0x254>
		case DWC_OTG_EP_TYPE_ISOC:
			hc_intr_mask.b.xfercompl = 1;
 800bd64:	697b      	ldr	r3, [r7, #20]
 800bd66:	f043 0301 	orr.w	r3, r3, #1
 800bd6a:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.frmovrun = 1;
 800bd6c:	697b      	ldr	r3, [r7, #20]
 800bd6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800bd72:	617b      	str	r3, [r7, #20]
			hc_intr_mask.b.ack = 1;
 800bd74:	697b      	ldr	r3, [r7, #20]
 800bd76:	f043 0320 	orr.w	r3, r3, #32
 800bd7a:	617b      	str	r3, [r7, #20]

			if (hc->ep_is_in) {
 800bd7c:	683b      	ldr	r3, [r7, #0]
 800bd7e:	789b      	ldrb	r3, [r3, #2]
 800bd80:	f003 0308 	and.w	r3, r3, #8
 800bd84:	b2db      	uxtb	r3, r3
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d00c      	beq.n	800bda4 <dwc_otg_hc_init+0x258>
				hc_intr_mask.b.xacterr = 1;
 800bd8a:	697b      	ldr	r3, [r7, #20]
 800bd8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd90:	617b      	str	r3, [r7, #20]
				hc_intr_mask.b.bblerr = 1;
 800bd92:	697b      	ldr	r3, [r7, #20]
 800bd94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bd98:	617b      	str	r3, [r7, #20]
			}
			break;
 800bd9a:	e003      	b.n	800bda4 <dwc_otg_hc_init+0x258>
			}

			if (hc->error_state) {
				hc_intr_mask.b.ack = 1;
			}
			break;
 800bd9c:	bf00      	nop
 800bd9e:	e002      	b.n	800bda6 <dwc_otg_hc_init+0x25a>
					hc_intr_mask.b.nyet = 1;
				} else {
					hc_intr_mask.b.ack = 1;
				}
			}
			break;
 800bda0:	bf00      	nop
 800bda2:	e000      	b.n	800bda6 <dwc_otg_hc_init+0x25a>

			if (hc->ep_is_in) {
				hc_intr_mask.b.xacterr = 1;
				hc_intr_mask.b.bblerr = 1;
			}
			break;
 800bda4:	bf00      	nop
		}
	}
	DWC_WRITE_REG32(&hc_regs->hcintmsk, hc_intr_mask.d32);
 800bda6:	69fb      	ldr	r3, [r7, #28]
 800bda8:	f103 020c 	add.w	r2, r3, #12
 800bdac:	697b      	ldr	r3, [r7, #20]
 800bdae:	4610      	mov	r0, r2
 800bdb0:	4619      	mov	r1, r3
 800bdb2:	f7fb ff53 	bl	8007c5c <DWC_WRITE_REG32>

	/* Enable the top level host channel interrupt. */
	intr_enable = (1 << hc_num);
 800bdb6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bdba:	f04f 0201 	mov.w	r2, #1
 800bdbe:	fa02 f303 	lsl.w	r3, r2, r3
 800bdc2:	61bb      	str	r3, [r7, #24]
	DWC_MODIFY_REG32(&host_if->host_global_regs->haintmsk, 0, intr_enable);
 800bdc4:	6a3b      	ldr	r3, [r7, #32]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	f103 0318 	add.w	r3, r3, #24
 800bdcc:	4618      	mov	r0, r3
 800bdce:	f04f 0100 	mov.w	r1, #0
 800bdd2:	69ba      	ldr	r2, [r7, #24]
 800bdd4:	f7fb ff50 	bl	8007c78 <DWC_MODIFY_REG32>

	/* Make sure host channel interrupts are enabled. */
	gintmsk.b.hcintr = 1;
 800bdd8:	693b      	ldr	r3, [r7, #16]
 800bdda:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800bdde:	613b      	str	r3, [r7, #16]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gintmsk, 0, gintmsk.d32);
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	685b      	ldr	r3, [r3, #4]
 800bde4:	f103 0218 	add.w	r2, r3, #24
 800bde8:	693b      	ldr	r3, [r7, #16]
 800bdea:	4610      	mov	r0, r2
 800bdec:	f04f 0100 	mov.w	r1, #0
 800bdf0:	461a      	mov	r2, r3
 800bdf2:	f7fb ff41 	bl	8007c78 <DWC_MODIFY_REG32>

	/*
	 * Program the HCCHARn register with the endpoint characteristics for
	 * the current transfer.
	 */
	hcchar.d32 = 0;
 800bdf6:	f04f 0300 	mov.w	r3, #0
 800bdfa:	60fb      	str	r3, [r7, #12]
	hcchar.b.devaddr = hc->dev_addr;
 800bdfc:	683b      	ldr	r3, [r7, #0]
 800bdfe:	785b      	ldrb	r3, [r3, #1]
 800be00:	f3c3 0306 	ubfx	r3, r3, #0, #7
 800be04:	b2da      	uxtb	r2, r3
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	f362 539c 	bfi	r3, r2, #22, #7
 800be0c:	60fb      	str	r3, [r7, #12]
	hcchar.b.epnum = hc->ep_num;
 800be0e:	683b      	ldr	r3, [r7, #0]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	f3c3 33c3 	ubfx	r3, r3, #15, #4
 800be16:	b2da      	uxtb	r2, r3
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	f362 23ce 	bfi	r3, r2, #11, #4
 800be1e:	60fb      	str	r3, [r7, #12]
	hcchar.b.epdir = hc->ep_is_in;
 800be20:	683b      	ldr	r3, [r7, #0]
 800be22:	789b      	ldrb	r3, [r3, #2]
 800be24:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800be28:	b2da      	uxtb	r2, r3
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	f362 33cf 	bfi	r3, r2, #15, #1
 800be30:	60fb      	str	r3, [r7, #12]
	hcchar.b.lspddev = (hc->speed == DWC_OTG_EP_SPEED_LOW);
 800be32:	683b      	ldr	r3, [r7, #0]
 800be34:	789b      	ldrb	r3, [r3, #2]
 800be36:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800be3a:	b2db      	uxtb	r3, r3
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	bf14      	ite	ne
 800be40:	2300      	movne	r3, #0
 800be42:	2301      	moveq	r3, #1
 800be44:	b2da      	uxtb	r2, r3
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	f362 4351 	bfi	r3, r2, #17, #1
 800be4c:	60fb      	str	r3, [r7, #12]
	hcchar.b.eptype = hc->ep_type;
 800be4e:	683b      	ldr	r3, [r7, #0]
 800be50:	789b      	ldrb	r3, [r3, #2]
 800be52:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800be56:	b2da      	uxtb	r2, r3
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	f362 4393 	bfi	r3, r2, #18, #2
 800be5e:	60fb      	str	r3, [r7, #12]
	hcchar.b.mps = hc->max_packet;
 800be60:	683b      	ldr	r3, [r7, #0]
 800be62:	889b      	ldrh	r3, [r3, #4]
 800be64:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800be68:	b29a      	uxth	r2, r3
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	f362 030a 	bfi	r3, r2, #0, #11
 800be70:	60fb      	str	r3, [r7, #12]

	DWC_WRITE_REG32(&host_if->hc_regs[hc_num]->hcchar, hcchar.d32);
 800be72:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800be76:	6a3b      	ldr	r3, [r7, #32]
 800be78:	f102 0202 	add.w	r2, r2, #2
 800be7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be80:	461a      	mov	r2, r3
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	4610      	mov	r0, r2
 800be86:	4619      	mov	r1, r3
 800be88:	f7fb fee8 	bl	8007c5c <DWC_WRITE_REG32>
	DWC_DEBUGPL(DBG_HCDV, "	 Multi Cnt: %d\n", hcchar.b.multicnt);

	/*
	 * Program the HCSPLIT register for SPLITs
	 */
	hcsplt.d32 = 0;
 800be8c:	f04f 0300 	mov.w	r3, #0
 800be90:	60bb      	str	r3, [r7, #8]
	if (hc->do_split) {
 800be92:	683b      	ldr	r3, [r7, #0]
 800be94:	f893 3020 	ldrb.w	r3, [r3, #32]
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d027      	beq.n	800beec <dwc_otg_hc_init+0x3a0>
		DWC_DEBUGPL(DBG_HCDV, "Programming HC %d with split --> %s\n",
			    hc->hc_num,
			    hc->complete_split ? "CSPLIT" : "SSPLIT");
		hcsplt.b.compsplt = hc->complete_split;
 800be9c:	683b      	ldr	r3, [r7, #0]
 800be9e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800bea2:	f003 0301 	and.w	r3, r3, #1
 800bea6:	b2da      	uxtb	r2, r3
 800bea8:	68bb      	ldr	r3, [r7, #8]
 800beaa:	f362 4310 	bfi	r3, r2, #16, #1
 800beae:	60bb      	str	r3, [r7, #8]
		hcsplt.b.xactpos = hc->xact_pos;
 800beb0:	683b      	ldr	r3, [r7, #0]
 800beb2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800beb6:	f003 0303 	and.w	r3, r3, #3
 800beba:	b2da      	uxtb	r2, r3
 800bebc:	68bb      	ldr	r3, [r7, #8]
 800bebe:	f362 338f 	bfi	r3, r2, #14, #2
 800bec2:	60bb      	str	r3, [r7, #8]
		hcsplt.b.hubaddr = hc->hub_addr;
 800bec4:	683b      	ldr	r3, [r7, #0]
 800bec6:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800beca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bece:	b2da      	uxtb	r2, r3
 800bed0:	68bb      	ldr	r3, [r7, #8]
 800bed2:	f362 13cd 	bfi	r3, r2, #7, #7
 800bed6:	60bb      	str	r3, [r7, #8]
		hcsplt.b.prtaddr = hc->port_addr;
 800bed8:	683b      	ldr	r3, [r7, #0]
 800beda:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800bede:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bee2:	b2da      	uxtb	r2, r3
 800bee4:	68bb      	ldr	r3, [r7, #8]
 800bee6:	f362 0306 	bfi	r3, r2, #0, #7
 800beea:	60bb      	str	r3, [r7, #8]
		DWC_DEBUGPL(DBG_HCDV, "	  port addr %d\n", hc->port_addr);
		DWC_DEBUGPL(DBG_HCDV, "	  is_in %d\n", hc->ep_is_in);
		DWC_DEBUGPL(DBG_HCDV, "	  Max Pkt: %d\n", hcchar.b.mps);
		DWC_DEBUGPL(DBG_HCDV, "	  xferlen: %d\n", hc->xfer_len);
	}
	DWC_WRITE_REG32(&host_if->hc_regs[hc_num]->hcsplt, hcsplt.d32);
 800beec:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800bef0:	6a3b      	ldr	r3, [r7, #32]
 800bef2:	f102 0202 	add.w	r2, r2, #2
 800bef6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800befa:	f103 0204 	add.w	r2, r3, #4
 800befe:	68bb      	ldr	r3, [r7, #8]
 800bf00:	4610      	mov	r0, r2
 800bf02:	4619      	mov	r1, r3
 800bf04:	f7fb feaa 	bl	8007c5c <DWC_WRITE_REG32>

}
 800bf08:	f107 0728 	add.w	r7, r7, #40	; 0x28
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	bd80      	pop	{r7, pc}

0800bf10 <dwc_otg_hc_halt>:
 * @param hc Host channel to halt.
 * @param halt_status Reason for halting the channel.
 */
void dwc_otg_hc_halt(dwc_otg_core_if_t * core_if,
		     dwc_hc_t * hc, dwc_otg_halt_status_e halt_status)
{
 800bf10:	b580      	push	{r7, lr}
 800bf12:	b08c      	sub	sp, #48	; 0x30
 800bf14:	af00      	add	r7, sp, #0
 800bf16:	60f8      	str	r0, [r7, #12]
 800bf18:	60b9      	str	r1, [r7, #8]
 800bf1a:	4613      	mov	r3, r2
 800bf1c:	71fb      	strb	r3, [r7, #7]
	hcchar_data_t hcchar;
	dwc_otg_hc_regs_t *hc_regs;
	dwc_otg_core_global_regs_t *global_regs;
	dwc_otg_host_global_regs_t *host_global_regs;

	hc_regs = core_if->host_if->hc_regs[hc->hc_num];
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	68db      	ldr	r3, [r3, #12]
 800bf22:	68ba      	ldr	r2, [r7, #8]
 800bf24:	7812      	ldrb	r2, [r2, #0]
 800bf26:	f102 0202 	add.w	r2, r2, #2
 800bf2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf2e:	62fb      	str	r3, [r7, #44]	; 0x2c
	global_regs = core_if->core_global_regs;
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	685b      	ldr	r3, [r3, #4]
 800bf34:	62bb      	str	r3, [r7, #40]	; 0x28
	host_global_regs = core_if->host_if->host_global_regs;
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	68db      	ldr	r3, [r3, #12]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	627b      	str	r3, [r7, #36]	; 0x24

	DWC_ASSERT(!(halt_status == DWC_OTG_HC_XFER_NO_HALT_STATUS),
		   "halt_status = %d\n", halt_status);

	if (halt_status == DWC_OTG_HC_XFER_URB_DEQUEUE ||
 800bf3e:	79fb      	ldrb	r3, [r7, #7]
 800bf40:	2b0d      	cmp	r3, #13
 800bf42:	d002      	beq.n	800bf4a <dwc_otg_hc_halt+0x3a>
 800bf44:	79fb      	ldrb	r3, [r7, #7]
 800bf46:	2b0b      	cmp	r3, #11
 800bf48:	d127      	bne.n	800bf9a <dwc_otg_hc_halt+0x8a>
		 * and QH state associated with this transfer has been cleared
		 * (in the case of URB_DEQUEUE), so the channel needs to be
		 * shut down carefully to prevent crashes.
		 */
		hcintmsk_data_t hcintmsk;
		hcintmsk.d32 = 0;
 800bf4a:	f04f 0300 	mov.w	r3, #0
 800bf4e:	617b      	str	r3, [r7, #20]
		hcintmsk.b.chhltd = 1;
 800bf50:	697b      	ldr	r3, [r7, #20]
 800bf52:	f043 0302 	orr.w	r3, r3, #2
 800bf56:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(&hc_regs->hcintmsk, hcintmsk.d32);
 800bf58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf5a:	f103 020c 	add.w	r2, r3, #12
 800bf5e:	697b      	ldr	r3, [r7, #20]
 800bf60:	4610      	mov	r0, r2
 800bf62:	4619      	mov	r1, r3
 800bf64:	f7fb fe7a 	bl	8007c5c <DWC_WRITE_REG32>
		/*
		 * Make sure no other interrupts besides halt are currently
		 * pending. Handling another interrupt could cause a crash due
		 * to the QTD and QH state.
		 */
		DWC_WRITE_REG32(&hc_regs->hcint, ~hcintmsk.d32);
 800bf68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf6a:	f103 0208 	add.w	r2, r3, #8
 800bf6e:	697b      	ldr	r3, [r7, #20]
 800bf70:	ea6f 0303 	mvn.w	r3, r3
 800bf74:	4610      	mov	r0, r2
 800bf76:	4619      	mov	r1, r3
 800bf78:	f7fb fe70 	bl	8007c5c <DWC_WRITE_REG32>
		/*
		 * Make sure the halt status is set to URB_DEQUEUE or AHB_ERR
		 * even if the channel was already halted for some other
		 * reason.
		 */
		hc->halt_status = halt_status;
 800bf7c:	68bb      	ldr	r3, [r7, #8]
 800bf7e:	79fa      	ldrb	r2, [r7, #7]
 800bf80:	77da      	strb	r2, [r3, #31]

		hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800bf82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf84:	4618      	mov	r0, r3
 800bf86:	f7fb fe5d 	bl	8007c44 <DWC_READ_REG32>
 800bf8a:	4603      	mov	r3, r0
 800bf8c:	61bb      	str	r3, [r7, #24]
		if (hcchar.b.chen == 0) {
 800bf8e:	7efb      	ldrb	r3, [r7, #27]
 800bf90:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800bf94:	b2db      	uxtb	r3, r3
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d06a      	beq.n	800c070 <dwc_otg_hc_halt+0x160>
			 * started yet.
			 */
			return;
		}
	}
	if (hc->halt_pending) {
 800bf9a:	68bb      	ldr	r3, [r7, #8]
 800bf9c:	7f9b      	ldrb	r3, [r3, #30]
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d166      	bne.n	800c070 <dwc_otg_hc_halt+0x160>

#endif
		return;
	}

	hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800bfa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfa4:	4618      	mov	r0, r3
 800bfa6:	f7fb fe4d 	bl	8007c44 <DWC_READ_REG32>
 800bfaa:	4603      	mov	r3, r0
 800bfac:	61bb      	str	r3, [r7, #24]

	/* No need to set the bit in DDMA for disabling the channel */
	//TODO check it everywhere channel is disabled          
	if (!core_if->core_params->dma_desc_enable)
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	68db      	ldr	r3, [r3, #12]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d103      	bne.n	800bfc0 <dwc_otg_hc_halt+0xb0>
		hcchar.b.chen = 1;
 800bfb8:	69bb      	ldr	r3, [r7, #24]
 800bfba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800bfbe:	61bb      	str	r3, [r7, #24]
	hcchar.b.chdis = 1;
 800bfc0:	69bb      	ldr	r3, [r7, #24]
 800bfc2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bfc6:	61bb      	str	r3, [r7, #24]

	if (!core_if->dma_enable) {
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d132      	bne.n	800c038 <dwc_otg_hc_halt+0x128>
		/* Check for space in the request queue to issue the halt. */
		if (hc->ep_type == DWC_OTG_EP_TYPE_CONTROL ||
 800bfd2:	68bb      	ldr	r3, [r7, #8]
 800bfd4:	789b      	ldrb	r3, [r3, #2]
 800bfd6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800bfda:	b2db      	uxtb	r3, r3
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d006      	beq.n	800bfee <dwc_otg_hc_halt+0xde>
		    hc->ep_type == DWC_OTG_EP_TYPE_BULK) {
 800bfe0:	68bb      	ldr	r3, [r7, #8]
 800bfe2:	789b      	ldrb	r3, [r3, #2]
 800bfe4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800bfe8:	b2db      	uxtb	r3, r3
		hcchar.b.chen = 1;
	hcchar.b.chdis = 1;

	if (!core_if->dma_enable) {
		/* Check for space in the request queue to issue the halt. */
		if (hc->ep_type == DWC_OTG_EP_TYPE_CONTROL ||
 800bfea:	2b80      	cmp	r3, #128	; 0x80
 800bfec:	d110      	bne.n	800c010 <dwc_otg_hc_halt+0x100>
		    hc->ep_type == DWC_OTG_EP_TYPE_BULK) {
			nptxsts.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
 800bfee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bff0:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800bff4:	4618      	mov	r0, r3
 800bff6:	f7fb fe25 	bl	8007c44 <DWC_READ_REG32>
 800bffa:	4603      	mov	r3, r0
 800bffc:	623b      	str	r3, [r7, #32]
			if (nptxsts.b.nptxqspcavail == 0) {
 800bffe:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800c002:	2b00      	cmp	r3, #0
 800c004:	d118      	bne.n	800c038 <dwc_otg_hc_halt+0x128>
				hcchar.b.chen = 0;
 800c006:	69bb      	ldr	r3, [r7, #24]
 800c008:	f36f 73df 	bfc	r3, #31, #1
 800c00c:	61bb      	str	r3, [r7, #24]
	if (!core_if->dma_enable) {
		/* Check for space in the request queue to issue the halt. */
		if (hc->ep_type == DWC_OTG_EP_TYPE_CONTROL ||
		    hc->ep_type == DWC_OTG_EP_TYPE_BULK) {
			nptxsts.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
			if (nptxsts.b.nptxqspcavail == 0) {
 800c00e:	e013      	b.n	800c038 <dwc_otg_hc_halt+0x128>
				hcchar.b.chen = 0;
			}
		} else {
			hptxsts.d32 =
			    DWC_READ_REG32(&host_global_regs->hptxsts);
 800c010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c012:	f103 0310 	add.w	r3, r3, #16
 800c016:	4618      	mov	r0, r3
 800c018:	f7fb fe14 	bl	8007c44 <DWC_READ_REG32>
 800c01c:	4603      	mov	r3, r0
			nptxsts.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
			if (nptxsts.b.nptxqspcavail == 0) {
				hcchar.b.chen = 0;
			}
		} else {
			hptxsts.d32 =
 800c01e:	61fb      	str	r3, [r7, #28]
			    DWC_READ_REG32(&host_global_regs->hptxsts);
			if ((hptxsts.b.ptxqspcavail == 0)
 800c020:	7fbb      	ldrb	r3, [r7, #30]
 800c022:	2b00      	cmp	r3, #0
 800c024:	d004      	beq.n	800c030 <dwc_otg_hc_halt+0x120>
			    || (core_if->queuing_high_bandwidth)) {
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d003      	beq.n	800c038 <dwc_otg_hc_halt+0x128>
				hcchar.b.chen = 0;
 800c030:	69bb      	ldr	r3, [r7, #24]
 800c032:	f36f 73df 	bfc	r3, #31, #1
 800c036:	61bb      	str	r3, [r7, #24]
			}
		}
	}
	DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 800c038:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c03a:	69bb      	ldr	r3, [r7, #24]
 800c03c:	4610      	mov	r0, r2
 800c03e:	4619      	mov	r1, r3
 800c040:	f7fb fe0c 	bl	8007c5c <DWC_WRITE_REG32>

	hc->halt_status = halt_status;
 800c044:	68bb      	ldr	r3, [r7, #8]
 800c046:	79fa      	ldrb	r2, [r7, #7]
 800c048:	77da      	strb	r2, [r3, #31]

	if (hcchar.b.chen) {
 800c04a:	7efb      	ldrb	r3, [r7, #27]
 800c04c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c050:	b2db      	uxtb	r3, r3
 800c052:	2b00      	cmp	r3, #0
 800c054:	d008      	beq.n	800c068 <dwc_otg_hc_halt+0x158>
		hc->halt_pending = 1;
 800c056:	68bb      	ldr	r3, [r7, #8]
 800c058:	f04f 0201 	mov.w	r2, #1
 800c05c:	779a      	strb	r2, [r3, #30]
		hc->halt_on_queue = 0;
 800c05e:	68bb      	ldr	r3, [r7, #8]
 800c060:	f04f 0200 	mov.w	r2, #0
 800c064:	775a      	strb	r2, [r3, #29]
 800c066:	e003      	b.n	800c070 <dwc_otg_hc_halt+0x160>
	} else {
		hc->halt_on_queue = 1;
 800c068:	68bb      	ldr	r3, [r7, #8]
 800c06a:	f04f 0201 	mov.w	r2, #1
 800c06e:	775a      	strb	r2, [r3, #29]
	DWC_DEBUGPL(DBG_HCDV, "	 halt_pending: %d\n", hc->halt_pending);
	DWC_DEBUGPL(DBG_HCDV, "	 halt_on_queue: %d\n", hc->halt_on_queue);
	DWC_DEBUGPL(DBG_HCDV, "	 halt_status: %d\n", hc->halt_status);

	return;
}
 800c070:	f107 0730 	add.w	r7, r7, #48	; 0x30
 800c074:	46bd      	mov	sp, r7
 800c076:	bd80      	pop	{r7, pc}

0800c078 <dwc_otg_hc_cleanup>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param hc Identifies the host channel to clean up.
 */
void dwc_otg_hc_cleanup(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
{
 800c078:	b580      	push	{r7, lr}
 800c07a:	b084      	sub	sp, #16
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	6078      	str	r0, [r7, #4]
 800c080:	6039      	str	r1, [r7, #0]
	dwc_otg_hc_regs_t *hc_regs;

	hc->xfer_started = 0;
 800c082:	683b      	ldr	r3, [r7, #0]
 800c084:	f04f 0200 	mov.w	r2, #0
 800c088:	769a      	strb	r2, [r3, #26]

	/*
	 * Clear channel interrupt enables and any unhandled channel interrupt
	 * conditions.
	 */
	hc_regs = core_if->host_if->hc_regs[hc->hc_num];
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	68db      	ldr	r3, [r3, #12]
 800c08e:	683a      	ldr	r2, [r7, #0]
 800c090:	7812      	ldrb	r2, [r2, #0]
 800c092:	f102 0202 	add.w	r2, r2, #2
 800c096:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c09a:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&hc_regs->hcintmsk, 0);
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	f103 030c 	add.w	r3, r3, #12
 800c0a2:	4618      	mov	r0, r3
 800c0a4:	f04f 0100 	mov.w	r1, #0
 800c0a8:	f7fb fdd8 	bl	8007c5c <DWC_WRITE_REG32>
	DWC_WRITE_REG32(&hc_regs->hcint, 0xFFFFFFFF);
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	f103 0308 	add.w	r3, r3, #8
 800c0b2:	4618      	mov	r0, r3
 800c0b4:	f04f 31ff 	mov.w	r1, #4294967295
 800c0b8:	f7fb fdd0 	bl	8007c5c <DWC_WRITE_REG32>
#ifdef DEBUG
	DWC_TIMER_CANCEL(core_if->hc_xfer_timer[hc->hc_num]);
#endif
}
 800c0bc:	f107 0710 	add.w	r7, r7, #16
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	bd80      	pop	{r7, pc}

0800c0c4 <hc_set_even_odd_frame>:
 * @param hcchar Current value of the HCCHAR register for the specified host
 * channel.
 */
static inline void hc_set_even_odd_frame(dwc_otg_core_if_t * core_if,
					 dwc_hc_t * hc, hcchar_data_t * hcchar)
{
 800c0c4:	b580      	push	{r7, lr}
 800c0c6:	b086      	sub	sp, #24
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	60f8      	str	r0, [r7, #12]
 800c0cc:	60b9      	str	r1, [r7, #8]
 800c0ce:	607a      	str	r2, [r7, #4]
	if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 800c0d0:	68bb      	ldr	r3, [r7, #8]
 800c0d2:	789b      	ldrb	r3, [r3, #2]
 800c0d4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800c0d8:	b2db      	uxtb	r3, r3
 800c0da:	2bc0      	cmp	r3, #192	; 0xc0
 800c0dc:	d006      	beq.n	800c0ec <hc_set_even_odd_frame+0x28>
	    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
 800c0de:	68bb      	ldr	r3, [r7, #8]
 800c0e0:	789b      	ldrb	r3, [r3, #2]
 800c0e2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800c0e6:	b2db      	uxtb	r3, r3
 * channel.
 */
static inline void hc_set_even_odd_frame(dwc_otg_core_if_t * core_if,
					 dwc_hc_t * hc, hcchar_data_t * hcchar)
{
	if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 800c0e8:	2b40      	cmp	r3, #64	; 0x40
 800c0ea:	d116      	bne.n	800c11a <hc_set_even_odd_frame+0x56>
	    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
		hfnum_data_t hfnum;
		hfnum.d32 =
		    DWC_READ_REG32(&core_if->host_if->host_global_regs->hfnum);
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	68db      	ldr	r3, [r3, #12]
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	f103 0308 	add.w	r3, r3, #8
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	f7fb fda4 	bl	8007c44 <DWC_READ_REG32>
 800c0fc:	4603      	mov	r3, r0
					 dwc_hc_t * hc, hcchar_data_t * hcchar)
{
	if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
	    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
		hfnum_data_t hfnum;
		hfnum.d32 =
 800c0fe:	617b      	str	r3, [r7, #20]
		    DWC_READ_REG32(&core_if->host_if->host_global_regs->hfnum);

		/* 1 if _next_ frame is odd, 0 if it's even */
		hcchar->b.oddfrm = (hfnum.b.frnum & 0x1) ? 0 : 1;
 800c100:	8abb      	ldrh	r3, [r7, #20]
 800c102:	f003 0301 	and.w	r3, r3, #1
 800c106:	2b00      	cmp	r3, #0
 800c108:	bf14      	ite	ne
 800c10a:	2300      	movne	r3, #0
 800c10c:	2301      	moveq	r3, #1
 800c10e:	b2d9      	uxtb	r1, r3
 800c110:	687a      	ldr	r2, [r7, #4]
 800c112:	6813      	ldr	r3, [r2, #0]
 800c114:	f361 735d 	bfi	r3, r1, #29, #1
 800c118:	6013      	str	r3, [r2, #0]
				break;
			}
		}
#endif
	}
}
 800c11a:	f107 0718 	add.w	r7, r7, #24
 800c11e:	46bd      	mov	sp, r7
 800c120:	bd80      	pop	{r7, pc}
 800c122:	bf00      	nop

0800c124 <set_pid_isoc>:
		 xfer_info->core_if->start_hcchar_val[hc_num]);
}
#endif

void set_pid_isoc(dwc_hc_t * hc)
{
 800c124:	b480      	push	{r7}
 800c126:	b083      	sub	sp, #12
 800c128:	af00      	add	r7, sp, #0
 800c12a:	6078      	str	r0, [r7, #4]
	/* Set up the initial PID for the transfer. */
	if (hc->speed == DWC_OTG_EP_SPEED_HIGH) {
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	789b      	ldrb	r3, [r3, #2]
 800c130:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800c134:	b2db      	uxtb	r3, r3
 800c136:	2b20      	cmp	r3, #32
 800c138:	d13d      	bne.n	800c1b6 <set_pid_isoc+0x92>
		if (hc->ep_is_in) {
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	789b      	ldrb	r3, [r3, #2]
 800c13e:	f003 0308 	and.w	r3, r3, #8
 800c142:	b2db      	uxtb	r3, r3
 800c144:	2b00      	cmp	r3, #0
 800c146:	d023      	beq.n	800c190 <set_pid_isoc+0x6c>
			if (hc->multi_count == 1) {
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	795b      	ldrb	r3, [r3, #5]
 800c14c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c150:	b2db      	uxtb	r3, r3
 800c152:	2b20      	cmp	r3, #32
 800c154:	d105      	bne.n	800c162 <set_pid_isoc+0x3e>
				hc->data_pid_start = DWC_OTG_HC_PID_DATA0;
 800c156:	687a      	ldr	r2, [r7, #4]
 800c158:	7953      	ldrb	r3, [r2, #5]
 800c15a:	f36f 03c4 	bfc	r3, #3, #2
 800c15e:	7153      	strb	r3, [r2, #5]
 800c160:	e02e      	b.n	800c1c0 <set_pid_isoc+0x9c>
			} else if (hc->multi_count == 2) {
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	795b      	ldrb	r3, [r3, #5]
 800c166:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c16a:	b2db      	uxtb	r3, r3
 800c16c:	2b40      	cmp	r3, #64	; 0x40
 800c16e:	d107      	bne.n	800c180 <set_pid_isoc+0x5c>
				hc->data_pid_start = DWC_OTG_HC_PID_DATA1;
 800c170:	687a      	ldr	r2, [r7, #4]
 800c172:	7953      	ldrb	r3, [r2, #5]
 800c174:	f04f 0102 	mov.w	r1, #2
 800c178:	f361 03c4 	bfi	r3, r1, #3, #2
 800c17c:	7153      	strb	r3, [r2, #5]
 800c17e:	e01f      	b.n	800c1c0 <set_pid_isoc+0x9c>
			} else {
				hc->data_pid_start = DWC_OTG_HC_PID_DATA2;
 800c180:	687a      	ldr	r2, [r7, #4]
 800c182:	7953      	ldrb	r3, [r2, #5]
 800c184:	f04f 0101 	mov.w	r1, #1
 800c188:	f361 03c4 	bfi	r3, r1, #3, #2
 800c18c:	7153      	strb	r3, [r2, #5]
 800c18e:	e017      	b.n	800c1c0 <set_pid_isoc+0x9c>
			}
		} else {
			if (hc->multi_count == 1) {
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	795b      	ldrb	r3, [r3, #5]
 800c194:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c198:	b2db      	uxtb	r3, r3
 800c19a:	2b20      	cmp	r3, #32
 800c19c:	d105      	bne.n	800c1aa <set_pid_isoc+0x86>
				hc->data_pid_start = DWC_OTG_HC_PID_DATA0;
 800c19e:	687a      	ldr	r2, [r7, #4]
 800c1a0:	7953      	ldrb	r3, [r2, #5]
 800c1a2:	f36f 03c4 	bfc	r3, #3, #2
 800c1a6:	7153      	strb	r3, [r2, #5]
 800c1a8:	e00a      	b.n	800c1c0 <set_pid_isoc+0x9c>
			} else {
				hc->data_pid_start = DWC_OTG_HC_PID_MDATA;
 800c1aa:	687a      	ldr	r2, [r7, #4]
 800c1ac:	7953      	ldrb	r3, [r2, #5]
 800c1ae:	f043 0318 	orr.w	r3, r3, #24
 800c1b2:	7153      	strb	r3, [r2, #5]
 800c1b4:	e004      	b.n	800c1c0 <set_pid_isoc+0x9c>
			}
		}
	} else {
		hc->data_pid_start = DWC_OTG_HC_PID_DATA0;
 800c1b6:	687a      	ldr	r2, [r7, #4]
 800c1b8:	7953      	ldrb	r3, [r2, #5]
 800c1ba:	f36f 03c4 	bfc	r3, #3, #2
 800c1be:	7153      	strb	r3, [r2, #5]
	}
}
 800c1c0:	f107 070c 	add.w	r7, r7, #12
 800c1c4:	46bd      	mov	sp, r7
 800c1c6:	bc80      	pop	{r7}
 800c1c8:	4770      	bx	lr
 800c1ca:	bf00      	nop

0800c1cc <dwc_otg_hc_start_transfer>:
 * value may be reduced to accommodate the max widths of the XferSize and
 * PktCnt fields in the HCTSIZn register. The multi_count value may be changed
 * to reflect the final xfer_len value.
 */
void dwc_otg_hc_start_transfer(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
{
 800c1cc:	b580      	push	{r7, lr}
 800c1ce:	b08c      	sub	sp, #48	; 0x30
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	6078      	str	r0, [r7, #4]
 800c1d4:	6039      	str	r1, [r7, #0]
	hcchar_data_t hcchar;
	hctsiz_data_t hctsiz;
	uint16_t num_packets;
	uint32_t max_hc_xfer_size = core_if->core_params->max_transfer_size;
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c1dc:	627b      	str	r3, [r7, #36]	; 0x24
	uint16_t max_hc_pkt_count = core_if->core_params->max_packet_count;
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c1e4:	847b      	strh	r3, [r7, #34]	; 0x22
	dwc_otg_hc_regs_t *hc_regs = core_if->host_if->hc_regs[hc->hc_num];
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	68db      	ldr	r3, [r3, #12]
 800c1ea:	683a      	ldr	r2, [r7, #0]
 800c1ec:	7812      	ldrb	r2, [r2, #0]
 800c1ee:	f102 0202 	add.w	r2, r2, #2
 800c1f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c1f6:	61fb      	str	r3, [r7, #28]

	hctsiz.d32 = 0;
 800c1f8:	f04f 0300 	mov.w	r3, #0
 800c1fc:	613b      	str	r3, [r7, #16]

	if (hc->do_ping) {
 800c1fe:	683b      	ldr	r3, [r7, #0]
 800c200:	7edb      	ldrb	r3, [r3, #27]
 800c202:	2b00      	cmp	r3, #0
 800c204:	d011      	beq.n	800c22a <dwc_otg_hc_start_transfer+0x5e>
		if (!core_if->dma_enable) {
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d108      	bne.n	800c222 <dwc_otg_hc_start_transfer+0x56>
			dwc_otg_hc_do_ping(core_if, hc);
 800c210:	6878      	ldr	r0, [r7, #4]
 800c212:	6839      	ldr	r1, [r7, #0]
 800c214:	f000 faaa 	bl	800c76c <dwc_otg_hc_do_ping>
			hc->xfer_started = 1;
 800c218:	683b      	ldr	r3, [r7, #0]
 800c21a:	f04f 0201 	mov.w	r2, #1
 800c21e:	769a      	strb	r2, [r3, #26]
 800c220:	e181      	b.n	800c526 <dwc_otg_hc_start_transfer+0x35a>
			return;
		} else {
			hctsiz.b.dopng = 1;
 800c222:	693b      	ldr	r3, [r7, #16]
 800c224:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c228:	613b      	str	r3, [r7, #16]
		}
	}

	if (hc->do_split) {
 800c22a:	683b      	ldr	r3, [r7, #0]
 800c22c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c230:	2b00      	cmp	r3, #0
 800c232:	d046      	beq.n	800c2c2 <dwc_otg_hc_start_transfer+0xf6>
		num_packets = 1;
 800c234:	f04f 0301 	mov.w	r3, #1
 800c238:	85fb      	strh	r3, [r7, #46]	; 0x2e

		if (hc->complete_split && !hc->ep_is_in) {
 800c23a:	683b      	ldr	r3, [r7, #0]
 800c23c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800c240:	2b00      	cmp	r3, #0
 800c242:	d00b      	beq.n	800c25c <dwc_otg_hc_start_transfer+0x90>
 800c244:	683b      	ldr	r3, [r7, #0]
 800c246:	789b      	ldrb	r3, [r3, #2]
 800c248:	f003 0308 	and.w	r3, r3, #8
 800c24c:	b2db      	uxtb	r3, r3
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d104      	bne.n	800c25c <dwc_otg_hc_start_transfer+0x90>
			/* For CSPLIT OUT Transfer, set the size to 0 so the
			 * core doesn't expect any data written to the FIFO */
			hc->xfer_len = 0;
 800c252:	683b      	ldr	r3, [r7, #0]
 800c254:	f04f 0200 	mov.w	r2, #0
 800c258:	611a      	str	r2, [r3, #16]
 800c25a:	e027      	b.n	800c2ac <dwc_otg_hc_start_transfer+0xe0>
		} else if (hc->ep_is_in || (hc->xfer_len > hc->max_packet)) {
 800c25c:	683b      	ldr	r3, [r7, #0]
 800c25e:	789b      	ldrb	r3, [r3, #2]
 800c260:	f003 0308 	and.w	r3, r3, #8
 800c264:	b2db      	uxtb	r3, r3
 800c266:	2b00      	cmp	r3, #0
 800c268:	d108      	bne.n	800c27c <dwc_otg_hc_start_transfer+0xb0>
 800c26a:	683b      	ldr	r3, [r7, #0]
 800c26c:	691a      	ldr	r2, [r3, #16]
 800c26e:	683b      	ldr	r3, [r7, #0]
 800c270:	889b      	ldrh	r3, [r3, #4]
 800c272:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c276:	b29b      	uxth	r3, r3
 800c278:	429a      	cmp	r2, r3
 800c27a:	d908      	bls.n	800c28e <dwc_otg_hc_start_transfer+0xc2>
			hc->xfer_len = hc->max_packet;
 800c27c:	683b      	ldr	r3, [r7, #0]
 800c27e:	889b      	ldrh	r3, [r3, #4]
 800c280:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c284:	b29b      	uxth	r3, r3
 800c286:	461a      	mov	r2, r3
 800c288:	683b      	ldr	r3, [r7, #0]
 800c28a:	611a      	str	r2, [r3, #16]
 800c28c:	e00e      	b.n	800c2ac <dwc_otg_hc_start_transfer+0xe0>
		} else if (!hc->ep_is_in && (hc->xfer_len > 188)) {
 800c28e:	683b      	ldr	r3, [r7, #0]
 800c290:	789b      	ldrb	r3, [r3, #2]
 800c292:	f003 0308 	and.w	r3, r3, #8
 800c296:	b2db      	uxtb	r3, r3
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d107      	bne.n	800c2ac <dwc_otg_hc_start_transfer+0xe0>
 800c29c:	683b      	ldr	r3, [r7, #0]
 800c29e:	691b      	ldr	r3, [r3, #16]
 800c2a0:	2bbc      	cmp	r3, #188	; 0xbc
 800c2a2:	d903      	bls.n	800c2ac <dwc_otg_hc_start_transfer+0xe0>
			hc->xfer_len = 188;
 800c2a4:	683b      	ldr	r3, [r7, #0]
 800c2a6:	f04f 02bc 	mov.w	r2, #188	; 0xbc
 800c2aa:	611a      	str	r2, [r3, #16]
		}

		hctsiz.b.xfersize = hc->xfer_len;
 800c2ac:	683b      	ldr	r3, [r7, #0]
 800c2ae:	691b      	ldr	r3, [r3, #16]
 800c2b0:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800c2b4:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800c2b8:	693b      	ldr	r3, [r7, #16]
 800c2ba:	f362 0312 	bfi	r3, r2, #0, #19
 800c2be:	613b      	str	r3, [r7, #16]
 800c2c0:	e09e      	b.n	800c400 <dwc_otg_hc_start_transfer+0x234>
	} else {
		/*
		 * Ensure that the transfer length and packet count will fit
		 * in the widths allocated for them in the HCTSIZn register.
		 */
		if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 800c2c2:	683b      	ldr	r3, [r7, #0]
 800c2c4:	789b      	ldrb	r3, [r3, #2]
 800c2c6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800c2ca:	b2db      	uxtb	r3, r3
 800c2cc:	2bc0      	cmp	r3, #192	; 0xc0
 800c2ce:	d006      	beq.n	800c2de <dwc_otg_hc_start_transfer+0x112>
		    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
 800c2d0:	683b      	ldr	r3, [r7, #0]
 800c2d2:	789b      	ldrb	r3, [r3, #2]
 800c2d4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800c2d8:	b2db      	uxtb	r3, r3
	} else {
		/*
		 * Ensure that the transfer length and packet count will fit
		 * in the widths allocated for them in the HCTSIZn register.
		 */
		if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 800c2da:	2b40      	cmp	r3, #64	; 0x40
 800c2dc:	d115      	bne.n	800c30a <dwc_otg_hc_start_transfer+0x13e>
			 * when the periodic transfer was accepted to ensure
			 * that a (micro)frame's worth of data can be
			 * programmed into a channel.)
			 */
			uint32_t max_periodic_len =
			    hc->multi_count * hc->max_packet;
 800c2de:	683b      	ldr	r3, [r7, #0]
 800c2e0:	795b      	ldrb	r3, [r3, #5]
 800c2e2:	f3c3 1341 	ubfx	r3, r3, #5, #2
 800c2e6:	b2db      	uxtb	r3, r3
 800c2e8:	683a      	ldr	r2, [r7, #0]
 800c2ea:	8892      	ldrh	r2, [r2, #4]
 800c2ec:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800c2f0:	b292      	uxth	r2, r2
 800c2f2:	fb02 f303 	mul.w	r3, r2, r3
			 * (micro)frame's worth of data. (A check was done
			 * when the periodic transfer was accepted to ensure
			 * that a (micro)frame's worth of data can be
			 * programmed into a channel.)
			 */
			uint32_t max_periodic_len =
 800c2f6:	61bb      	str	r3, [r7, #24]
			    hc->multi_count * hc->max_packet;
			if (hc->xfer_len > max_periodic_len) {
 800c2f8:	683b      	ldr	r3, [r7, #0]
 800c2fa:	691a      	ldr	r2, [r3, #16]
 800c2fc:	69bb      	ldr	r3, [r7, #24]
 800c2fe:	429a      	cmp	r2, r3
 800c300:	d914      	bls.n	800c32c <dwc_otg_hc_start_transfer+0x160>
				hc->xfer_len = max_periodic_len;
 800c302:	683b      	ldr	r3, [r7, #0]
 800c304:	69ba      	ldr	r2, [r7, #24]
 800c306:	611a      	str	r2, [r3, #16]
		/*
		 * Ensure that the transfer length and packet count will fit
		 * in the widths allocated for them in the HCTSIZn register.
		 */
		if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
		    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
 800c308:	e010      	b.n	800c32c <dwc_otg_hc_start_transfer+0x160>
			    hc->multi_count * hc->max_packet;
			if (hc->xfer_len > max_periodic_len) {
				hc->xfer_len = max_periodic_len;
			} else {
			}
		} else if (hc->xfer_len > max_hc_xfer_size) {
 800c30a:	683b      	ldr	r3, [r7, #0]
 800c30c:	691a      	ldr	r2, [r3, #16]
 800c30e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c310:	429a      	cmp	r2, r3
 800c312:	d90c      	bls.n	800c32e <dwc_otg_hc_start_transfer+0x162>
			/* Make sure that xfer_len is a multiple of max packet size. */
			hc->xfer_len = max_hc_xfer_size - hc->max_packet + 1;
 800c314:	683b      	ldr	r3, [r7, #0]
 800c316:	889b      	ldrh	r3, [r3, #4]
 800c318:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c31c:	b29b      	uxth	r3, r3
 800c31e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c320:	1ad3      	subs	r3, r2, r3
 800c322:	f103 0201 	add.w	r2, r3, #1
 800c326:	683b      	ldr	r3, [r7, #0]
 800c328:	611a      	str	r2, [r3, #16]
 800c32a:	e000      	b.n	800c32e <dwc_otg_hc_start_transfer+0x162>
		/*
		 * Ensure that the transfer length and packet count will fit
		 * in the widths allocated for them in the HCTSIZn register.
		 */
		if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
		    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
 800c32c:	bf00      	nop
		} else if (hc->xfer_len > max_hc_xfer_size) {
			/* Make sure that xfer_len is a multiple of max packet size. */
			hc->xfer_len = max_hc_xfer_size - hc->max_packet + 1;
		}

		if (hc->xfer_len > 0) {
 800c32e:	683b      	ldr	r3, [r7, #0]
 800c330:	691b      	ldr	r3, [r3, #16]
 800c332:	2b00      	cmp	r3, #0
 800c334:	d023      	beq.n	800c37e <dwc_otg_hc_start_transfer+0x1b2>
			num_packets =
			    (hc->xfer_len + hc->max_packet -
 800c336:	683b      	ldr	r3, [r7, #0]
 800c338:	691a      	ldr	r2, [r3, #16]
 800c33a:	683b      	ldr	r3, [r7, #0]
 800c33c:	889b      	ldrh	r3, [r3, #4]
 800c33e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c342:	b29b      	uxth	r3, r3
 800c344:	18d3      	adds	r3, r2, r3
 800c346:	f103 32ff 	add.w	r2, r3, #4294967295
			     1) / hc->max_packet;
 800c34a:	683b      	ldr	r3, [r7, #0]
 800c34c:	889b      	ldrh	r3, [r3, #4]
 800c34e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c352:	b29b      	uxth	r3, r3
 800c354:	fbb2 f3f3 	udiv	r3, r2, r3
			/* Make sure that xfer_len is a multiple of max packet size. */
			hc->xfer_len = max_hc_xfer_size - hc->max_packet + 1;
		}

		if (hc->xfer_len > 0) {
			num_packets =
 800c358:	85fb      	strh	r3, [r7, #46]	; 0x2e
			    (hc->xfer_len + hc->max_packet -
			     1) / hc->max_packet;
			if (num_packets > max_hc_pkt_count) {
 800c35a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800c35c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c35e:	429a      	cmp	r2, r3
 800c360:	d910      	bls.n	800c384 <dwc_otg_hc_start_transfer+0x1b8>
				num_packets = max_hc_pkt_count;
 800c362:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c364:	85fb      	strh	r3, [r7, #46]	; 0x2e
				hc->xfer_len = num_packets * hc->max_packet;
 800c366:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c368:	683a      	ldr	r2, [r7, #0]
 800c36a:	8892      	ldrh	r2, [r2, #4]
 800c36c:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800c370:	b292      	uxth	r2, r2
 800c372:	fb02 f303 	mul.w	r3, r2, r3
 800c376:	461a      	mov	r2, r3
 800c378:	683b      	ldr	r3, [r7, #0]
 800c37a:	611a      	str	r2, [r3, #16]
 800c37c:	e002      	b.n	800c384 <dwc_otg_hc_start_transfer+0x1b8>
			}
		} else {
			/* Need 1 packet for transfer length of 0. */
			num_packets = 1;
 800c37e:	f04f 0301 	mov.w	r3, #1
 800c382:	85fb      	strh	r3, [r7, #46]	; 0x2e
		}

		if (hc->ep_is_in) {
 800c384:	683b      	ldr	r3, [r7, #0]
 800c386:	789b      	ldrb	r3, [r3, #2]
 800c388:	f003 0308 	and.w	r3, r3, #8
 800c38c:	b2db      	uxtb	r3, r3
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d00a      	beq.n	800c3a8 <dwc_otg_hc_start_transfer+0x1dc>
			/* Always program an integral # of max packets for IN transfers. */
			hc->xfer_len = num_packets * hc->max_packet;
 800c392:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c394:	683a      	ldr	r2, [r7, #0]
 800c396:	8892      	ldrh	r2, [r2, #4]
 800c398:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800c39c:	b292      	uxth	r2, r2
 800c39e:	fb02 f303 	mul.w	r3, r2, r3
 800c3a2:	461a      	mov	r2, r3
 800c3a4:	683b      	ldr	r3, [r7, #0]
 800c3a6:	611a      	str	r2, [r3, #16]
		}

		if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 800c3a8:	683b      	ldr	r3, [r7, #0]
 800c3aa:	789b      	ldrb	r3, [r3, #2]
 800c3ac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800c3b0:	b2db      	uxtb	r3, r3
 800c3b2:	2bc0      	cmp	r3, #192	; 0xc0
 800c3b4:	d006      	beq.n	800c3c4 <dwc_otg_hc_start_transfer+0x1f8>
		    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
 800c3b6:	683b      	ldr	r3, [r7, #0]
 800c3b8:	789b      	ldrb	r3, [r3, #2]
 800c3ba:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800c3be:	b2db      	uxtb	r3, r3
		if (hc->ep_is_in) {
			/* Always program an integral # of max packets for IN transfers. */
			hc->xfer_len = num_packets * hc->max_packet;
		}

		if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 800c3c0:	2b40      	cmp	r3, #64	; 0x40
 800c3c2:	d109      	bne.n	800c3d8 <dwc_otg_hc_start_transfer+0x20c>
		    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
			/*
			 * Make sure that the multi_count field matches the
			 * actual transfer length.
			 */
			hc->multi_count = num_packets;
 800c3c4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c3c6:	b2db      	uxtb	r3, r3
 800c3c8:	f003 0303 	and.w	r3, r3, #3
 800c3cc:	b2d9      	uxtb	r1, r3
 800c3ce:	683a      	ldr	r2, [r7, #0]
 800c3d0:	7953      	ldrb	r3, [r2, #5]
 800c3d2:	f361 1346 	bfi	r3, r1, #5, #2
 800c3d6:	7153      	strb	r3, [r2, #5]
		}

		if (hc->ep_type == DWC_OTG_EP_TYPE_ISOC)
 800c3d8:	683b      	ldr	r3, [r7, #0]
 800c3da:	789b      	ldrb	r3, [r3, #2]
 800c3dc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800c3e0:	b2db      	uxtb	r3, r3
 800c3e2:	2b40      	cmp	r3, #64	; 0x40
 800c3e4:	d102      	bne.n	800c3ec <dwc_otg_hc_start_transfer+0x220>
			set_pid_isoc(hc);
 800c3e6:	6838      	ldr	r0, [r7, #0]
 800c3e8:	f7ff fe9c 	bl	800c124 <set_pid_isoc>

		hctsiz.b.xfersize = hc->xfer_len;
 800c3ec:	683b      	ldr	r3, [r7, #0]
 800c3ee:	691b      	ldr	r3, [r3, #16]
 800c3f0:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800c3f4:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800c3f8:	693b      	ldr	r3, [r7, #16]
 800c3fa:	f362 0312 	bfi	r3, r2, #0, #19
 800c3fe:	613b      	str	r3, [r7, #16]
	}

	hc->start_pkt_count = num_packets;
 800c400:	683b      	ldr	r3, [r7, #0]
 800c402:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800c404:	831a      	strh	r2, [r3, #24]
	hctsiz.b.pktcnt = num_packets;
 800c406:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800c408:	ea4f 5383 	mov.w	r3, r3, lsl #22
 800c40c:	ea4f 5393 	mov.w	r3, r3, lsr #22
 800c410:	b29a      	uxth	r2, r3
 800c412:	693b      	ldr	r3, [r7, #16]
 800c414:	f362 43dc 	bfi	r3, r2, #19, #10
 800c418:	613b      	str	r3, [r7, #16]
	hctsiz.b.pid = hc->data_pid_start;
 800c41a:	683b      	ldr	r3, [r7, #0]
 800c41c:	795b      	ldrb	r3, [r3, #5]
 800c41e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800c422:	b2da      	uxtb	r2, r3
 800c424:	693b      	ldr	r3, [r7, #16]
 800c426:	f362 735e 	bfi	r3, r2, #29, #2
 800c42a:	613b      	str	r3, [r7, #16]
	DWC_WRITE_REG32(&hc_regs->hctsiz, hctsiz.d32);
 800c42c:	69fb      	ldr	r3, [r7, #28]
 800c42e:	f103 0210 	add.w	r2, r3, #16
 800c432:	693b      	ldr	r3, [r7, #16]
 800c434:	4610      	mov	r0, r2
 800c436:	4619      	mov	r1, r3
 800c438:	f7fb fc10 	bl	8007c5c <DWC_WRITE_REG32>
	DWC_DEBUGPL(DBG_HCDV, "%s: Channel %d\n", __func__, hc->hc_num);
	DWC_DEBUGPL(DBG_HCDV, "	 Xfer Size: %d\n", hctsiz.b.xfersize);
	DWC_DEBUGPL(DBG_HCDV, "	 Num Pkts: %d\n", hctsiz.b.pktcnt);
	DWC_DEBUGPL(DBG_HCDV, "	 Start PID: %d\n", hctsiz.b.pid);

	if (core_if->dma_enable) {
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800c442:	2b00      	cmp	r3, #0
 800c444:	d011      	beq.n	800c46a <dwc_otg_hc_start_transfer+0x29e>
		dwc_dma_t dma_addr;
		if (hc->align_buff) {
 800c446:	683b      	ldr	r3, [r7, #0]
 800c448:	68db      	ldr	r3, [r3, #12]
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d003      	beq.n	800c456 <dwc_otg_hc_start_transfer+0x28a>
			dma_addr = hc->align_buff;
 800c44e:	683b      	ldr	r3, [r7, #0]
 800c450:	68db      	ldr	r3, [r3, #12]
 800c452:	62bb      	str	r3, [r7, #40]	; 0x28
 800c454:	e002      	b.n	800c45c <dwc_otg_hc_start_transfer+0x290>
		} else {
			dma_addr = ((unsigned long)hc->xfer_buff & 0xffffffff);
 800c456:	683b      	ldr	r3, [r7, #0]
 800c458:	689b      	ldr	r3, [r3, #8]
 800c45a:	62bb      	str	r3, [r7, #40]	; 0x28
		}
		DWC_WRITE_REG32(&hc_regs->hcdma, dma_addr);
 800c45c:	69fb      	ldr	r3, [r7, #28]
 800c45e:	f103 0314 	add.w	r3, r3, #20
 800c462:	4618      	mov	r0, r3
 800c464:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c466:	f7fb fbf9 	bl	8007c5c <DWC_WRITE_REG32>
	}

	/* Start the split */
	if (hc->do_split) {
 800c46a:	683b      	ldr	r3, [r7, #0]
 800c46c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c470:	2b00      	cmp	r3, #0
 800c472:	d013      	beq.n	800c49c <dwc_otg_hc_start_transfer+0x2d0>
		hcsplt_data_t hcsplt;
		hcsplt.d32 = DWC_READ_REG32(&hc_regs->hcsplt);
 800c474:	69fb      	ldr	r3, [r7, #28]
 800c476:	f103 0304 	add.w	r3, r3, #4
 800c47a:	4618      	mov	r0, r3
 800c47c:	f7fb fbe2 	bl	8007c44 <DWC_READ_REG32>
 800c480:	4603      	mov	r3, r0
 800c482:	60fb      	str	r3, [r7, #12]
		hcsplt.b.spltena = 1;
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c48a:	60fb      	str	r3, [r7, #12]
		DWC_WRITE_REG32(&hc_regs->hcsplt, hcsplt.d32);
 800c48c:	69fb      	ldr	r3, [r7, #28]
 800c48e:	f103 0204 	add.w	r2, r3, #4
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	4610      	mov	r0, r2
 800c496:	4619      	mov	r1, r3
 800c498:	f7fb fbe0 	bl	8007c5c <DWC_WRITE_REG32>
	}

	hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800c49c:	69fb      	ldr	r3, [r7, #28]
 800c49e:	4618      	mov	r0, r3
 800c4a0:	f7fb fbd0 	bl	8007c44 <DWC_READ_REG32>
 800c4a4:	4603      	mov	r3, r0
 800c4a6:	617b      	str	r3, [r7, #20]
	hcchar.b.multicnt = hc->multi_count;
 800c4a8:	683b      	ldr	r3, [r7, #0]
 800c4aa:	795b      	ldrb	r3, [r3, #5]
 800c4ac:	f3c3 1341 	ubfx	r3, r3, #5, #2
 800c4b0:	b2da      	uxtb	r2, r3
 800c4b2:	697b      	ldr	r3, [r7, #20]
 800c4b4:	f362 5315 	bfi	r3, r2, #20, #2
 800c4b8:	617b      	str	r3, [r7, #20]
	hc_set_even_odd_frame(core_if, hc, &hcchar);
 800c4ba:	f107 0314 	add.w	r3, r7, #20
 800c4be:	6878      	ldr	r0, [r7, #4]
 800c4c0:	6839      	ldr	r1, [r7, #0]
 800c4c2:	461a      	mov	r2, r3
 800c4c4:	f7ff fdfe 	bl	800c0c4 <hc_set_even_odd_frame>
			 __func__, hc->hc_num, hcchar.d32);
	}
#endif

	/* Set host channel enable after all other setup is complete. */
	hcchar.b.chen = 1;
 800c4c8:	697b      	ldr	r3, [r7, #20]
 800c4ca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c4ce:	617b      	str	r3, [r7, #20]
	hcchar.b.chdis = 0;
 800c4d0:	697b      	ldr	r3, [r7, #20]
 800c4d2:	f36f 739e 	bfc	r3, #30, #1
 800c4d6:	617b      	str	r3, [r7, #20]
	DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 800c4d8:	69fa      	ldr	r2, [r7, #28]
 800c4da:	697b      	ldr	r3, [r7, #20]
 800c4dc:	4610      	mov	r0, r2
 800c4de:	4619      	mov	r1, r3
 800c4e0:	f7fb fbbc 	bl	8007c5c <DWC_WRITE_REG32>

	hc->xfer_started = 1;
 800c4e4:	683b      	ldr	r3, [r7, #0]
 800c4e6:	f04f 0201 	mov.w	r2, #1
 800c4ea:	769a      	strb	r2, [r3, #26]
	hc->requests++;
 800c4ec:	683b      	ldr	r3, [r7, #0]
 800c4ee:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800c4f2:	f103 0301 	add.w	r3, r3, #1
 800c4f6:	b2da      	uxtb	r2, r3
 800c4f8:	683b      	ldr	r3, [r7, #0]
 800c4fa:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

	if (!core_if->dma_enable && !hc->ep_is_in && hc->xfer_len > 0) {
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800c504:	2b00      	cmp	r3, #0
 800c506:	d10e      	bne.n	800c526 <dwc_otg_hc_start_transfer+0x35a>
 800c508:	683b      	ldr	r3, [r7, #0]
 800c50a:	789b      	ldrb	r3, [r3, #2]
 800c50c:	f003 0308 	and.w	r3, r3, #8
 800c510:	b2db      	uxtb	r3, r3
 800c512:	2b00      	cmp	r3, #0
 800c514:	d107      	bne.n	800c526 <dwc_otg_hc_start_transfer+0x35a>
 800c516:	683b      	ldr	r3, [r7, #0]
 800c518:	691b      	ldr	r3, [r3, #16]
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d003      	beq.n	800c526 <dwc_otg_hc_start_transfer+0x35a>
		/* Load OUT packet into the appropriate Tx FIFO. */
		dwc_otg_hc_write_packet(core_if, hc);
 800c51e:	6878      	ldr	r0, [r7, #4]
 800c520:	6839      	ldr	r1, [r7, #0]
 800c522:	f000 f95f 	bl	800c7e4 <dwc_otg_hc_write_packet>

		/* Start a timer for this transfer. */
		DWC_TIMER_SCHEDULE(core_if->hc_xfer_timer[hc->hc_num], 10000);
	}
#endif
}
 800c526:	f107 0730 	add.w	r7, r7, #48	; 0x30
 800c52a:	46bd      	mov	sp, r7
 800c52c:	bd80      	pop	{r7, pc}
 800c52e:	bf00      	nop

0800c530 <dwc_otg_hc_start_transfer_ddma>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param hc Information needed to initialize the host channel.
 */
void dwc_otg_hc_start_transfer_ddma(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
{
 800c530:	b580      	push	{r7, lr}
 800c532:	b086      	sub	sp, #24
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
 800c538:	6039      	str	r1, [r7, #0]
	dwc_otg_hc_regs_t *hc_regs = core_if->host_if->hc_regs[hc->hc_num];
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	68db      	ldr	r3, [r3, #12]
 800c53e:	683a      	ldr	r2, [r7, #0]
 800c540:	7812      	ldrb	r2, [r2, #0]
 800c542:	f102 0202 	add.w	r2, r2, #2
 800c546:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c54a:	617b      	str	r3, [r7, #20]
	hcchar_data_t hcchar;
	hctsiz_data_t hctsiz;
	hcdma_data_t hcdma;

	hctsiz.d32 = 0;
 800c54c:	f04f 0300 	mov.w	r3, #0
 800c550:	60fb      	str	r3, [r7, #12]

	if (hc->do_ping)
 800c552:	683b      	ldr	r3, [r7, #0]
 800c554:	7edb      	ldrb	r3, [r3, #27]
 800c556:	2b00      	cmp	r3, #0
 800c558:	d003      	beq.n	800c562 <dwc_otg_hc_start_transfer_ddma+0x32>
		hctsiz.b_ddma.dopng = 1;
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c560:	60fb      	str	r3, [r7, #12]

	if (hc->ep_type == DWC_OTG_EP_TYPE_ISOC)
 800c562:	683b      	ldr	r3, [r7, #0]
 800c564:	789b      	ldrb	r3, [r3, #2]
 800c566:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800c56a:	b2db      	uxtb	r3, r3
 800c56c:	2b40      	cmp	r3, #64	; 0x40
 800c56e:	d102      	bne.n	800c576 <dwc_otg_hc_start_transfer_ddma+0x46>
		set_pid_isoc(hc);
 800c570:	6838      	ldr	r0, [r7, #0]
 800c572:	f7ff fdd7 	bl	800c124 <set_pid_isoc>

	/* Packet Count and Xfer Size are not used in Descriptor DMA mode */
	hctsiz.b_ddma.pid = hc->data_pid_start;
 800c576:	683b      	ldr	r3, [r7, #0]
 800c578:	795b      	ldrb	r3, [r3, #5]
 800c57a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800c57e:	b2da      	uxtb	r2, r3
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	f362 735e 	bfi	r3, r2, #29, #2
 800c586:	60fb      	str	r3, [r7, #12]
	hctsiz.b_ddma.ntd = hc->ntd - 1;	/* 0 - 1 descriptor, 1 - 2 descriptors, etc. */
 800c588:	683b      	ldr	r3, [r7, #0]
 800c58a:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800c58c:	b2db      	uxtb	r3, r3
 800c58e:	f103 33ff 	add.w	r3, r3, #4294967295
 800c592:	b2da      	uxtb	r2, r3
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	f362 230f 	bfi	r3, r2, #8, #8
 800c59a:	60fb      	str	r3, [r7, #12]
	hctsiz.b_ddma.schinfo = hc->schinfo;	/* Non-zero only for high-speed interrupt endpoints */
 800c59c:	683b      	ldr	r3, [r7, #0]
 800c59e:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	f362 0307 	bfi	r3, r2, #0, #8
 800c5a8:	60fb      	str	r3, [r7, #12]

	DWC_DEBUGPL(DBG_HCDV, "%s: Channel %d\n", __func__, hc->hc_num);
	DWC_DEBUGPL(DBG_HCDV, "	 Start PID: %d\n", hctsiz.b.pid);
	DWC_DEBUGPL(DBG_HCDV, "	 NTD: %d\n", hctsiz.b_ddma.ntd);

	DWC_WRITE_REG32(&hc_regs->hctsiz, hctsiz.d32);
 800c5aa:	697b      	ldr	r3, [r7, #20]
 800c5ac:	f103 0210 	add.w	r2, r3, #16
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	4610      	mov	r0, r2
 800c5b4:	4619      	mov	r1, r3
 800c5b6:	f7fb fb51 	bl	8007c5c <DWC_WRITE_REG32>

	hcdma.d32 = 0;
 800c5ba:	f04f 0300 	mov.w	r3, #0
 800c5be:	60bb      	str	r3, [r7, #8]
	hcdma.b.dma_addr = ((uint32_t) hc->desc_list_addr) >> 11;
 800c5c0:	683b      	ldr	r3, [r7, #0]
 800c5c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5c4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800c5c8:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800c5cc:	f422 0260 	bic.w	r2, r2, #14680064	; 0xe00000
 800c5d0:	68bb      	ldr	r3, [r7, #8]
 800c5d2:	f362 23df 	bfi	r3, r2, #11, #21
 800c5d6:	60bb      	str	r3, [r7, #8]

	/* Always start from first descriptor. */
	hcdma.b.ctd = 0;
 800c5d8:	68bb      	ldr	r3, [r7, #8]
 800c5da:	f36f 03ca 	bfc	r3, #3, #8
 800c5de:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&hc_regs->hcdma, hcdma.d32);
 800c5e0:	697b      	ldr	r3, [r7, #20]
 800c5e2:	f103 0214 	add.w	r2, r3, #20
 800c5e6:	68bb      	ldr	r3, [r7, #8]
 800c5e8:	4610      	mov	r0, r2
 800c5ea:	4619      	mov	r1, r3
 800c5ec:	f7fb fb36 	bl	8007c5c <DWC_WRITE_REG32>

	hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800c5f0:	697b      	ldr	r3, [r7, #20]
 800c5f2:	4618      	mov	r0, r3
 800c5f4:	f7fb fb26 	bl	8007c44 <DWC_READ_REG32>
 800c5f8:	4603      	mov	r3, r0
 800c5fa:	613b      	str	r3, [r7, #16]
	hcchar.b.multicnt = hc->multi_count;
 800c5fc:	683b      	ldr	r3, [r7, #0]
 800c5fe:	795b      	ldrb	r3, [r3, #5]
 800c600:	f3c3 1341 	ubfx	r3, r3, #5, #2
 800c604:	b2da      	uxtb	r2, r3
 800c606:	693b      	ldr	r3, [r7, #16]
 800c608:	f362 5315 	bfi	r3, r2, #20, #2
 800c60c:	613b      	str	r3, [r7, #16]
			 __func__, hc->hc_num, hcchar.d32);
	}
#endif

	/* Set host channel enable after all other setup is complete. */
	hcchar.b.chen = 1;
 800c60e:	693b      	ldr	r3, [r7, #16]
 800c610:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c614:	613b      	str	r3, [r7, #16]
	hcchar.b.chdis = 0;
 800c616:	693b      	ldr	r3, [r7, #16]
 800c618:	f36f 739e 	bfc	r3, #30, #1
 800c61c:	613b      	str	r3, [r7, #16]

	DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 800c61e:	697a      	ldr	r2, [r7, #20]
 800c620:	693b      	ldr	r3, [r7, #16]
 800c622:	4610      	mov	r0, r2
 800c624:	4619      	mov	r1, r3
 800c626:	f7fb fb19 	bl	8007c5c <DWC_WRITE_REG32>

	hc->xfer_started = 1;
 800c62a:	683b      	ldr	r3, [r7, #0]
 800c62c:	f04f 0201 	mov.w	r2, #1
 800c630:	769a      	strb	r2, [r3, #26]
	hc->requests++;
 800c632:	683b      	ldr	r3, [r7, #0]
 800c634:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800c638:	f103 0301 	add.w	r3, r3, #1
 800c63c:	b2da      	uxtb	r2, r3
 800c63e:	683b      	ldr	r3, [r7, #0]
 800c640:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		/* Start a timer for this transfer. */
		DWC_TIMER_SCHEDULE(core_if->hc_xfer_timer[hc->hc_num], 10000);
	}
#endif

}
 800c644:	f107 0718 	add.w	r7, r7, #24
 800c648:	46bd      	mov	sp, r7
 800c64a:	bd80      	pop	{r7, pc}

0800c64c <dwc_otg_hc_continue_transfer>:
 *
 * @return 1 if a new request is queued, 0 if no more requests are required
 * for this transfer.
 */
int dwc_otg_hc_continue_transfer(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
{
 800c64c:	b580      	push	{r7, lr}
 800c64e:	b086      	sub	sp, #24
 800c650:	af00      	add	r7, sp, #0
 800c652:	6078      	str	r0, [r7, #4]
 800c654:	6039      	str	r1, [r7, #0]
	DWC_DEBUGPL(DBG_HCDV, "%s: Channel %d\n", __func__, hc->hc_num);

	if (hc->do_split) {
 800c656:	683b      	ldr	r3, [r7, #0]
 800c658:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d002      	beq.n	800c666 <dwc_otg_hc_continue_transfer+0x1a>
		/* SPLITs always queue just once per channel */
		return 0;
 800c660:	f04f 0300 	mov.w	r3, #0
 800c664:	e07c      	b.n	800c760 <dwc_otg_hc_continue_transfer+0x114>
	} else if (hc->data_pid_start == DWC_OTG_HC_PID_SETUP) {
 800c666:	683b      	ldr	r3, [r7, #0]
 800c668:	795b      	ldrb	r3, [r3, #5]
 800c66a:	f003 0318 	and.w	r3, r3, #24
 800c66e:	b2db      	uxtb	r3, r3
 800c670:	2b18      	cmp	r3, #24
 800c672:	d102      	bne.n	800c67a <dwc_otg_hc_continue_transfer+0x2e>
		/* SETUPs are queued only once since they can't be NAKed. */
		return 0;
 800c674:	f04f 0300 	mov.w	r3, #0
 800c678:	e072      	b.n	800c760 <dwc_otg_hc_continue_transfer+0x114>
	} else if (hc->ep_is_in) {
 800c67a:	683b      	ldr	r3, [r7, #0]
 800c67c:	789b      	ldrb	r3, [r3, #2]
 800c67e:	f003 0308 	and.w	r3, r3, #8
 800c682:	b2db      	uxtb	r3, r3
 800c684:	2b00      	cmp	r3, #0
 800c686:	d02f      	beq.n	800c6e8 <dwc_otg_hc_continue_transfer+0x9c>
		 * transfer completes, the extra requests for the channel will
		 * be flushed.
		 */
		hcchar_data_t hcchar;
		dwc_otg_hc_regs_t *hc_regs =
		    core_if->host_if->hc_regs[hc->hc_num];
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	68db      	ldr	r3, [r3, #12]
 800c68c:	683a      	ldr	r2, [r7, #0]
 800c68e:	7812      	ldrb	r2, [r2, #0]
		 * are issued each time this function is called. When the
		 * transfer completes, the extra requests for the channel will
		 * be flushed.
		 */
		hcchar_data_t hcchar;
		dwc_otg_hc_regs_t *hc_regs =
 800c690:	f102 0202 	add.w	r2, r2, #2
 800c694:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c698:	617b      	str	r3, [r7, #20]
		    core_if->host_if->hc_regs[hc->hc_num];

		hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800c69a:	697b      	ldr	r3, [r7, #20]
 800c69c:	4618      	mov	r0, r3
 800c69e:	f7fb fad1 	bl	8007c44 <DWC_READ_REG32>
 800c6a2:	4603      	mov	r3, r0
 800c6a4:	60fb      	str	r3, [r7, #12]
		hc_set_even_odd_frame(core_if, hc, &hcchar);
 800c6a6:	f107 030c 	add.w	r3, r7, #12
 800c6aa:	6878      	ldr	r0, [r7, #4]
 800c6ac:	6839      	ldr	r1, [r7, #0]
 800c6ae:	461a      	mov	r2, r3
 800c6b0:	f7ff fd08 	bl	800c0c4 <hc_set_even_odd_frame>
		hcchar.b.chen = 1;
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c6ba:	60fb      	str	r3, [r7, #12]
		hcchar.b.chdis = 0;
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	f36f 739e 	bfc	r3, #30, #1
 800c6c2:	60fb      	str	r3, [r7, #12]
		DWC_DEBUGPL(DBG_HCDV, "	 IN xfer: hcchar = 0x%08x\n",
			    hcchar.d32);
		DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 800c6c4:	697a      	ldr	r2, [r7, #20]
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	4610      	mov	r0, r2
 800c6ca:	4619      	mov	r1, r3
 800c6cc:	f7fb fac6 	bl	8007c5c <DWC_WRITE_REG32>
		hc->requests++;
 800c6d0:	683b      	ldr	r3, [r7, #0]
 800c6d2:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800c6d6:	f103 0301 	add.w	r3, r3, #1
 800c6da:	b2da      	uxtb	r2, r3
 800c6dc:	683b      	ldr	r3, [r7, #0]
 800c6de:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		return 1;
 800c6e2:	f04f 0301 	mov.w	r3, #1
 800c6e6:	e03b      	b.n	800c760 <dwc_otg_hc_continue_transfer+0x114>
	} else {
		/* OUT transfers. */
		if (hc->xfer_count < hc->xfer_len) {
 800c6e8:	683b      	ldr	r3, [r7, #0]
 800c6ea:	695a      	ldr	r2, [r3, #20]
 800c6ec:	683b      	ldr	r3, [r7, #0]
 800c6ee:	691b      	ldr	r3, [r3, #16]
 800c6f0:	429a      	cmp	r2, r3
 800c6f2:	d233      	bcs.n	800c75c <dwc_otg_hc_continue_transfer+0x110>
			if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 800c6f4:	683b      	ldr	r3, [r7, #0]
 800c6f6:	789b      	ldrb	r3, [r3, #2]
 800c6f8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800c6fc:	b2db      	uxtb	r3, r3
 800c6fe:	2bc0      	cmp	r3, #192	; 0xc0
 800c700:	d006      	beq.n	800c710 <dwc_otg_hc_continue_transfer+0xc4>
			    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
 800c702:	683b      	ldr	r3, [r7, #0]
 800c704:	789b      	ldrb	r3, [r3, #2]
 800c706:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800c70a:	b2db      	uxtb	r3, r3
		hc->requests++;
		return 1;
	} else {
		/* OUT transfers. */
		if (hc->xfer_count < hc->xfer_len) {
			if (hc->ep_type == DWC_OTG_EP_TYPE_INTR ||
 800c70c:	2b40      	cmp	r3, #64	; 0x40
 800c70e:	d115      	bne.n	800c73c <dwc_otg_hc_continue_transfer+0xf0>
			    hc->ep_type == DWC_OTG_EP_TYPE_ISOC) {
				hcchar_data_t hcchar;
				dwc_otg_hc_regs_t *hc_regs;
				hc_regs = core_if->host_if->hc_regs[hc->hc_num];
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	68db      	ldr	r3, [r3, #12]
 800c714:	683a      	ldr	r2, [r7, #0]
 800c716:	7812      	ldrb	r2, [r2, #0]
 800c718:	f102 0202 	add.w	r2, r2, #2
 800c71c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c720:	613b      	str	r3, [r7, #16]
				hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800c722:	693b      	ldr	r3, [r7, #16]
 800c724:	4618      	mov	r0, r3
 800c726:	f7fb fa8d 	bl	8007c44 <DWC_READ_REG32>
 800c72a:	4603      	mov	r3, r0
 800c72c:	60bb      	str	r3, [r7, #8]
				hc_set_even_odd_frame(core_if, hc, &hcchar);
 800c72e:	f107 0308 	add.w	r3, r7, #8
 800c732:	6878      	ldr	r0, [r7, #4]
 800c734:	6839      	ldr	r1, [r7, #0]
 800c736:	461a      	mov	r2, r3
 800c738:	f7ff fcc4 	bl	800c0c4 <hc_set_even_odd_frame>
			}

			/* Load OUT packet into the appropriate Tx FIFO. */
			dwc_otg_hc_write_packet(core_if, hc);
 800c73c:	6878      	ldr	r0, [r7, #4]
 800c73e:	6839      	ldr	r1, [r7, #0]
 800c740:	f000 f850 	bl	800c7e4 <dwc_otg_hc_write_packet>
			hc->requests++;
 800c744:	683b      	ldr	r3, [r7, #0]
 800c746:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800c74a:	f103 0301 	add.w	r3, r3, #1
 800c74e:	b2da      	uxtb	r2, r3
 800c750:	683b      	ldr	r3, [r7, #0]
 800c752:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
			return 1;
 800c756:	f04f 0301 	mov.w	r3, #1
 800c75a:	e001      	b.n	800c760 <dwc_otg_hc_continue_transfer+0x114>
		} else {
			return 0;
 800c75c:	f04f 0300 	mov.w	r3, #0
		}
	}
}
 800c760:	4618      	mov	r0, r3
 800c762:	f107 0718 	add.w	r7, r7, #24
 800c766:	46bd      	mov	sp, r7
 800c768:	bd80      	pop	{r7, pc}
 800c76a:	bf00      	nop

0800c76c <dwc_otg_hc_do_ping>:
/**
 * Starts a PING transfer. This function should only be called in Slave mode.
 * The Do Ping bit is set in the HCTSIZ register, then the channel is enabled.
 */
void dwc_otg_hc_do_ping(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
{
 800c76c:	b580      	push	{r7, lr}
 800c76e:	b086      	sub	sp, #24
 800c770:	af00      	add	r7, sp, #0
 800c772:	6078      	str	r0, [r7, #4]
 800c774:	6039      	str	r1, [r7, #0]
	hcchar_data_t hcchar;
	hctsiz_data_t hctsiz;
	dwc_otg_hc_regs_t *hc_regs = core_if->host_if->hc_regs[hc->hc_num];
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	68db      	ldr	r3, [r3, #12]
 800c77a:	683a      	ldr	r2, [r7, #0]
 800c77c:	7812      	ldrb	r2, [r2, #0]
 800c77e:	f102 0202 	add.w	r2, r2, #2
 800c782:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c786:	617b      	str	r3, [r7, #20]

	DWC_DEBUGPL(DBG_HCDV, "%s: Channel %d\n", __func__, hc->hc_num);

	hctsiz.d32 = 0;
 800c788:	f04f 0300 	mov.w	r3, #0
 800c78c:	60fb      	str	r3, [r7, #12]
	hctsiz.b.dopng = 1;
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c794:	60fb      	str	r3, [r7, #12]
	hctsiz.b.pktcnt = 1;
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	f04f 0201 	mov.w	r2, #1
 800c79c:	f362 43dc 	bfi	r3, r2, #19, #10
 800c7a0:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&hc_regs->hctsiz, hctsiz.d32);
 800c7a2:	697b      	ldr	r3, [r7, #20]
 800c7a4:	f103 0210 	add.w	r2, r3, #16
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	4610      	mov	r0, r2
 800c7ac:	4619      	mov	r1, r3
 800c7ae:	f7fb fa55 	bl	8007c5c <DWC_WRITE_REG32>

	hcchar.d32 = DWC_READ_REG32(&hc_regs->hcchar);
 800c7b2:	697b      	ldr	r3, [r7, #20]
 800c7b4:	4618      	mov	r0, r3
 800c7b6:	f7fb fa45 	bl	8007c44 <DWC_READ_REG32>
 800c7ba:	4603      	mov	r3, r0
 800c7bc:	613b      	str	r3, [r7, #16]
	hcchar.b.chen = 1;
 800c7be:	693b      	ldr	r3, [r7, #16]
 800c7c0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c7c4:	613b      	str	r3, [r7, #16]
	hcchar.b.chdis = 0;
 800c7c6:	693b      	ldr	r3, [r7, #16]
 800c7c8:	f36f 739e 	bfc	r3, #30, #1
 800c7cc:	613b      	str	r3, [r7, #16]
	DWC_WRITE_REG32(&hc_regs->hcchar, hcchar.d32);
 800c7ce:	697a      	ldr	r2, [r7, #20]
 800c7d0:	693b      	ldr	r3, [r7, #16]
 800c7d2:	4610      	mov	r0, r2
 800c7d4:	4619      	mov	r1, r3
 800c7d6:	f7fb fa41 	bl	8007c5c <DWC_WRITE_REG32>
}
 800c7da:	f107 0718 	add.w	r7, r7, #24
 800c7de:	46bd      	mov	sp, r7
 800c7e0:	bd80      	pop	{r7, pc}
 800c7e2:	bf00      	nop

0800c7e4 <dwc_otg_hc_write_packet>:
 *
 * Upon return the xfer_buff and xfer_count fields in _hc are incremented by
 * then number of bytes written to the Tx FIFO.
 */
void dwc_otg_hc_write_packet(dwc_otg_core_if_t * core_if, dwc_hc_t * hc)
{
 800c7e4:	b580      	push	{r7, lr}
 800c7e6:	b08a      	sub	sp, #40	; 0x28
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	6078      	str	r0, [r7, #4]
 800c7ec:	6039      	str	r1, [r7, #0]
	uint32_t i;
	uint32_t remaining_count;
	uint32_t byte_count;
	uint32_t dword_count;

	uint32_t *data_buff = (uint32_t *) (hc->xfer_buff);
 800c7ee:	683b      	ldr	r3, [r7, #0]
 800c7f0:	689b      	ldr	r3, [r3, #8]
 800c7f2:	61fb      	str	r3, [r7, #28]
	uint32_t *data_fifo = core_if->data_fifo[hc->hc_num];
 800c7f4:	683b      	ldr	r3, [r7, #0]
 800c7f6:	781b      	ldrb	r3, [r3, #0]
 800c7f8:	461a      	mov	r2, r3
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	f102 0208 	add.w	r2, r2, #8
 800c800:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c804:	61bb      	str	r3, [r7, #24]

	remaining_count = hc->xfer_len - hc->xfer_count;
 800c806:	683b      	ldr	r3, [r7, #0]
 800c808:	691a      	ldr	r2, [r3, #16]
 800c80a:	683b      	ldr	r3, [r7, #0]
 800c80c:	695b      	ldr	r3, [r3, #20]
 800c80e:	1ad3      	subs	r3, r2, r3
 800c810:	617b      	str	r3, [r7, #20]
	if (remaining_count > hc->max_packet) {
 800c812:	683b      	ldr	r3, [r7, #0]
 800c814:	889b      	ldrh	r3, [r3, #4]
 800c816:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c81a:	b29b      	uxth	r3, r3
 800c81c:	461a      	mov	r2, r3
 800c81e:	697b      	ldr	r3, [r7, #20]
 800c820:	429a      	cmp	r2, r3
 800c822:	d206      	bcs.n	800c832 <dwc_otg_hc_write_packet+0x4e>
		byte_count = hc->max_packet;
 800c824:	683b      	ldr	r3, [r7, #0]
 800c826:	889b      	ldrh	r3, [r3, #4]
 800c828:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c82c:	b29b      	uxth	r3, r3
 800c82e:	623b      	str	r3, [r7, #32]
 800c830:	e001      	b.n	800c836 <dwc_otg_hc_write_packet+0x52>
	} else {
		byte_count = remaining_count;
 800c832:	697b      	ldr	r3, [r7, #20]
 800c834:	623b      	str	r3, [r7, #32]
	}

	dword_count = (byte_count + 3) / 4;
 800c836:	6a3b      	ldr	r3, [r7, #32]
 800c838:	f103 0303 	add.w	r3, r3, #3
 800c83c:	ea4f 0393 	mov.w	r3, r3, lsr #2
 800c840:	613b      	str	r3, [r7, #16]

	if ((((unsigned long)data_buff) & 0x3) == 0) {
 800c842:	69fb      	ldr	r3, [r7, #28]
 800c844:	f003 0303 	and.w	r3, r3, #3
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d116      	bne.n	800c87a <dwc_otg_hc_write_packet+0x96>
		/* xfer_buff is DWORD aligned. */
		for (i = 0; i < dword_count; i++, data_buff++) {
 800c84c:	f04f 0300 	mov.w	r3, #0
 800c850:	627b      	str	r3, [r7, #36]	; 0x24
 800c852:	e00d      	b.n	800c870 <dwc_otg_hc_write_packet+0x8c>
			DWC_WRITE_REG32(data_fifo, *data_buff);
 800c854:	69fb      	ldr	r3, [r7, #28]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	69b8      	ldr	r0, [r7, #24]
 800c85a:	4619      	mov	r1, r3
 800c85c:	f7fb f9fe 	bl	8007c5c <DWC_WRITE_REG32>

	dword_count = (byte_count + 3) / 4;

	if ((((unsigned long)data_buff) & 0x3) == 0) {
		/* xfer_buff is DWORD aligned. */
		for (i = 0; i < dword_count; i++, data_buff++) {
 800c860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c862:	f103 0301 	add.w	r3, r3, #1
 800c866:	627b      	str	r3, [r7, #36]	; 0x24
 800c868:	69fb      	ldr	r3, [r7, #28]
 800c86a:	f103 0304 	add.w	r3, r3, #4
 800c86e:	61fb      	str	r3, [r7, #28]
 800c870:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c872:	693b      	ldr	r3, [r7, #16]
 800c874:	429a      	cmp	r2, r3
 800c876:	d3ed      	bcc.n	800c854 <dwc_otg_hc_write_packet+0x70>
 800c878:	e02b      	b.n	800c8d2 <dwc_otg_hc_write_packet+0xee>
			DWC_WRITE_REG32(data_fifo, *data_buff);
		}
	} else {
		/* xfer_buff is not DWORD aligned. */
		for (i = 0; i < dword_count; i++, data_buff++) {
 800c87a:	f04f 0300 	mov.w	r3, #0
 800c87e:	627b      	str	r3, [r7, #36]	; 0x24
 800c880:	e023      	b.n	800c8ca <dwc_otg_hc_write_packet+0xe6>
			uint32_t data;
			data =
			    (data_buff[0] | data_buff[1] << 8 | data_buff[2] <<
 800c882:	69fb      	ldr	r3, [r7, #28]
 800c884:	681a      	ldr	r2, [r3, #0]
 800c886:	69fb      	ldr	r3, [r7, #28]
 800c888:	f103 0304 	add.w	r3, r3, #4
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800c892:	431a      	orrs	r2, r3
 800c894:	69fb      	ldr	r3, [r7, #28]
 800c896:	f103 0308 	add.w	r3, r3, #8
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800c8a0:	431a      	orrs	r2, r3
			     16 | data_buff[3] << 24);
 800c8a2:	69fb      	ldr	r3, [r7, #28]
 800c8a4:	f103 030c 	add.w	r3, r3, #12
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	ea4f 6303 	mov.w	r3, r3, lsl #24
		}
	} else {
		/* xfer_buff is not DWORD aligned. */
		for (i = 0; i < dword_count; i++, data_buff++) {
			uint32_t data;
			data =
 800c8ae:	4313      	orrs	r3, r2
 800c8b0:	60fb      	str	r3, [r7, #12]
			    (data_buff[0] | data_buff[1] << 8 | data_buff[2] <<
			     16 | data_buff[3] << 24);
			DWC_WRITE_REG32(data_fifo, data);
 800c8b2:	69b8      	ldr	r0, [r7, #24]
 800c8b4:	68f9      	ldr	r1, [r7, #12]
 800c8b6:	f7fb f9d1 	bl	8007c5c <DWC_WRITE_REG32>
		for (i = 0; i < dword_count; i++, data_buff++) {
			DWC_WRITE_REG32(data_fifo, *data_buff);
		}
	} else {
		/* xfer_buff is not DWORD aligned. */
		for (i = 0; i < dword_count; i++, data_buff++) {
 800c8ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8bc:	f103 0301 	add.w	r3, r3, #1
 800c8c0:	627b      	str	r3, [r7, #36]	; 0x24
 800c8c2:	69fb      	ldr	r3, [r7, #28]
 800c8c4:	f103 0304 	add.w	r3, r3, #4
 800c8c8:	61fb      	str	r3, [r7, #28]
 800c8ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c8cc:	693b      	ldr	r3, [r7, #16]
 800c8ce:	429a      	cmp	r2, r3
 800c8d0:	d3d7      	bcc.n	800c882 <dwc_otg_hc_write_packet+0x9e>
			     16 | data_buff[3] << 24);
			DWC_WRITE_REG32(data_fifo, data);
		}
	}

	hc->xfer_count += byte_count;
 800c8d2:	683b      	ldr	r3, [r7, #0]
 800c8d4:	695a      	ldr	r2, [r3, #20]
 800c8d6:	6a3b      	ldr	r3, [r7, #32]
 800c8d8:	18d2      	adds	r2, r2, r3
 800c8da:	683b      	ldr	r3, [r7, #0]
 800c8dc:	615a      	str	r2, [r3, #20]
	hc->xfer_buff += byte_count;
 800c8de:	683b      	ldr	r3, [r7, #0]
 800c8e0:	689a      	ldr	r2, [r3, #8]
 800c8e2:	6a3b      	ldr	r3, [r7, #32]
 800c8e4:	18d2      	adds	r2, r2, r3
 800c8e6:	683b      	ldr	r3, [r7, #0]
 800c8e8:	609a      	str	r2, [r3, #8]
}
 800c8ea:	f107 0728 	add.w	r7, r7, #40	; 0x28
 800c8ee:	46bd      	mov	sp, r7
 800c8f0:	bd80      	pop	{r7, pc}
 800c8f2:	bf00      	nop

0800c8f4 <dwc_otg_get_frame_number>:
/**
 * Gets the current USB frame number. This is the frame number from the last
 * SOF packet.
 */
uint32_t dwc_otg_get_frame_number(dwc_otg_core_if_t * core_if)
{
 800c8f4:	b580      	push	{r7, lr}
 800c8f6:	b084      	sub	sp, #16
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	6078      	str	r0, [r7, #4]
	dsts_data_t dsts;
	dsts.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dsts);
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	689b      	ldr	r3, [r3, #8]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	f103 0308 	add.w	r3, r3, #8
 800c906:	4618      	mov	r0, r3
 800c908:	f7fb f99c 	bl	8007c44 <DWC_READ_REG32>
 800c90c:	4603      	mov	r3, r0
 800c90e:	60fb      	str	r3, [r7, #12]

	/* read current frame/microframe number from DSTS register */
	return dsts.b.soffn;
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800c916:	b29b      	uxth	r3, r3
}
 800c918:	4618      	mov	r0, r3
 800c91a:	f107 0710 	add.w	r7, r7, #16
 800c91e:	46bd      	mov	sp, r7
 800c920:	bd80      	pop	{r7, pc}
 800c922:	bf00      	nop

0800c924 <calc_frame_interval>:
 * the Port Enable bit of the Host Port Control and Status register 
 * (HPRT.PrtEnaPort) has been set.
*/

uint32_t calc_frame_interval(dwc_otg_core_if_t * core_if)
{
 800c924:	b580      	push	{r7, lr}
 800c926:	b086      	sub	sp, #24
 800c928:	af00      	add	r7, sp, #0
 800c92a:	6078      	str	r0, [r7, #4]
	gusbcfg_data_t usbcfg;
	hwcfg2_data_t hwcfg2;
	hprt0_data_t hprt0;
	int clock = 60;		// default value
 800c92c:	f04f 033c 	mov.w	r3, #60	; 0x3c
 800c930:	617b      	str	r3, [r7, #20]
	usbcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	685b      	ldr	r3, [r3, #4]
 800c936:	f103 030c 	add.w	r3, r3, #12
 800c93a:	4618      	mov	r0, r3
 800c93c:	f7fb f982 	bl	8007c44 <DWC_READ_REG32>
 800c940:	4603      	mov	r3, r0
 800c942:	613b      	str	r3, [r7, #16]
	hwcfg2.d32 = DWC_READ_REG32(&core_if->core_global_regs->ghwcfg2);
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	685b      	ldr	r3, [r3, #4]
 800c948:	f103 0348 	add.w	r3, r3, #72	; 0x48
 800c94c:	4618      	mov	r0, r3
 800c94e:	f7fb f979 	bl	8007c44 <DWC_READ_REG32>
 800c952:	4603      	mov	r3, r0
 800c954:	60fb      	str	r3, [r7, #12]
	hprt0.d32 = DWC_READ_REG32(core_if->host_if->hprt0);
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	68db      	ldr	r3, [r3, #12]
 800c95a:	685b      	ldr	r3, [r3, #4]
 800c95c:	4618      	mov	r0, r3
 800c95e:	f7fb f971 	bl	8007c44 <DWC_READ_REG32>
 800c962:	4603      	mov	r3, r0
 800c964:	60bb      	str	r3, [r7, #8]
	if (!usbcfg.b.physel && usbcfg.b.ulpi_utmi_sel && !usbcfg.b.phyif)
 800c966:	7c3b      	ldrb	r3, [r7, #16]
 800c968:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c96c:	b2db      	uxtb	r3, r3
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d10e      	bne.n	800c990 <calc_frame_interval+0x6c>
 800c972:	7c3b      	ldrb	r3, [r7, #16]
 800c974:	f003 0310 	and.w	r3, r3, #16
 800c978:	b2db      	uxtb	r3, r3
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d008      	beq.n	800c990 <calc_frame_interval+0x6c>
 800c97e:	7c3b      	ldrb	r3, [r7, #16]
 800c980:	f003 0308 	and.w	r3, r3, #8
 800c984:	b2db      	uxtb	r3, r3
 800c986:	2b00      	cmp	r3, #0
 800c988:	d102      	bne.n	800c990 <calc_frame_interval+0x6c>
		clock = 60;
 800c98a:	f04f 033c 	mov.w	r3, #60	; 0x3c
 800c98e:	617b      	str	r3, [r7, #20]
	if (usbcfg.b.physel && hwcfg2.b.fs_phy_type == 3)
 800c990:	7c3b      	ldrb	r3, [r7, #16]
 800c992:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c996:	b2db      	uxtb	r3, r3
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d008      	beq.n	800c9ae <calc_frame_interval+0x8a>
 800c99c:	7b7b      	ldrb	r3, [r7, #13]
 800c99e:	f003 0303 	and.w	r3, r3, #3
 800c9a2:	b2db      	uxtb	r3, r3
 800c9a4:	2b03      	cmp	r3, #3
 800c9a6:	d102      	bne.n	800c9ae <calc_frame_interval+0x8a>
		clock = 48;
 800c9a8:	f04f 0330 	mov.w	r3, #48	; 0x30
 800c9ac:	617b      	str	r3, [r7, #20]
	if (!usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
 800c9ae:	7c7b      	ldrb	r3, [r7, #17]
 800c9b0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c9b4:	b2db      	uxtb	r3, r3
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d114      	bne.n	800c9e4 <calc_frame_interval+0xc0>
 800c9ba:	7c3b      	ldrb	r3, [r7, #16]
 800c9bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c9c0:	b2db      	uxtb	r3, r3
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d10e      	bne.n	800c9e4 <calc_frame_interval+0xc0>
	    !usbcfg.b.ulpi_utmi_sel && usbcfg.b.phyif)
 800c9c6:	7c3b      	ldrb	r3, [r7, #16]
 800c9c8:	f003 0310 	and.w	r3, r3, #16
 800c9cc:	b2db      	uxtb	r3, r3
	hprt0.d32 = DWC_READ_REG32(core_if->host_if->hprt0);
	if (!usbcfg.b.physel && usbcfg.b.ulpi_utmi_sel && !usbcfg.b.phyif)
		clock = 60;
	if (usbcfg.b.physel && hwcfg2.b.fs_phy_type == 3)
		clock = 48;
	if (!usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d108      	bne.n	800c9e4 <calc_frame_interval+0xc0>
	    !usbcfg.b.ulpi_utmi_sel && usbcfg.b.phyif)
 800c9d2:	7c3b      	ldrb	r3, [r7, #16]
 800c9d4:	f003 0308 	and.w	r3, r3, #8
 800c9d8:	b2db      	uxtb	r3, r3
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d002      	beq.n	800c9e4 <calc_frame_interval+0xc0>
		clock = 30;
 800c9de:	f04f 031e 	mov.w	r3, #30
 800c9e2:	617b      	str	r3, [r7, #20]
	if (!usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
 800c9e4:	7c7b      	ldrb	r3, [r7, #17]
 800c9e6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c9ea:	b2db      	uxtb	r3, r3
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d114      	bne.n	800ca1a <calc_frame_interval+0xf6>
 800c9f0:	7c3b      	ldrb	r3, [r7, #16]
 800c9f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c9f6:	b2db      	uxtb	r3, r3
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d10e      	bne.n	800ca1a <calc_frame_interval+0xf6>
	    !usbcfg.b.ulpi_utmi_sel && !usbcfg.b.phyif)
 800c9fc:	7c3b      	ldrb	r3, [r7, #16]
 800c9fe:	f003 0310 	and.w	r3, r3, #16
 800ca02:	b2db      	uxtb	r3, r3
	if (usbcfg.b.physel && hwcfg2.b.fs_phy_type == 3)
		clock = 48;
	if (!usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
	    !usbcfg.b.ulpi_utmi_sel && usbcfg.b.phyif)
		clock = 30;
	if (!usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d108      	bne.n	800ca1a <calc_frame_interval+0xf6>
	    !usbcfg.b.ulpi_utmi_sel && !usbcfg.b.phyif)
 800ca08:	7c3b      	ldrb	r3, [r7, #16]
 800ca0a:	f003 0308 	and.w	r3, r3, #8
 800ca0e:	b2db      	uxtb	r3, r3
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d102      	bne.n	800ca1a <calc_frame_interval+0xf6>
		clock = 60;
 800ca14:	f04f 033c 	mov.w	r3, #60	; 0x3c
 800ca18:	617b      	str	r3, [r7, #20]
	if (usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
 800ca1a:	7c7b      	ldrb	r3, [r7, #17]
 800ca1c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ca20:	b2db      	uxtb	r3, r3
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d014      	beq.n	800ca50 <calc_frame_interval+0x12c>
 800ca26:	7c3b      	ldrb	r3, [r7, #16]
 800ca28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca2c:	b2db      	uxtb	r3, r3
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d10e      	bne.n	800ca50 <calc_frame_interval+0x12c>
	    !usbcfg.b.ulpi_utmi_sel && usbcfg.b.phyif)
 800ca32:	7c3b      	ldrb	r3, [r7, #16]
 800ca34:	f003 0310 	and.w	r3, r3, #16
 800ca38:	b2db      	uxtb	r3, r3
	    !usbcfg.b.ulpi_utmi_sel && usbcfg.b.phyif)
		clock = 30;
	if (!usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
	    !usbcfg.b.ulpi_utmi_sel && !usbcfg.b.phyif)
		clock = 60;
	if (usbcfg.b.phylpwrclksel && !usbcfg.b.physel &&
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d108      	bne.n	800ca50 <calc_frame_interval+0x12c>
	    !usbcfg.b.ulpi_utmi_sel && usbcfg.b.phyif)
 800ca3e:	7c3b      	ldrb	r3, [r7, #16]
 800ca40:	f003 0308 	and.w	r3, r3, #8
 800ca44:	b2db      	uxtb	r3, r3
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d002      	beq.n	800ca50 <calc_frame_interval+0x12c>
		clock = 48;
 800ca4a:	f04f 0330 	mov.w	r3, #48	; 0x30
 800ca4e:	617b      	str	r3, [r7, #20]
	if (usbcfg.b.physel && !usbcfg.b.phyif && hwcfg2.b.fs_phy_type == 2)
 800ca50:	7c3b      	ldrb	r3, [r7, #16]
 800ca52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca56:	b2db      	uxtb	r3, r3
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d00e      	beq.n	800ca7a <calc_frame_interval+0x156>
 800ca5c:	7c3b      	ldrb	r3, [r7, #16]
 800ca5e:	f003 0308 	and.w	r3, r3, #8
 800ca62:	b2db      	uxtb	r3, r3
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d108      	bne.n	800ca7a <calc_frame_interval+0x156>
 800ca68:	7b7b      	ldrb	r3, [r7, #13]
 800ca6a:	f003 0303 	and.w	r3, r3, #3
 800ca6e:	b2db      	uxtb	r3, r3
 800ca70:	2b02      	cmp	r3, #2
 800ca72:	d102      	bne.n	800ca7a <calc_frame_interval+0x156>
		clock = 48;
 800ca74:	f04f 0330 	mov.w	r3, #48	; 0x30
 800ca78:	617b      	str	r3, [r7, #20]
	if (usbcfg.b.physel && hwcfg2.b.fs_phy_type == 1)
 800ca7a:	7c3b      	ldrb	r3, [r7, #16]
 800ca7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca80:	b2db      	uxtb	r3, r3
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d008      	beq.n	800ca98 <calc_frame_interval+0x174>
 800ca86:	7b7b      	ldrb	r3, [r7, #13]
 800ca88:	f003 0303 	and.w	r3, r3, #3
 800ca8c:	b2db      	uxtb	r3, r3
 800ca8e:	2b01      	cmp	r3, #1
 800ca90:	d102      	bne.n	800ca98 <calc_frame_interval+0x174>
		clock = 48;
 800ca92:	f04f 0330 	mov.w	r3, #48	; 0x30
 800ca96:	617b      	str	r3, [r7, #20]
	if (hprt0.b.prtspd == 0)
 800ca98:	7abb      	ldrb	r3, [r7, #10]
 800ca9a:	f003 0306 	and.w	r3, r3, #6
 800ca9e:	b2db      	uxtb	r3, r3
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d108      	bne.n	800cab6 <calc_frame_interval+0x192>
		/* High speed case */
		return 125 * clock;
 800caa4:	697a      	ldr	r2, [r7, #20]
 800caa6:	4613      	mov	r3, r2
 800caa8:	ea4f 1343 	mov.w	r3, r3, lsl #5
 800caac:	1a9b      	subs	r3, r3, r2
 800caae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800cab2:	189b      	adds	r3, r3, r2
 800cab4:	e004      	b.n	800cac0 <calc_frame_interval+0x19c>
	else
		/* FS/LS case */
		return 1000 * clock;
 800cab6:	697b      	ldr	r3, [r7, #20]
 800cab8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800cabc:	fb02 f303 	mul.w	r3, r2, r3
}
 800cac0:	4618      	mov	r0, r3
 800cac2:	f107 0718 	add.w	r7, r7, #24
 800cac6:	46bd      	mov	sp, r7
 800cac8:	bd80      	pop	{r7, pc}
 800caca:	bf00      	nop

0800cacc <dwc_otg_read_setup_packet>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param dest Destination buffer for packet data.
 */
void dwc_otg_read_setup_packet(dwc_otg_core_if_t * core_if, uint32_t * dest)
{
 800cacc:	b590      	push	{r4, r7, lr}
 800cace:	b083      	sub	sp, #12
 800cad0:	af00      	add	r7, sp, #0
 800cad2:	6078      	str	r0, [r7, #4]
 800cad4:	6039      	str	r1, [r7, #0]
	/* Get the 8 bytes of a setup transaction data */

	/* Pop 2 DWORDS off the receive data FIFO into memory */
	dest[0] = DWC_READ_REG32(core_if->data_fifo[0]);
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	6a1b      	ldr	r3, [r3, #32]
 800cada:	4618      	mov	r0, r3
 800cadc:	f7fb f8b2 	bl	8007c44 <DWC_READ_REG32>
 800cae0:	4602      	mov	r2, r0
 800cae2:	683b      	ldr	r3, [r7, #0]
 800cae4:	601a      	str	r2, [r3, #0]
	dest[1] = DWC_READ_REG32(core_if->data_fifo[0]);
 800cae6:	683b      	ldr	r3, [r7, #0]
 800cae8:	f103 0404 	add.w	r4, r3, #4
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	6a1b      	ldr	r3, [r3, #32]
 800caf0:	4618      	mov	r0, r3
 800caf2:	f7fb f8a7 	bl	8007c44 <DWC_READ_REG32>
 800caf6:	4603      	mov	r3, r0
 800caf8:	6023      	str	r3, [r4, #0]
}
 800cafa:	f107 070c 	add.w	r7, r7, #12
 800cafe:	46bd      	mov	sp, r7
 800cb00:	bd90      	pop	{r4, r7, pc}
 800cb02:	bf00      	nop

0800cb04 <dwc_otg_ep0_activate>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP0 data.
 */
void dwc_otg_ep0_activate(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800cb04:	b580      	push	{r7, lr}
 800cb06:	b088      	sub	sp, #32
 800cb08:	af00      	add	r7, sp, #0
 800cb0a:	6078      	str	r0, [r7, #4]
 800cb0c:	6039      	str	r1, [r7, #0]
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	689b      	ldr	r3, [r3, #8]
 800cb12:	61fb      	str	r3, [r7, #28]
	dsts_data_t dsts;
	depctl_data_t diepctl;
	depctl_data_t doepctl;

	dctl_data_t dctl = {.d32 = 0 };
 800cb14:	f04f 0300 	mov.w	r3, #0
 800cb18:	60fb      	str	r3, [r7, #12]

	/* Read the Device Status and Endpoint 0 Control registers */
	dsts.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->dsts);
 800cb1a:	69fb      	ldr	r3, [r7, #28]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	f103 0308 	add.w	r3, r3, #8
 800cb22:	4618      	mov	r0, r3
 800cb24:	f7fb f88e 	bl	8007c44 <DWC_READ_REG32>
 800cb28:	4603      	mov	r3, r0
 800cb2a:	61bb      	str	r3, [r7, #24]
	diepctl.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[0]->diepctl);
 800cb2c:	69fb      	ldr	r3, [r7, #28]
 800cb2e:	685b      	ldr	r3, [r3, #4]
 800cb30:	4618      	mov	r0, r3
 800cb32:	f7fb f887 	bl	8007c44 <DWC_READ_REG32>
 800cb36:	4603      	mov	r3, r0
 800cb38:	617b      	str	r3, [r7, #20]
	doepctl.d32 = DWC_READ_REG32(&dev_if->out_ep_regs[0]->doepctl);
 800cb3a:	69fb      	ldr	r3, [r7, #28]
 800cb3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb3e:	4618      	mov	r0, r3
 800cb40:	f7fb f880 	bl	8007c44 <DWC_READ_REG32>
 800cb44:	4603      	mov	r3, r0
 800cb46:	613b      	str	r3, [r7, #16]

	/* Set the MPS of the IN EP based on the enumeration speed */
	switch (dsts.b.enumspd) {
 800cb48:	69bb      	ldr	r3, [r7, #24]
 800cb4a:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800cb4e:	b2db      	uxtb	r3, r3
 800cb50:	2b02      	cmp	r3, #2
 800cb52:	d004      	beq.n	800cb5e <dwc_otg_ep0_activate+0x5a>
	case DWC_DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
	case DWC_DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
	case DWC_DSTS_ENUMSPD_FS_PHY_48MHZ:
		diepctl.b.mps = DWC_DEP0CTL_MPS_64;
 800cb54:	697b      	ldr	r3, [r7, #20]
 800cb56:	f36f 030a 	bfc	r3, #0, #11
 800cb5a:	617b      	str	r3, [r7, #20]
		break;
 800cb5c:	e006      	b.n	800cb6c <dwc_otg_ep0_activate+0x68>
	case DWC_DSTS_ENUMSPD_LS_PHY_6MHZ:
		diepctl.b.mps = DWC_DEP0CTL_MPS_8;
 800cb5e:	697b      	ldr	r3, [r7, #20]
 800cb60:	f04f 0203 	mov.w	r2, #3
 800cb64:	f362 030a 	bfi	r3, r2, #0, #11
 800cb68:	617b      	str	r3, [r7, #20]
		break;
 800cb6a:	bf00      	nop
	}

	DWC_WRITE_REG32(&dev_if->in_ep_regs[0]->diepctl, diepctl.d32);
 800cb6c:	69fb      	ldr	r3, [r7, #28]
 800cb6e:	685b      	ldr	r3, [r3, #4]
 800cb70:	461a      	mov	r2, r3
 800cb72:	697b      	ldr	r3, [r7, #20]
 800cb74:	4610      	mov	r0, r2
 800cb76:	4619      	mov	r1, r3
 800cb78:	f7fb f870 	bl	8007c5c <DWC_WRITE_REG32>

	/* Enable OUT EP for receive */
	doepctl.b.epena = 1;
 800cb7c:	693b      	ldr	r3, [r7, #16]
 800cb7e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800cb82:	613b      	str	r3, [r7, #16]
	DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepctl, doepctl.d32);
 800cb84:	69fb      	ldr	r3, [r7, #28]
 800cb86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb88:	461a      	mov	r2, r3
 800cb8a:	693b      	ldr	r3, [r7, #16]
 800cb8c:	4610      	mov	r0, r2
 800cb8e:	4619      	mov	r1, r3
 800cb90:	f7fb f864 	bl	8007c5c <DWC_WRITE_REG32>
	DWC_DEBUGPL(DBG_PCDV, "doepctl0=%0x\n",
		    DWC_READ_REG32(&dev_if->out_ep_regs[0]->doepctl));
	DWC_DEBUGPL(DBG_PCDV, "diepctl0=%0x\n",
		    DWC_READ_REG32(&dev_if->in_ep_regs[0]->diepctl));
#endif
	dctl.b.cgnpinnak = 1;
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cb9a:	60fb      	str	r3, [r7, #12]

	DWC_MODIFY_REG32(&dev_if->dev_global_regs->dctl, dctl.d32, dctl.d32);
 800cb9c:	69fb      	ldr	r3, [r7, #28]
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	f103 0104 	add.w	r1, r3, #4
 800cba4:	68fa      	ldr	r2, [r7, #12]
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	4608      	mov	r0, r1
 800cbaa:	4611      	mov	r1, r2
 800cbac:	461a      	mov	r2, r3
 800cbae:	f7fb f863 	bl	8007c78 <DWC_MODIFY_REG32>
	DWC_DEBUGPL(DBG_PCDV, "dctl=%0x\n",
		    DWC_READ_REG32(&dev_if->dev_global_regs->dctl));
}
 800cbb2:	f107 0720 	add.w	r7, r7, #32
 800cbb6:	46bd      	mov	sp, r7
 800cbb8:	bd80      	pop	{r7, pc}
 800cbba:	bf00      	nop

0800cbbc <dwc_otg_ep_activate>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP to activate.
 */
void dwc_otg_ep_activate(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800cbbc:	b580      	push	{r7, lr}
 800cbbe:	b088      	sub	sp, #32
 800cbc0:	af00      	add	r7, sp, #0
 800cbc2:	6078      	str	r0, [r7, #4]
 800cbc4:	6039      	str	r1, [r7, #0]
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	689b      	ldr	r3, [r3, #8]
 800cbca:	61bb      	str	r3, [r7, #24]
	depctl_data_t depctl;
	volatile uint32_t *addr;

	daint_data_t daintmsk = {.d32 = 0 };
 800cbcc:	f04f 0300 	mov.w	r3, #0
 800cbd0:	613b      	str	r3, [r7, #16]
	ep->xiso_frame_num = 0xFFFFFFFF;
	ep->xiso_active_xfers = 0;
	ep->xiso_queued_xfers = 0;
#endif
	/* Read DEPCTLn register */
	if (ep->is_in == 1) {
 800cbd2:	683b      	ldr	r3, [r7, #0]
 800cbd4:	785b      	ldrb	r3, [r3, #1]
 800cbd6:	f003 0301 	and.w	r3, r3, #1
 800cbda:	b2db      	uxtb	r3, r3
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d010      	beq.n	800cc02 <dwc_otg_ep_activate+0x46>
		addr = &dev_if->in_ep_regs[ep->num]->diepctl;
 800cbe0:	683b      	ldr	r3, [r7, #0]
 800cbe2:	781b      	ldrb	r3, [r3, #0]
 800cbe4:	69ba      	ldr	r2, [r7, #24]
 800cbe6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800cbea:	18d3      	adds	r3, r2, r3
 800cbec:	685b      	ldr	r3, [r3, #4]
 800cbee:	61fb      	str	r3, [r7, #28]
		daintmsk.ep.in = 1 << ep->num;
 800cbf0:	683b      	ldr	r3, [r7, #0]
 800cbf2:	781b      	ldrb	r3, [r3, #0]
 800cbf4:	f04f 0201 	mov.w	r2, #1
 800cbf8:	fa02 f303 	lsl.w	r3, r2, r3
 800cbfc:	b29b      	uxth	r3, r3
 800cbfe:	823b      	strh	r3, [r7, #16]
 800cc00:	e014      	b.n	800cc2c <dwc_otg_ep_activate+0x70>
	} else {
		addr = &dev_if->out_ep_regs[ep->num]->doepctl;
 800cc02:	683b      	ldr	r3, [r7, #0]
 800cc04:	781b      	ldrb	r3, [r3, #0]
 800cc06:	69ba      	ldr	r2, [r7, #24]
 800cc08:	f103 0308 	add.w	r3, r3, #8
 800cc0c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800cc10:	18d3      	adds	r3, r2, r3
 800cc12:	685b      	ldr	r3, [r3, #4]
 800cc14:	61fb      	str	r3, [r7, #28]
		daintmsk.ep.out = 1 << ep->num;
 800cc16:	683b      	ldr	r3, [r7, #0]
 800cc18:	781b      	ldrb	r3, [r3, #0]
 800cc1a:	f04f 0201 	mov.w	r2, #1
 800cc1e:	fa02 f303 	lsl.w	r3, r2, r3
 800cc22:	b29a      	uxth	r2, r3
 800cc24:	693b      	ldr	r3, [r7, #16]
 800cc26:	f362 431f 	bfi	r3, r2, #16, #16
 800cc2a:	613b      	str	r3, [r7, #16]
	}

	/* If the EP is already active don't change the EP Control
	 * register. */
	depctl.d32 = DWC_READ_REG32(addr);
 800cc2c:	69f8      	ldr	r0, [r7, #28]
 800cc2e:	f7fb f809 	bl	8007c44 <DWC_READ_REG32>
 800cc32:	4603      	mov	r3, r0
 800cc34:	617b      	str	r3, [r7, #20]
	if (!depctl.b.usbactep) {
 800cc36:	7d7b      	ldrb	r3, [r7, #21]
 800cc38:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800cc3c:	b2db      	uxtb	r3, r3
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d133      	bne.n	800ccaa <dwc_otg_ep_activate+0xee>
		depctl.b.mps = ep->maxpacket;
 800cc42:	683b      	ldr	r3, [r7, #0]
 800cc44:	885b      	ldrh	r3, [r3, #2]
 800cc46:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800cc4a:	b29a      	uxth	r2, r3
 800cc4c:	697b      	ldr	r3, [r7, #20]
 800cc4e:	f362 030a 	bfi	r3, r2, #0, #11
 800cc52:	617b      	str	r3, [r7, #20]
		depctl.b.eptype = ep->type;
 800cc54:	683b      	ldr	r3, [r7, #0]
 800cc56:	785b      	ldrb	r3, [r3, #1]
 800cc58:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800cc5c:	b2da      	uxtb	r2, r3
 800cc5e:	697b      	ldr	r3, [r7, #20]
 800cc60:	f362 4393 	bfi	r3, r2, #18, #2
 800cc64:	617b      	str	r3, [r7, #20]
		depctl.b.txfnum = ep->tx_fifo_num;
 800cc66:	683b      	ldr	r3, [r7, #0]
 800cc68:	785b      	ldrb	r3, [r3, #1]
 800cc6a:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800cc6e:	b2da      	uxtb	r2, r3
 800cc70:	697b      	ldr	r3, [r7, #20]
 800cc72:	f362 5399 	bfi	r3, r2, #22, #4
 800cc76:	617b      	str	r3, [r7, #20]

		if (ep->type == DWC_OTG_EP_TYPE_ISOC) {
 800cc78:	683b      	ldr	r3, [r7, #0]
 800cc7a:	785b      	ldrb	r3, [r3, #1]
 800cc7c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800cc80:	b2db      	uxtb	r3, r3
 800cc82:	2b40      	cmp	r3, #64	; 0x40
 800cc84:	d104      	bne.n	800cc90 <dwc_otg_ep_activate+0xd4>
			depctl.b.setd0pid = 1;	// ???
 800cc86:	697b      	ldr	r3, [r7, #20]
 800cc88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cc8c:	617b      	str	r3, [r7, #20]
 800cc8e:	e003      	b.n	800cc98 <dwc_otg_ep_activate+0xdc>
		} else {
			depctl.b.setd0pid = 1;
 800cc90:	697b      	ldr	r3, [r7, #20]
 800cc92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cc96:	617b      	str	r3, [r7, #20]
		}
		depctl.b.usbactep = 1;
 800cc98:	697b      	ldr	r3, [r7, #20]
 800cc9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cc9e:	617b      	str	r3, [r7, #20]

		DWC_WRITE_REG32(addr, depctl.d32);
 800cca0:	697b      	ldr	r3, [r7, #20]
 800cca2:	69f8      	ldr	r0, [r7, #28]
 800cca4:	4619      	mov	r1, r3
 800cca6:	f7fa ffd9 	bl	8007c5c <DWC_WRITE_REG32>
		DWC_DEBUGPL(DBG_PCDV, "DEPCTL=%08x\n", DWC_READ_REG32(addr));
	}

	/* Enable the Interrupt for this EP */
	if (core_if->multiproc_int_enable) {
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d059      	beq.n	800cd68 <dwc_otg_ep_activate+0x1ac>
		if (ep->is_in == 1) {
 800ccb4:	683b      	ldr	r3, [r7, #0]
 800ccb6:	785b      	ldrb	r3, [r3, #1]
 800ccb8:	f003 0301 	and.w	r3, r3, #1
 800ccbc:	b2db      	uxtb	r3, r3
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d029      	beq.n	800cd16 <dwc_otg_ep_activate+0x15a>

			diepmsk_data_t diepmsk = {.d32 = 0 };
 800ccc2:	f04f 0300 	mov.w	r3, #0
 800ccc6:	60fb      	str	r3, [r7, #12]

			diepmsk.b.xfercompl = 1;
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	f043 0301 	orr.w	r3, r3, #1
 800ccce:	60fb      	str	r3, [r7, #12]
			diepmsk.b.timeout = 1;
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	f043 0308 	orr.w	r3, r3, #8
 800ccd6:	60fb      	str	r3, [r7, #12]
			diepmsk.b.epdisabled = 1;
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	f043 0302 	orr.w	r3, r3, #2
 800ccde:	60fb      	str	r3, [r7, #12]
			diepmsk.b.ahberr = 1;
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	f043 0304 	orr.w	r3, r3, #4
 800cce6:	60fb      	str	r3, [r7, #12]
			diepmsk.b.intknepmis = 1;
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	f043 0320 	orr.w	r3, r3, #32
 800ccee:	60fb      	str	r3, [r7, #12]
			diepmsk.b.txfifoundrn = 1;	//?????
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ccf6:	60fb      	str	r3, [r7, #12]
/*			
			if (core_if->dma_enable) {
				doepmsk.b.nak = 1;
			}
*/
			DWC_WRITE_REG32(&dev_if->dev_global_regs->
 800ccf8:	69bb      	ldr	r3, [r7, #24]
 800ccfa:	681a      	ldr	r2, [r3, #0]
					diepeachintmsk[ep->num], diepmsk.d32);
 800ccfc:	683b      	ldr	r3, [r7, #0]
 800ccfe:	781b      	ldrb	r3, [r3, #0]
/*			
			if (core_if->dma_enable) {
				doepmsk.b.nak = 1;
			}
*/
			DWC_WRITE_REG32(&dev_if->dev_global_regs->
 800cd00:	f103 0310 	add.w	r3, r3, #16
 800cd04:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800cd08:	18d2      	adds	r2, r2, r3
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	4610      	mov	r0, r2
 800cd0e:	4619      	mov	r1, r3
 800cd10:	f7fa ffa4 	bl	8007c5c <DWC_WRITE_REG32>
 800cd14:	e01c      	b.n	800cd50 <dwc_otg_ep_activate+0x194>
					diepeachintmsk[ep->num], diepmsk.d32);

		} else {

			doepmsk_data_t doepmsk = {.d32 = 0 };
 800cd16:	f04f 0300 	mov.w	r3, #0
 800cd1a:	60bb      	str	r3, [r7, #8]

			doepmsk.b.xfercompl = 1;
 800cd1c:	68bb      	ldr	r3, [r7, #8]
 800cd1e:	f043 0301 	orr.w	r3, r3, #1
 800cd22:	60bb      	str	r3, [r7, #8]
			doepmsk.b.ahberr = 1;
 800cd24:	68bb      	ldr	r3, [r7, #8]
 800cd26:	f043 0304 	orr.w	r3, r3, #4
 800cd2a:	60bb      	str	r3, [r7, #8]
			doepmsk.b.epdisabled = 1;
 800cd2c:	68bb      	ldr	r3, [r7, #8]
 800cd2e:	f043 0302 	orr.w	r3, r3, #2
 800cd32:	60bb      	str	r3, [r7, #8]
/*			
			doepmsk.b.babble = 1;
			doepmsk.b.nyet = 1;
			doepmsk.b.nak = 1;
*/
			DWC_WRITE_REG32(&dev_if->dev_global_regs->
 800cd34:	69bb      	ldr	r3, [r7, #24]
 800cd36:	681a      	ldr	r2, [r3, #0]
					doepeachintmsk[ep->num], doepmsk.d32);
 800cd38:	683b      	ldr	r3, [r7, #0]
 800cd3a:	781b      	ldrb	r3, [r3, #0]
/*			
			doepmsk.b.babble = 1;
			doepmsk.b.nyet = 1;
			doepmsk.b.nak = 1;
*/
			DWC_WRITE_REG32(&dev_if->dev_global_regs->
 800cd3c:	f103 0318 	add.w	r3, r3, #24
 800cd40:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800cd44:	18d2      	adds	r2, r2, r3
 800cd46:	68bb      	ldr	r3, [r7, #8]
 800cd48:	4610      	mov	r0, r2
 800cd4a:	4619      	mov	r1, r3
 800cd4c:	f7fa ff86 	bl	8007c5c <DWC_WRITE_REG32>
					doepeachintmsk[ep->num], doepmsk.d32);
		}
		DWC_MODIFY_REG32(&dev_if->dev_global_regs->deachintmsk,
 800cd50:	69bb      	ldr	r3, [r7, #24]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800cd58:	693b      	ldr	r3, [r7, #16]
 800cd5a:	4610      	mov	r0, r2
 800cd5c:	f04f 0100 	mov.w	r1, #0
 800cd60:	461a      	mov	r2, r3
 800cd62:	f7fa ff89 	bl	8007c78 <DWC_MODIFY_REG32>
 800cd66:	e00a      	b.n	800cd7e <dwc_otg_ep_activate+0x1c2>
				 0, daintmsk.d32);
	} else {
		DWC_MODIFY_REG32(&dev_if->dev_global_regs->daintmsk,
 800cd68:	69bb      	ldr	r3, [r7, #24]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	f103 021c 	add.w	r2, r3, #28
 800cd70:	693b      	ldr	r3, [r7, #16]
 800cd72:	4610      	mov	r0, r2
 800cd74:	f04f 0100 	mov.w	r1, #0
 800cd78:	461a      	mov	r2, r3
 800cd7a:	f7fa ff7d 	bl	8007c78 <DWC_MODIFY_REG32>
	}

	DWC_DEBUGPL(DBG_PCDV, "DAINTMSK=%0x\n",
		    DWC_READ_REG32(&dev_if->dev_global_regs->daintmsk));

	ep->stall_clear_flag = 0;
 800cd7e:	683a      	ldr	r2, [r7, #0]
 800cd80:	f892 3026 	ldrb.w	r3, [r2, #38]	; 0x26
 800cd84:	f36f 03c3 	bfc	r3, #3, #1
 800cd88:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	return;
}
 800cd8c:	f107 0720 	add.w	r7, r7, #32
 800cd90:	46bd      	mov	sp, r7
 800cd92:	bd80      	pop	{r7, pc}

0800cd94 <dwc_otg_ep_deactivate>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP to deactivate.
 */
void dwc_otg_ep_deactivate(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800cd94:	b580      	push	{r7, lr}
 800cd96:	b086      	sub	sp, #24
 800cd98:	af00      	add	r7, sp, #0
 800cd9a:	6078      	str	r0, [r7, #4]
 800cd9c:	6039      	str	r1, [r7, #0]
	depctl_data_t depctl = {.d32 = 0 };
 800cd9e:	f04f 0300 	mov.w	r3, #0
 800cda2:	613b      	str	r3, [r7, #16]

	volatile uint32_t *addr;

	daint_data_t daintmsk = {.d32 = 0 };
 800cda4:	f04f 0300 	mov.w	r3, #0
 800cda8:	60fb      	str	r3, [r7, #12]
	ep->xiso_active_xfers = 0;
	ep->xiso_queued_xfers = 0;
#endif

	/* Read DEPCTLn register */
	if (ep->is_in == 1) {
 800cdaa:	683b      	ldr	r3, [r7, #0]
 800cdac:	785b      	ldrb	r3, [r3, #1]
 800cdae:	f003 0301 	and.w	r3, r3, #1
 800cdb2:	b2db      	uxtb	r3, r3
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d011      	beq.n	800cddc <dwc_otg_ep_deactivate+0x48>
		addr = &core_if->dev_if->in_ep_regs[ep->num]->diepctl;
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	689a      	ldr	r2, [r3, #8]
 800cdbc:	683b      	ldr	r3, [r7, #0]
 800cdbe:	781b      	ldrb	r3, [r3, #0]
 800cdc0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800cdc4:	18d3      	adds	r3, r2, r3
 800cdc6:	685b      	ldr	r3, [r3, #4]
 800cdc8:	617b      	str	r3, [r7, #20]
		daintmsk.ep.in = 1 << ep->num;
 800cdca:	683b      	ldr	r3, [r7, #0]
 800cdcc:	781b      	ldrb	r3, [r3, #0]
 800cdce:	f04f 0201 	mov.w	r2, #1
 800cdd2:	fa02 f303 	lsl.w	r3, r2, r3
 800cdd6:	b29b      	uxth	r3, r3
 800cdd8:	81bb      	strh	r3, [r7, #12]
 800cdda:	e015      	b.n	800ce08 <dwc_otg_ep_deactivate+0x74>
	} else {
		addr = &core_if->dev_if->out_ep_regs[ep->num]->doepctl;
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	689a      	ldr	r2, [r3, #8]
 800cde0:	683b      	ldr	r3, [r7, #0]
 800cde2:	781b      	ldrb	r3, [r3, #0]
 800cde4:	f103 0308 	add.w	r3, r3, #8
 800cde8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800cdec:	18d3      	adds	r3, r2, r3
 800cdee:	685b      	ldr	r3, [r3, #4]
 800cdf0:	617b      	str	r3, [r7, #20]
		daintmsk.ep.out = 1 << ep->num;
 800cdf2:	683b      	ldr	r3, [r7, #0]
 800cdf4:	781b      	ldrb	r3, [r3, #0]
 800cdf6:	f04f 0201 	mov.w	r2, #1
 800cdfa:	fa02 f303 	lsl.w	r3, r2, r3
 800cdfe:	b29a      	uxth	r2, r3
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	f362 431f 	bfi	r3, r2, #16, #16
 800ce06:	60fb      	str	r3, [r7, #12]
	}

	depctl.d32 = DWC_READ_REG32(addr);
 800ce08:	6978      	ldr	r0, [r7, #20]
 800ce0a:	f7fa ff1b 	bl	8007c44 <DWC_READ_REG32>
 800ce0e:	4603      	mov	r3, r0
 800ce10:	613b      	str	r3, [r7, #16]

	depctl.b.usbactep = 0;
 800ce12:	693b      	ldr	r3, [r7, #16]
 800ce14:	f36f 33cf 	bfc	r3, #15, #1
 800ce18:	613b      	str	r3, [r7, #16]
	if (ep->is_in == 1)
 800ce1a:	683b      	ldr	r3, [r7, #0]
 800ce1c:	785b      	ldrb	r3, [r3, #1]
 800ce1e:	f003 0301 	and.w	r3, r3, #1
 800ce22:	b2db      	uxtb	r3, r3
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d003      	beq.n	800ce30 <dwc_otg_ep_deactivate+0x9c>
		depctl.b.txfnum = 0;
 800ce28:	693b      	ldr	r3, [r7, #16]
 800ce2a:	f36f 5399 	bfc	r3, #22, #4
 800ce2e:	613b      	str	r3, [r7, #16]

	if (core_if->dma_desc_enable)
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d003      	beq.n	800ce42 <dwc_otg_ep_deactivate+0xae>
		depctl.b.epdis = 1;
 800ce3a:	693b      	ldr	r3, [r7, #16]
 800ce3c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ce40:	613b      	str	r3, [r7, #16]

	DWC_WRITE_REG32(addr, depctl.d32);
 800ce42:	693b      	ldr	r3, [r7, #16]
 800ce44:	6978      	ldr	r0, [r7, #20]
 800ce46:	4619      	mov	r1, r3
 800ce48:	f7fa ff08 	bl	8007c5c <DWC_WRITE_REG32>

	/* Disable the Interrupt for this EP */
	if (core_if->multiproc_int_enable) {
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d032      	beq.n	800cebc <dwc_otg_ep_deactivate+0x128>
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->deachintmsk,
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	689b      	ldr	r3, [r3, #8]
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	4610      	mov	r0, r2
 800ce64:	4619      	mov	r1, r3
 800ce66:	f04f 0200 	mov.w	r2, #0
 800ce6a:	f7fa ff05 	bl	8007c78 <DWC_MODIFY_REG32>
				 daintmsk.d32, 0);

		if (ep->is_in == 1) {
 800ce6e:	683b      	ldr	r3, [r7, #0]
 800ce70:	785b      	ldrb	r3, [r3, #1]
 800ce72:	f003 0301 	and.w	r3, r3, #1
 800ce76:	b2db      	uxtb	r3, r3
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d00f      	beq.n	800ce9c <dwc_otg_ep_deactivate+0x108>
			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	689b      	ldr	r3, [r3, #8]
 800ce80:	681a      	ldr	r2, [r3, #0]
					diepeachintmsk[ep->num], 0);
 800ce82:	683b      	ldr	r3, [r7, #0]
 800ce84:	781b      	ldrb	r3, [r3, #0]
	if (core_if->multiproc_int_enable) {
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->deachintmsk,
				 daintmsk.d32, 0);

		if (ep->is_in == 1) {
			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
 800ce86:	f103 0310 	add.w	r3, r3, #16
 800ce8a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800ce8e:	18d3      	adds	r3, r2, r3
 800ce90:	4618      	mov	r0, r3
 800ce92:	f04f 0100 	mov.w	r1, #0
 800ce96:	f7fa fee1 	bl	8007c5c <DWC_WRITE_REG32>
 800ce9a:	e01b      	b.n	800ced4 <dwc_otg_ep_deactivate+0x140>
					diepeachintmsk[ep->num], 0);
		} else {
			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	689b      	ldr	r3, [r3, #8]
 800cea0:	681a      	ldr	r2, [r3, #0]
					doepeachintmsk[ep->num], 0);
 800cea2:	683b      	ldr	r3, [r7, #0]
 800cea4:	781b      	ldrb	r3, [r3, #0]

		if (ep->is_in == 1) {
			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
					diepeachintmsk[ep->num], 0);
		} else {
			DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->
 800cea6:	f103 0318 	add.w	r3, r3, #24
 800ceaa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800ceae:	18d3      	adds	r3, r2, r3
 800ceb0:	4618      	mov	r0, r3
 800ceb2:	f04f 0100 	mov.w	r1, #0
 800ceb6:	f7fa fed1 	bl	8007c5c <DWC_WRITE_REG32>
 800ceba:	e00b      	b.n	800ced4 <dwc_otg_ep_deactivate+0x140>
					doepeachintmsk[ep->num], 0);
		}
	} else {
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->daintmsk,
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	689b      	ldr	r3, [r3, #8]
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	f103 021c 	add.w	r2, r3, #28
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	4610      	mov	r0, r2
 800ceca:	4619      	mov	r1, r3
 800cecc:	f04f 0200 	mov.w	r2, #0
 800ced0:	f7fa fed2 	bl	8007c78 <DWC_MODIFY_REG32>
				 daintmsk.d32, 0);
	}
}
 800ced4:	f107 0718 	add.w	r7, r7, #24
 800ced8:	46bd      	mov	sp, r7
 800ceda:	bd80      	pop	{r7, pc}

0800cedc <init_dma_desc_chain>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP to start the transfer on.
 */
static void init_dma_desc_chain(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800cedc:	b480      	push	{r7}
 800cede:	b087      	sub	sp, #28
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	6078      	str	r0, [r7, #4]
 800cee4:	6039      	str	r1, [r7, #0]
	dwc_otg_dev_dma_desc_t *dma_desc;
	uint32_t offset;
	uint32_t xfer_est;
	int i;

	ep->desc_cnt = (ep->total_len / ep->maxxfer) +
 800cee6:	683b      	ldr	r3, [r7, #0]
 800cee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ceea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ceee:	461a      	mov	r2, r3
 800cef0:	683b      	ldr	r3, [r7, #0]
 800cef2:	685b      	ldr	r3, [r3, #4]
 800cef4:	fbb2 f1f3 	udiv	r1, r2, r3
	    ((ep->total_len % ep->maxxfer) ? 1 : 0);
 800cef8:	683b      	ldr	r3, [r7, #0]
 800cefa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cefc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cf00:	683a      	ldr	r2, [r7, #0]
 800cf02:	6852      	ldr	r2, [r2, #4]
 800cf04:	fbb3 f0f2 	udiv	r0, r3, r2
 800cf08:	fb02 f200 	mul.w	r2, r2, r0
 800cf0c:	1a9b      	subs	r3, r3, r2
	dwc_otg_dev_dma_desc_t *dma_desc;
	uint32_t offset;
	uint32_t xfer_est;
	int i;

	ep->desc_cnt = (ep->total_len / ep->maxxfer) +
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d002      	beq.n	800cf18 <init_dma_desc_chain+0x3c>
 800cf12:	f04f 0301 	mov.w	r3, #1
 800cf16:	e001      	b.n	800cf1c <init_dma_desc_chain+0x40>
 800cf18:	f04f 0300 	mov.w	r3, #0
 800cf1c:	18ca      	adds	r2, r1, r3
 800cf1e:	683b      	ldr	r3, [r7, #0]
 800cf20:	629a      	str	r2, [r3, #40]	; 0x28
	    ((ep->total_len % ep->maxxfer) ? 1 : 0);
	if (!ep->desc_cnt)
 800cf22:	683b      	ldr	r3, [r7, #0]
 800cf24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d103      	bne.n	800cf32 <init_dma_desc_chain+0x56>
		ep->desc_cnt = 1;
 800cf2a:	683b      	ldr	r3, [r7, #0]
 800cf2c:	f04f 0201 	mov.w	r2, #1
 800cf30:	629a      	str	r2, [r3, #40]	; 0x28

	dma_desc = ep->desc_addr;
 800cf32:	683b      	ldr	r3, [r7, #0]
 800cf34:	691b      	ldr	r3, [r3, #16]
 800cf36:	617b      	str	r3, [r7, #20]
	xfer_est = ep->total_len;
 800cf38:	683b      	ldr	r3, [r7, #0]
 800cf3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cf40:	60fb      	str	r3, [r7, #12]
	offset = 0;
 800cf42:	f04f 0300 	mov.w	r3, #0
 800cf46:	613b      	str	r3, [r7, #16]
	for (i = 0; i < ep->desc_cnt; ++i) {
 800cf48:	f04f 0300 	mov.w	r3, #0
 800cf4c:	60bb      	str	r3, [r7, #8]
 800cf4e:	e093      	b.n	800d078 <init_dma_desc_chain+0x19c>
		/** DMA Descriptor Setup */
		if (xfer_est > ep->maxxfer) {
 800cf50:	683b      	ldr	r3, [r7, #0]
 800cf52:	685a      	ldr	r2, [r3, #4]
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	429a      	cmp	r2, r3
 800cf58:	d22e      	bcs.n	800cfb8 <init_dma_desc_chain+0xdc>
			dma_desc->status.b.bs = BS_HOST_BUSY;
 800cf5a:	697a      	ldr	r2, [r7, #20]
 800cf5c:	78d3      	ldrb	r3, [r2, #3]
 800cf5e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800cf62:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.l = 0;
 800cf64:	697a      	ldr	r2, [r7, #20]
 800cf66:	78d3      	ldrb	r3, [r2, #3]
 800cf68:	f36f 03c3 	bfc	r3, #3, #1
 800cf6c:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.ioc = 0;
 800cf6e:	697a      	ldr	r2, [r7, #20]
 800cf70:	78d3      	ldrb	r3, [r2, #3]
 800cf72:	f36f 0341 	bfc	r3, #1, #1
 800cf76:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.sp = 0;
 800cf78:	697a      	ldr	r2, [r7, #20]
 800cf7a:	78d3      	ldrb	r3, [r2, #3]
 800cf7c:	f36f 0382 	bfc	r3, #2, #1
 800cf80:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.bytes = ep->maxxfer;
 800cf82:	683b      	ldr	r3, [r7, #0]
 800cf84:	685b      	ldr	r3, [r3, #4]
 800cf86:	b29a      	uxth	r2, r3
 800cf88:	697b      	ldr	r3, [r7, #20]
 800cf8a:	801a      	strh	r2, [r3, #0]
			dma_desc->buf = ep->dma_addr + offset;
 800cf8c:	683b      	ldr	r3, [r7, #0]
 800cf8e:	689a      	ldr	r2, [r3, #8]
 800cf90:	693b      	ldr	r3, [r7, #16]
 800cf92:	18d2      	adds	r2, r2, r3
 800cf94:	697b      	ldr	r3, [r7, #20]
 800cf96:	605a      	str	r2, [r3, #4]
			dma_desc->status.b.bs = BS_HOST_READY;
 800cf98:	697a      	ldr	r2, [r7, #20]
 800cf9a:	78d3      	ldrb	r3, [r2, #3]
 800cf9c:	f36f 1387 	bfc	r3, #6, #2
 800cfa0:	70d3      	strb	r3, [r2, #3]

			xfer_est -= ep->maxxfer;
 800cfa2:	683b      	ldr	r3, [r7, #0]
 800cfa4:	685b      	ldr	r3, [r3, #4]
 800cfa6:	68fa      	ldr	r2, [r7, #12]
 800cfa8:	1ad3      	subs	r3, r2, r3
 800cfaa:	60fb      	str	r3, [r7, #12]
			offset += ep->maxxfer;
 800cfac:	683b      	ldr	r3, [r7, #0]
 800cfae:	685b      	ldr	r3, [r3, #4]
 800cfb0:	693a      	ldr	r2, [r7, #16]
 800cfb2:	18d3      	adds	r3, r2, r3
 800cfb4:	613b      	str	r3, [r7, #16]
 800cfb6:	e057      	b.n	800d068 <init_dma_desc_chain+0x18c>
		} else {
			dma_desc->status.b.bs = BS_HOST_BUSY;
 800cfb8:	697a      	ldr	r2, [r7, #20]
 800cfba:	78d3      	ldrb	r3, [r2, #3]
 800cfbc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800cfc0:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.l = 1;
 800cfc2:	697a      	ldr	r2, [r7, #20]
 800cfc4:	78d3      	ldrb	r3, [r2, #3]
 800cfc6:	f043 0308 	orr.w	r3, r3, #8
 800cfca:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.ioc = 1;
 800cfcc:	697a      	ldr	r2, [r7, #20]
 800cfce:	78d3      	ldrb	r3, [r2, #3]
 800cfd0:	f043 0302 	orr.w	r3, r3, #2
 800cfd4:	70d3      	strb	r3, [r2, #3]
			if (ep->is_in) {
 800cfd6:	683b      	ldr	r3, [r7, #0]
 800cfd8:	785b      	ldrb	r3, [r3, #1]
 800cfda:	f003 0301 	and.w	r3, r3, #1
 800cfde:	b2db      	uxtb	r3, r3
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d028      	beq.n	800d036 <init_dma_desc_chain+0x15a>
				dma_desc->status.b.sp =
				    (xfer_est %
				     ep->maxpacket) ? 1 : ((ep->
 800cfe4:	683b      	ldr	r3, [r7, #0]
 800cfe6:	885b      	ldrh	r3, [r3, #2]
 800cfe8:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800cfec:	b29b      	uxth	r3, r3
			dma_desc->status.b.bs = BS_HOST_BUSY;
			dma_desc->status.b.l = 1;
			dma_desc->status.b.ioc = 1;
			if (ep->is_in) {
				dma_desc->status.b.sp =
				    (xfer_est %
 800cfee:	461a      	mov	r2, r3
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	fbb3 f1f2 	udiv	r1, r3, r2
 800cff6:	fb02 f201 	mul.w	r2, r2, r1
 800cffa:	1a9b      	subs	r3, r3, r2
				     ep->maxpacket) ? 1 : ((ep->
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d107      	bne.n	800d010 <init_dma_desc_chain+0x134>
 800d000:	683b      	ldr	r3, [r7, #0]
							    sent_zlp) ? 1 : 0);
 800d002:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800d006:	f003 0308 	and.w	r3, r3, #8
 800d00a:	b2db      	uxtb	r3, r3
			dma_desc->status.b.l = 1;
			dma_desc->status.b.ioc = 1;
			if (ep->is_in) {
				dma_desc->status.b.sp =
				    (xfer_est %
				     ep->maxpacket) ? 1 : ((ep->
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d002      	beq.n	800d016 <init_dma_desc_chain+0x13a>
 800d010:	f04f 0301 	mov.w	r3, #1
 800d014:	e001      	b.n	800d01a <init_dma_desc_chain+0x13e>
 800d016:	f04f 0300 	mov.w	r3, #0
		} else {
			dma_desc->status.b.bs = BS_HOST_BUSY;
			dma_desc->status.b.l = 1;
			dma_desc->status.b.ioc = 1;
			if (ep->is_in) {
				dma_desc->status.b.sp =
 800d01a:	b2db      	uxtb	r3, r3
 800d01c:	f003 0301 	and.w	r3, r3, #1
 800d020:	b2d9      	uxtb	r1, r3
 800d022:	697a      	ldr	r2, [r7, #20]
 800d024:	78d3      	ldrb	r3, [r2, #3]
 800d026:	f361 0382 	bfi	r3, r1, #2, #1
 800d02a:	70d3      	strb	r3, [r2, #3]
				    (xfer_est %
				     ep->maxpacket) ? 1 : ((ep->
							    sent_zlp) ? 1 : 0);
				dma_desc->status.b.bytes = xfer_est;
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	b29a      	uxth	r2, r3
 800d030:	697b      	ldr	r3, [r7, #20]
 800d032:	801a      	strh	r2, [r3, #0]
 800d034:	e00d      	b.n	800d052 <init_dma_desc_chain+0x176>
			} else {
				dma_desc->status.b.bytes =
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	b29b      	uxth	r3, r3
 800d03a:	f1c3 0300 	rsb	r3, r3, #0
 800d03e:	b29b      	uxth	r3, r3
 800d040:	f003 0303 	and.w	r3, r3, #3
 800d044:	b29a      	uxth	r2, r3
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	b29b      	uxth	r3, r3
 800d04a:	18d3      	adds	r3, r2, r3
 800d04c:	b29a      	uxth	r2, r3
 800d04e:	697b      	ldr	r3, [r7, #20]
 800d050:	801a      	strh	r2, [r3, #0]
				    xfer_est + ((4 - (xfer_est & 0x3)) & 0x3);
			}

			dma_desc->buf = ep->dma_addr + offset;
 800d052:	683b      	ldr	r3, [r7, #0]
 800d054:	689a      	ldr	r2, [r3, #8]
 800d056:	693b      	ldr	r3, [r7, #16]
 800d058:	18d2      	adds	r2, r2, r3
 800d05a:	697b      	ldr	r3, [r7, #20]
 800d05c:	605a      	str	r2, [r3, #4]
			dma_desc->status.b.bs = BS_HOST_READY;
 800d05e:	697a      	ldr	r2, [r7, #20]
 800d060:	78d3      	ldrb	r3, [r2, #3]
 800d062:	f36f 1387 	bfc	r3, #6, #2
 800d066:	70d3      	strb	r3, [r2, #3]
		}
		dma_desc++;
 800d068:	697b      	ldr	r3, [r7, #20]
 800d06a:	f103 0308 	add.w	r3, r3, #8
 800d06e:	617b      	str	r3, [r7, #20]
		ep->desc_cnt = 1;

	dma_desc = ep->desc_addr;
	xfer_est = ep->total_len;
	offset = 0;
	for (i = 0; i < ep->desc_cnt; ++i) {
 800d070:	68bb      	ldr	r3, [r7, #8]
 800d072:	f103 0301 	add.w	r3, r3, #1
 800d076:	60bb      	str	r3, [r7, #8]
 800d078:	68ba      	ldr	r2, [r7, #8]
 800d07a:	683b      	ldr	r3, [r7, #0]
 800d07c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d07e:	429a      	cmp	r2, r3
 800d080:	f4ff af66 	bcc.w	800cf50 <init_dma_desc_chain+0x74>
			dma_desc->buf = ep->dma_addr + offset;
			dma_desc->status.b.bs = BS_HOST_READY;
		}
		dma_desc++;
	}
}
 800d084:	f107 071c 	add.w	r7, r7, #28
 800d088:	46bd      	mov	sp, r7
 800d08a:	bc80      	pop	{r7}
 800d08c:	4770      	bx	lr
 800d08e:	bf00      	nop

0800d090 <dwc_otg_ep_start_transfer>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP to start the transfer on.
 */
void dwc_otg_ep_start_transfer(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800d090:	b580      	push	{r7, lr}
 800d092:	b08a      	sub	sp, #40	; 0x28
 800d094:	af00      	add	r7, sp, #0
 800d096:	6078      	str	r0, [r7, #4]
 800d098:	6039      	str	r1, [r7, #0]
	depctl_data_t depctl;
	deptsiz_data_t deptsiz;

	gintmsk_data_t intr_mask = {.d32 = 0 };
 800d09a:	f04f 0300 	mov.w	r3, #0
 800d09e:	613b      	str	r3, [r7, #16]
		    "xfer_buff=%p start_xfer_buff=%p, total_len = %d\n",
		    ep->num, (ep->is_in ? "IN" : "OUT"), ep->xfer_len,
		    ep->xfer_count, ep->xfer_buff, ep->start_xfer_buff,
		    ep->total_len);
	/* IN endpoint */
	if (ep->is_in == 1) {
 800d0a0:	683b      	ldr	r3, [r7, #0]
 800d0a2:	785b      	ldrb	r3, [r3, #1]
 800d0a4:	f003 0301 	and.w	r3, r3, #1
 800d0a8:	b2db      	uxtb	r3, r3
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	f000 8124 	beq.w	800d2f8 <dwc_otg_ep_start_transfer+0x268>
		dwc_otg_dev_in_ep_regs_t *in_regs =
		    core_if->dev_if->in_ep_regs[ep->num];
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	689a      	ldr	r2, [r3, #8]
 800d0b4:	683b      	ldr	r3, [r7, #0]
 800d0b6:	781b      	ldrb	r3, [r3, #0]
		    ep->num, (ep->is_in ? "IN" : "OUT"), ep->xfer_len,
		    ep->xfer_count, ep->xfer_buff, ep->start_xfer_buff,
		    ep->total_len);
	/* IN endpoint */
	if (ep->is_in == 1) {
		dwc_otg_dev_in_ep_regs_t *in_regs =
 800d0b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d0bc:	18d3      	adds	r3, r2, r3
 800d0be:	685b      	ldr	r3, [r3, #4]
 800d0c0:	627b      	str	r3, [r7, #36]	; 0x24
		    core_if->dev_if->in_ep_regs[ep->num];

		gnptxsts_data_t gtxstatus;

		gtxstatus.d32 =
		    DWC_READ_REG32(&core_if->core_global_regs->gnptxsts);
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	685b      	ldr	r3, [r3, #4]
 800d0c6:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800d0ca:	4618      	mov	r0, r3
 800d0cc:	f7fa fdba 	bl	8007c44 <DWC_READ_REG32>
 800d0d0:	4603      	mov	r3, r0
		dwc_otg_dev_in_ep_regs_t *in_regs =
		    core_if->dev_if->in_ep_regs[ep->num];

		gnptxsts_data_t gtxstatus;

		gtxstatus.d32 =
 800d0d2:	60fb      	str	r3, [r7, #12]
		    DWC_READ_REG32(&core_if->core_global_regs->gnptxsts);

		if (core_if->en_multiple_tx_fifo == 0
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d103      	bne.n	800d0e6 <dwc_otg_ep_start_transfer+0x56>
		    && gtxstatus.b.nptxqspcavail == 0) {
 800d0de:	7bbb      	ldrb	r3, [r7, #14]
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	f000 81ef 	beq.w	800d4c4 <dwc_otg_ep_start_transfer+0x434>
			DWC_PRINTF("TX Queue Full (0x%0x)\n", gtxstatus.d32);
#endif
			return;
		}

		depctl.d32 = DWC_READ_REG32(&(in_regs->diepctl));
 800d0e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0e8:	4618      	mov	r0, r3
 800d0ea:	f7fa fdab 	bl	8007c44 <DWC_READ_REG32>
 800d0ee:	4603      	mov	r3, r0
 800d0f0:	61bb      	str	r3, [r7, #24]
		deptsiz.d32 = DWC_READ_REG32(&(in_regs->dieptsiz));
 800d0f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0f4:	f103 0310 	add.w	r3, r3, #16
 800d0f8:	4618      	mov	r0, r3
 800d0fa:	f7fa fda3 	bl	8007c44 <DWC_READ_REG32>
 800d0fe:	4603      	mov	r3, r0
 800d100:	617b      	str	r3, [r7, #20]

		ep->xfer_len += (ep->maxxfer < (ep->total_len - ep->xfer_len)) ?
 800d102:	683b      	ldr	r3, [r7, #0]
 800d104:	69db      	ldr	r3, [r3, #28]
 800d106:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d10a:	461a      	mov	r2, r3
		    ep->maxxfer : (ep->total_len - ep->xfer_len);
 800d10c:	683b      	ldr	r3, [r7, #0]
 800d10e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d110:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d114:	4619      	mov	r1, r3
 800d116:	683b      	ldr	r3, [r7, #0]
 800d118:	69db      	ldr	r3, [r3, #28]
 800d11a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d11e:	1acb      	subs	r3, r1, r3
 800d120:	4619      	mov	r1, r3
 800d122:	683b      	ldr	r3, [r7, #0]
 800d124:	685b      	ldr	r3, [r3, #4]
 800d126:	4299      	cmp	r1, r3
 800d128:	bf38      	it	cc
 800d12a:	460b      	movcc	r3, r1
		}

		depctl.d32 = DWC_READ_REG32(&(in_regs->diepctl));
		deptsiz.d32 = DWC_READ_REG32(&(in_regs->dieptsiz));

		ep->xfer_len += (ep->maxxfer < (ep->total_len - ep->xfer_len)) ?
 800d12c:	18d3      	adds	r3, r2, r3
 800d12e:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800d132:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800d136:	6839      	ldr	r1, [r7, #0]
 800d138:	69cb      	ldr	r3, [r1, #28]
 800d13a:	f362 0312 	bfi	r3, r2, #0, #19
 800d13e:	61cb      	str	r3, [r1, #28]
		    ep->maxxfer : (ep->total_len - ep->xfer_len);

		/* Zero Length Packet? */
		if ((ep->xfer_len - ep->xfer_count) == 0) {
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	69db      	ldr	r3, [r3, #28]
 800d144:	f3c3 0212 	ubfx	r2, r3, #0, #19
 800d148:	683b      	ldr	r3, [r7, #0]
 800d14a:	6a1b      	ldr	r3, [r3, #32]
 800d14c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d150:	429a      	cmp	r2, r3
 800d152:	d10a      	bne.n	800d16a <dwc_otg_ep_start_transfer+0xda>
			deptsiz.b.xfersize = 0;
 800d154:	697b      	ldr	r3, [r7, #20]
 800d156:	f36f 0312 	bfc	r3, #0, #19
 800d15a:	617b      	str	r3, [r7, #20]
			deptsiz.b.pktcnt = 1;
 800d15c:	697b      	ldr	r3, [r7, #20]
 800d15e:	f04f 0201 	mov.w	r2, #1
 800d162:	f362 43dc 	bfi	r3, r2, #19, #10
 800d166:	617b      	str	r3, [r7, #20]
 800d168:	e034      	b.n	800d1d4 <dwc_otg_ep_start_transfer+0x144>
			/* Program the transfer size and packet count
			 *      as follows: xfersize = N * maxpacket +
			 *      short_packet pktcnt = N + (short_packet
			 *      exist ? 1 : 0) 
			 */
			deptsiz.b.xfersize = ep->xfer_len - ep->xfer_count;
 800d16a:	683b      	ldr	r3, [r7, #0]
 800d16c:	69db      	ldr	r3, [r3, #28]
 800d16e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d172:	461a      	mov	r2, r3
 800d174:	683b      	ldr	r3, [r7, #0]
 800d176:	6a1b      	ldr	r3, [r3, #32]
 800d178:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d17c:	1ad3      	subs	r3, r2, r3
 800d17e:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800d182:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800d186:	697b      	ldr	r3, [r7, #20]
 800d188:	f362 0312 	bfi	r3, r2, #0, #19
 800d18c:	617b      	str	r3, [r7, #20]
			deptsiz.b.pktcnt =
			    (ep->xfer_len - ep->xfer_count - 1 +
 800d18e:	683b      	ldr	r3, [r7, #0]
 800d190:	69db      	ldr	r3, [r3, #28]
 800d192:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d196:	461a      	mov	r2, r3
 800d198:	683b      	ldr	r3, [r7, #0]
 800d19a:	6a1b      	ldr	r3, [r3, #32]
 800d19c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d1a0:	1ad3      	subs	r3, r2, r3
 800d1a2:	f103 32ff 	add.w	r2, r3, #4294967295
			     ep->maxpacket) / ep->maxpacket;
 800d1a6:	683b      	ldr	r3, [r7, #0]
 800d1a8:	885b      	ldrh	r3, [r3, #2]
 800d1aa:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800d1ae:	b29b      	uxth	r3, r3
			 *      short_packet pktcnt = N + (short_packet
			 *      exist ? 1 : 0) 
			 */
			deptsiz.b.xfersize = ep->xfer_len - ep->xfer_count;
			deptsiz.b.pktcnt =
			    (ep->xfer_len - ep->xfer_count - 1 +
 800d1b0:	18d2      	adds	r2, r2, r3
			     ep->maxpacket) / ep->maxpacket;
 800d1b2:	683b      	ldr	r3, [r7, #0]
 800d1b4:	885b      	ldrh	r3, [r3, #2]
 800d1b6:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800d1ba:	b29b      	uxth	r3, r3
 800d1bc:	fb92 f3f3 	sdiv	r3, r2, r3
			 *      as follows: xfersize = N * maxpacket +
			 *      short_packet pktcnt = N + (short_packet
			 *      exist ? 1 : 0) 
			 */
			deptsiz.b.xfersize = ep->xfer_len - ep->xfer_count;
			deptsiz.b.pktcnt =
 800d1c0:	b29b      	uxth	r3, r3
 800d1c2:	ea4f 5383 	mov.w	r3, r3, lsl #22
 800d1c6:	ea4f 5393 	mov.w	r3, r3, lsr #22
 800d1ca:	b29a      	uxth	r2, r3
 800d1cc:	697b      	ldr	r3, [r7, #20]
 800d1ce:	f362 43dc 	bfi	r3, r2, #19, #10
 800d1d2:	617b      	str	r3, [r7, #20]
			    (ep->xfer_len - ep->xfer_count - 1 +
			     ep->maxpacket) / ep->maxpacket;
		}

		/* Write the DMA register */
		if (core_if->dma_enable) {
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d024      	beq.n	800d228 <dwc_otg_ep_start_transfer+0x198>
			if (core_if->dma_desc_enable == 0) {
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d111      	bne.n	800d20c <dwc_otg_ep_start_transfer+0x17c>
				DWC_WRITE_REG32(&in_regs->dieptsiz,
 800d1e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1ea:	f103 0210 	add.w	r2, r3, #16
 800d1ee:	697b      	ldr	r3, [r7, #20]
 800d1f0:	4610      	mov	r0, r2
 800d1f2:	4619      	mov	r1, r3
 800d1f4:	f7fa fd32 	bl	8007c5c <DWC_WRITE_REG32>
						deptsiz.d32);
				DWC_WRITE_REG32(&(in_regs->diepdma),
 800d1f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1fa:	f103 0214 	add.w	r2, r3, #20
						(uint32_t) ep->dma_addr);
 800d1fe:	683b      	ldr	r3, [r7, #0]
		/* Write the DMA register */
		if (core_if->dma_enable) {
			if (core_if->dma_desc_enable == 0) {
				DWC_WRITE_REG32(&in_regs->dieptsiz,
						deptsiz.d32);
				DWC_WRITE_REG32(&(in_regs->diepdma),
 800d200:	689b      	ldr	r3, [r3, #8]
 800d202:	4610      	mov	r0, r2
 800d204:	4619      	mov	r1, r3
 800d206:	f7fa fd29 	bl	8007c5c <DWC_WRITE_REG32>
 800d20a:	e04c      	b.n	800d2a6 <dwc_otg_ep_start_transfer+0x216>
				if (ep->buff_mode != BM_STANDARD) {
					DWC_WRITE_REG32(&in_regs->diepdma,
							ep->descs_dma_addr);
				} else {
#endif
					init_dma_desc_chain(core_if, ep);
 800d20c:	6878      	ldr	r0, [r7, #4]
 800d20e:	6839      	ldr	r1, [r7, #0]
 800d210:	f7ff fe64 	bl	800cedc <init_dma_desc_chain>
				/** DIEPDMAn Register write */
				DWC_WRITE_REG32(&in_regs->diepdma,
 800d214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d216:	f103 0214 	add.w	r2, r3, #20
							ep->dma_desc_addr);
 800d21a:	683b      	ldr	r3, [r7, #0]
							ep->descs_dma_addr);
				} else {
#endif
					init_dma_desc_chain(core_if, ep);
				/** DIEPDMAn Register write */
				DWC_WRITE_REG32(&in_regs->diepdma,
 800d21c:	68db      	ldr	r3, [r3, #12]
 800d21e:	4610      	mov	r0, r2
 800d220:	4619      	mov	r1, r3
 800d222:	f7fa fd1b 	bl	8007c5c <DWC_WRITE_REG32>
 800d226:	e03e      	b.n	800d2a6 <dwc_otg_ep_start_transfer+0x216>
#ifdef DWC_UTE_CFI
				}
#endif
			}
		} else {
			DWC_WRITE_REG32(&in_regs->dieptsiz, deptsiz.d32);
 800d228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d22a:	f103 0210 	add.w	r2, r3, #16
 800d22e:	697b      	ldr	r3, [r7, #20]
 800d230:	4610      	mov	r0, r2
 800d232:	4619      	mov	r1, r3
 800d234:	f7fa fd12 	bl	8007c5c <DWC_WRITE_REG32>
			if (ep->type != DWC_OTG_EP_TYPE_ISOC) {
 800d238:	683b      	ldr	r3, [r7, #0]
 800d23a:	785b      	ldrb	r3, [r3, #1]
 800d23c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800d240:	b2db      	uxtb	r3, r3
 800d242:	2b40      	cmp	r3, #64	; 0x40
 800d244:	d02f      	beq.n	800d2a6 <dwc_otg_ep_start_transfer+0x216>
				/**
				 * Enable the Non-Periodic Tx FIFO empty interrupt,
				 * or the Tx FIFO epmty interrupt in dedicated Tx FIFO mode,
				 * the data will be written into the fifo by the ISR.
				 */
				if (core_if->en_multiple_tx_fifo == 0) {
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d10f      	bne.n	800d270 <dwc_otg_ep_start_transfer+0x1e0>
					intr_mask.b.nptxfempty = 1;
 800d250:	693b      	ldr	r3, [r7, #16]
 800d252:	f043 0320 	orr.w	r3, r3, #32
 800d256:	613b      	str	r3, [r7, #16]
					DWC_MODIFY_REG32
					    (&core_if->core_global_regs->gintmsk,
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	685b      	ldr	r3, [r3, #4]
 800d25c:	f103 0118 	add.w	r1, r3, #24
 800d260:	693a      	ldr	r2, [r7, #16]
 800d262:	693b      	ldr	r3, [r7, #16]
 800d264:	4608      	mov	r0, r1
 800d266:	4611      	mov	r1, r2
 800d268:	461a      	mov	r2, r3
 800d26a:	f7fa fd05 	bl	8007c78 <DWC_MODIFY_REG32>
 800d26e:	e01a      	b.n	800d2a6 <dwc_otg_ep_start_transfer+0x216>
					     intr_mask.d32, intr_mask.d32);
				} else {
					/* Enable the Tx FIFO Empty Interrupt for this EP */
					if (ep->xfer_len > 0) {
 800d270:	683b      	ldr	r3, [r7, #0]
 800d272:	69db      	ldr	r3, [r3, #28]
 800d274:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d278:	2b00      	cmp	r3, #0
 800d27a:	dd14      	ble.n	800d2a6 <dwc_otg_ep_start_transfer+0x216>
						uint32_t fifoemptymsk = 0;
 800d27c:	f04f 0300 	mov.w	r3, #0
 800d280:	623b      	str	r3, [r7, #32]
						fifoemptymsk = 1 << ep->num;
 800d282:	683b      	ldr	r3, [r7, #0]
 800d284:	781b      	ldrb	r3, [r3, #0]
 800d286:	f04f 0201 	mov.w	r2, #1
 800d28a:	fa02 f303 	lsl.w	r3, r2, r3
 800d28e:	623b      	str	r3, [r7, #32]
						DWC_MODIFY_REG32
						    (&core_if->dev_if->dev_global_regs->dtknqr4_fifoemptymsk,
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	689b      	ldr	r3, [r3, #8]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800d29a:	4618      	mov	r0, r3
 800d29c:	f04f 0100 	mov.w	r1, #0
 800d2a0:	6a3a      	ldr	r2, [r7, #32]
 800d2a2:	f7fa fce9 	bl	8007c78 <DWC_MODIFY_REG32>
				}
			}
		}

		/* EP enable, IN data in FIFO */
		depctl.b.cnak = 1;
 800d2a6:	69bb      	ldr	r3, [r7, #24]
 800d2a8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d2ac:	61bb      	str	r3, [r7, #24]
		depctl.b.epena = 1;
 800d2ae:	69bb      	ldr	r3, [r7, #24]
 800d2b0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d2b4:	61bb      	str	r3, [r7, #24]
		DWC_WRITE_REG32(&in_regs->diepctl, depctl.d32);
 800d2b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d2b8:	69bb      	ldr	r3, [r7, #24]
 800d2ba:	4610      	mov	r0, r2
 800d2bc:	4619      	mov	r1, r3
 800d2be:	f7fa fccd 	bl	8007c5c <DWC_WRITE_REG32>

		depctl.d32 =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl);
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	689b      	ldr	r3, [r3, #8]
 800d2c6:	685b      	ldr	r3, [r3, #4]
 800d2c8:	4618      	mov	r0, r3
 800d2ca:	f7fa fcbb 	bl	8007c44 <DWC_READ_REG32>
 800d2ce:	4603      	mov	r3, r0
		/* EP enable, IN data in FIFO */
		depctl.b.cnak = 1;
		depctl.b.epena = 1;
		DWC_WRITE_REG32(&in_regs->diepctl, depctl.d32);

		depctl.d32 =
 800d2d0:	61bb      	str	r3, [r7, #24]
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl);
		depctl.b.nextep = ep->num;
 800d2d2:	683b      	ldr	r3, [r7, #0]
 800d2d4:	781b      	ldrb	r3, [r3, #0]
 800d2d6:	f003 030f 	and.w	r3, r3, #15
 800d2da:	b2da      	uxtb	r2, r3
 800d2dc:	69bb      	ldr	r3, [r7, #24]
 800d2de:	f362 23ce 	bfi	r3, r2, #11, #4
 800d2e2:	61bb      	str	r3, [r7, #24]
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl,
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	689b      	ldr	r3, [r3, #8]
 800d2e8:	685b      	ldr	r3, [r3, #4]
 800d2ea:	461a      	mov	r2, r3
 800d2ec:	69bb      	ldr	r3, [r7, #24]
 800d2ee:	4610      	mov	r0, r2
 800d2f0:	4619      	mov	r1, r3
 800d2f2:	f7fa fcb3 	bl	8007c5c <DWC_WRITE_REG32>
 800d2f6:	e0e5      	b.n	800d4c4 <dwc_otg_ep_start_transfer+0x434>
				depctl.d32);

	} else {
		/* OUT endpoint */
		dwc_otg_dev_out_ep_regs_t *out_regs =
		    core_if->dev_if->out_ep_regs[ep->num];
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	689a      	ldr	r2, [r3, #8]
 800d2fc:	683b      	ldr	r3, [r7, #0]
 800d2fe:	781b      	ldrb	r3, [r3, #0]
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl,
				depctl.d32);

	} else {
		/* OUT endpoint */
		dwc_otg_dev_out_ep_regs_t *out_regs =
 800d300:	f103 0308 	add.w	r3, r3, #8
 800d304:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d308:	18d3      	adds	r3, r2, r3
 800d30a:	685b      	ldr	r3, [r3, #4]
 800d30c:	61fb      	str	r3, [r7, #28]
		    core_if->dev_if->out_ep_regs[ep->num];

		depctl.d32 = DWC_READ_REG32(&(out_regs->doepctl));
 800d30e:	69fb      	ldr	r3, [r7, #28]
 800d310:	4618      	mov	r0, r3
 800d312:	f7fa fc97 	bl	8007c44 <DWC_READ_REG32>
 800d316:	4603      	mov	r3, r0
 800d318:	61bb      	str	r3, [r7, #24]
		deptsiz.d32 = DWC_READ_REG32(&(out_regs->doeptsiz));
 800d31a:	69fb      	ldr	r3, [r7, #28]
 800d31c:	f103 0310 	add.w	r3, r3, #16
 800d320:	4618      	mov	r0, r3
 800d322:	f7fa fc8f 	bl	8007c44 <DWC_READ_REG32>
 800d326:	4603      	mov	r3, r0
 800d328:	617b      	str	r3, [r7, #20]

		ep->xfer_len += (ep->maxxfer < (ep->total_len - ep->xfer_len)) ?
 800d32a:	683b      	ldr	r3, [r7, #0]
 800d32c:	69db      	ldr	r3, [r3, #28]
 800d32e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d332:	461a      	mov	r2, r3
		    ep->maxxfer : (ep->total_len - ep->xfer_len);
 800d334:	683b      	ldr	r3, [r7, #0]
 800d336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d338:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d33c:	4619      	mov	r1, r3
 800d33e:	683b      	ldr	r3, [r7, #0]
 800d340:	69db      	ldr	r3, [r3, #28]
 800d342:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d346:	1acb      	subs	r3, r1, r3
 800d348:	4619      	mov	r1, r3
 800d34a:	683b      	ldr	r3, [r7, #0]
 800d34c:	685b      	ldr	r3, [r3, #4]
 800d34e:	4299      	cmp	r1, r3
 800d350:	bf38      	it	cc
 800d352:	460b      	movcc	r3, r1
		    core_if->dev_if->out_ep_regs[ep->num];

		depctl.d32 = DWC_READ_REG32(&(out_regs->doepctl));
		deptsiz.d32 = DWC_READ_REG32(&(out_regs->doeptsiz));

		ep->xfer_len += (ep->maxxfer < (ep->total_len - ep->xfer_len)) ?
 800d354:	18d3      	adds	r3, r2, r3
 800d356:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800d35a:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800d35e:	6839      	ldr	r1, [r7, #0]
 800d360:	69cb      	ldr	r3, [r1, #28]
 800d362:	f362 0312 	bfi	r3, r2, #0, #19
 800d366:	61cb      	str	r3, [r1, #28]
		/* Program the transfer size and packet count as follows:
		 *
		 *      pktcnt = N                                                                                
		 *      xfersize = N * maxpacket
		 */
		if ((ep->xfer_len - ep->xfer_count) == 0) {
 800d368:	683b      	ldr	r3, [r7, #0]
 800d36a:	69db      	ldr	r3, [r3, #28]
 800d36c:	f3c3 0212 	ubfx	r2, r3, #0, #19
 800d370:	683b      	ldr	r3, [r7, #0]
 800d372:	6a1b      	ldr	r3, [r3, #32]
 800d374:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d378:	429a      	cmp	r2, r3
 800d37a:	d115      	bne.n	800d3a8 <dwc_otg_ep_start_transfer+0x318>
			/* Zero Length Packet */
			deptsiz.b.xfersize = ep->maxpacket;
 800d37c:	683b      	ldr	r3, [r7, #0]
 800d37e:	885b      	ldrh	r3, [r3, #2]
 800d380:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800d384:	b29b      	uxth	r3, r3
 800d386:	461a      	mov	r2, r3
 800d388:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
 800d38c:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 800d390:	461a      	mov	r2, r3
 800d392:	697b      	ldr	r3, [r7, #20]
 800d394:	f362 0312 	bfi	r3, r2, #0, #19
 800d398:	617b      	str	r3, [r7, #20]
			deptsiz.b.pktcnt = 1;
 800d39a:	697b      	ldr	r3, [r7, #20]
 800d39c:	f04f 0201 	mov.w	r2, #1
 800d3a0:	f362 43dc 	bfi	r3, r2, #19, #10
 800d3a4:	617b      	str	r3, [r7, #20]
 800d3a6:	e04d      	b.n	800d444 <dwc_otg_ep_start_transfer+0x3b4>
		} else {
			deptsiz.b.pktcnt =
			    (ep->xfer_len - ep->xfer_count +
 800d3a8:	683b      	ldr	r3, [r7, #0]
 800d3aa:	69db      	ldr	r3, [r3, #28]
 800d3ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d3b0:	461a      	mov	r2, r3
 800d3b2:	683b      	ldr	r3, [r7, #0]
 800d3b4:	6a1b      	ldr	r3, [r3, #32]
 800d3b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d3ba:	1ad2      	subs	r2, r2, r3
			     (ep->maxpacket - 1)) / ep->maxpacket;
 800d3bc:	683b      	ldr	r3, [r7, #0]
 800d3be:	885b      	ldrh	r3, [r3, #2]
 800d3c0:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800d3c4:	b29b      	uxth	r3, r3
 800d3c6:	f103 33ff 	add.w	r3, r3, #4294967295
			/* Zero Length Packet */
			deptsiz.b.xfersize = ep->maxpacket;
			deptsiz.b.pktcnt = 1;
		} else {
			deptsiz.b.pktcnt =
			    (ep->xfer_len - ep->xfer_count +
 800d3ca:	18d2      	adds	r2, r2, r3
			     (ep->maxpacket - 1)) / ep->maxpacket;
 800d3cc:	683b      	ldr	r3, [r7, #0]
 800d3ce:	885b      	ldrh	r3, [r3, #2]
 800d3d0:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800d3d4:	b29b      	uxth	r3, r3
 800d3d6:	fb92 f3f3 	sdiv	r3, r2, r3
		if ((ep->xfer_len - ep->xfer_count) == 0) {
			/* Zero Length Packet */
			deptsiz.b.xfersize = ep->maxpacket;
			deptsiz.b.pktcnt = 1;
		} else {
			deptsiz.b.pktcnt =
 800d3da:	b29b      	uxth	r3, r3
 800d3dc:	ea4f 5383 	mov.w	r3, r3, lsl #22
 800d3e0:	ea4f 5393 	mov.w	r3, r3, lsr #22
 800d3e4:	b29a      	uxth	r2, r3
 800d3e6:	697b      	ldr	r3, [r7, #20]
 800d3e8:	f362 43dc 	bfi	r3, r2, #19, #10
 800d3ec:	617b      	str	r3, [r7, #20]
			    (ep->xfer_len - ep->xfer_count +
			     (ep->maxpacket - 1)) / ep->maxpacket;
			ep->xfer_len =
			    deptsiz.b.pktcnt * ep->maxpacket + ep->xfer_count;
 800d3ee:	697b      	ldr	r3, [r7, #20]
 800d3f0:	f3c3 43c9 	ubfx	r3, r3, #19, #10
 800d3f4:	b29b      	uxth	r3, r3
 800d3f6:	683a      	ldr	r2, [r7, #0]
 800d3f8:	8852      	ldrh	r2, [r2, #2]
 800d3fa:	f3c2 028a 	ubfx	r2, r2, #2, #11
 800d3fe:	b292      	uxth	r2, r2
 800d400:	fb02 f203 	mul.w	r2, r2, r3
 800d404:	683b      	ldr	r3, [r7, #0]
 800d406:	6a1b      	ldr	r3, [r3, #32]
 800d408:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d40c:	18d3      	adds	r3, r2, r3
			deptsiz.b.pktcnt = 1;
		} else {
			deptsiz.b.pktcnt =
			    (ep->xfer_len - ep->xfer_count +
			     (ep->maxpacket - 1)) / ep->maxpacket;
			ep->xfer_len =
 800d40e:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800d412:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800d416:	6839      	ldr	r1, [r7, #0]
 800d418:	69cb      	ldr	r3, [r1, #28]
 800d41a:	f362 0312 	bfi	r3, r2, #0, #19
 800d41e:	61cb      	str	r3, [r1, #28]
			    deptsiz.b.pktcnt * ep->maxpacket + ep->xfer_count;
			deptsiz.b.xfersize = ep->xfer_len - ep->xfer_count;
 800d420:	683b      	ldr	r3, [r7, #0]
 800d422:	69db      	ldr	r3, [r3, #28]
 800d424:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d428:	461a      	mov	r2, r3
 800d42a:	683b      	ldr	r3, [r7, #0]
 800d42c:	6a1b      	ldr	r3, [r3, #32]
 800d42e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d432:	1ad3      	subs	r3, r2, r3
 800d434:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800d438:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800d43c:	697b      	ldr	r3, [r7, #20]
 800d43e:	f362 0312 	bfi	r3, r2, #0, #19
 800d442:	617b      	str	r3, [r7, #20]
		}

		DWC_DEBUGPL(DBG_PCDV, "ep%d xfersize=%d pktcnt=%d\n",
			    ep->num, deptsiz.b.xfersize, deptsiz.b.pktcnt);

		if (core_if->dma_enable) {
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d024      	beq.n	800d498 <dwc_otg_ep_start_transfer+0x408>
			if (!core_if->dma_desc_enable) {
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800d454:	2b00      	cmp	r3, #0
 800d456:	d111      	bne.n	800d47c <dwc_otg_ep_start_transfer+0x3ec>
				DWC_WRITE_REG32(&out_regs->doeptsiz,
 800d458:	69fb      	ldr	r3, [r7, #28]
 800d45a:	f103 0210 	add.w	r2, r3, #16
 800d45e:	697b      	ldr	r3, [r7, #20]
 800d460:	4610      	mov	r0, r2
 800d462:	4619      	mov	r1, r3
 800d464:	f7fa fbfa 	bl	8007c5c <DWC_WRITE_REG32>
						deptsiz.d32);

				DWC_WRITE_REG32(&(out_regs->doepdma),
 800d468:	69fb      	ldr	r3, [r7, #28]
 800d46a:	f103 0214 	add.w	r2, r3, #20
						(uint32_t) ep->dma_addr);
 800d46e:	683b      	ldr	r3, [r7, #0]
		if (core_if->dma_enable) {
			if (!core_if->dma_desc_enable) {
				DWC_WRITE_REG32(&out_regs->doeptsiz,
						deptsiz.d32);

				DWC_WRITE_REG32(&(out_regs->doepdma),
 800d470:	689b      	ldr	r3, [r3, #8]
 800d472:	4610      	mov	r0, r2
 800d474:	4619      	mov	r1, r3
 800d476:	f7fa fbf1 	bl	8007c5c <DWC_WRITE_REG32>
 800d47a:	e015      	b.n	800d4a8 <dwc_otg_ep_start_transfer+0x418>
					DWC_WRITE_REG32(&out_regs->doepdma,
							ep->descs_dma_addr);
				} else {
#endif

					init_dma_desc_chain(core_if, ep);
 800d47c:	6878      	ldr	r0, [r7, #4]
 800d47e:	6839      	ldr	r1, [r7, #0]
 800d480:	f7ff fd2c 	bl	800cedc <init_dma_desc_chain>

				/** DOEPDMAn Register write */
					DWC_WRITE_REG32(&out_regs->doepdma,
 800d484:	69fb      	ldr	r3, [r7, #28]
 800d486:	f103 0214 	add.w	r2, r3, #20
							ep->dma_desc_addr);
 800d48a:	683b      	ldr	r3, [r7, #0]
#endif

					init_dma_desc_chain(core_if, ep);

				/** DOEPDMAn Register write */
					DWC_WRITE_REG32(&out_regs->doepdma,
 800d48c:	68db      	ldr	r3, [r3, #12]
 800d48e:	4610      	mov	r0, r2
 800d490:	4619      	mov	r1, r3
 800d492:	f7fa fbe3 	bl	8007c5c <DWC_WRITE_REG32>
 800d496:	e007      	b.n	800d4a8 <dwc_otg_ep_start_transfer+0x418>
#ifdef DWC_UTE_CFI
				}
#endif
			}
		} else {
			DWC_WRITE_REG32(&out_regs->doeptsiz, deptsiz.d32);
 800d498:	69fb      	ldr	r3, [r7, #28]
 800d49a:	f103 0210 	add.w	r2, r3, #16
 800d49e:	697b      	ldr	r3, [r7, #20]
 800d4a0:	4610      	mov	r0, r2
 800d4a2:	4619      	mov	r1, r3
 800d4a4:	f7fa fbda 	bl	8007c5c <DWC_WRITE_REG32>
		}

		/* EP enable */
		depctl.b.cnak = 1;
 800d4a8:	69bb      	ldr	r3, [r7, #24]
 800d4aa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d4ae:	61bb      	str	r3, [r7, #24]
		depctl.b.epena = 1;
 800d4b0:	69bb      	ldr	r3, [r7, #24]
 800d4b2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d4b6:	61bb      	str	r3, [r7, #24]

		DWC_WRITE_REG32(&out_regs->doepctl, depctl.d32);
 800d4b8:	69fa      	ldr	r2, [r7, #28]
 800d4ba:	69bb      	ldr	r3, [r7, #24]
 800d4bc:	4610      	mov	r0, r2
 800d4be:	4619      	mov	r1, r3
 800d4c0:	f7fa fbcc 	bl	8007c5c <DWC_WRITE_REG32>
			    DWC_READ_REG32(&core_if->dev_if->
					   dev_global_regs->daintmsk),
			    DWC_READ_REG32(&core_if->
					   core_global_regs->gintmsk));
	}
}
 800d4c4:	f107 0728 	add.w	r7, r7, #40	; 0x28
 800d4c8:	46bd      	mov	sp, r7
 800d4ca:	bd80      	pop	{r7, pc}

0800d4cc <dwc_otg_ep_start_zl_transfer>:
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP to start the transfer on.
 *
 */
void dwc_otg_ep_start_zl_transfer(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800d4cc:	b580      	push	{r7, lr}
 800d4ce:	b088      	sub	sp, #32
 800d4d0:	af00      	add	r7, sp, #0
 800d4d2:	6078      	str	r0, [r7, #4]
 800d4d4:	6039      	str	r1, [r7, #0]

	depctl_data_t depctl;
	deptsiz_data_t deptsiz;

	gintmsk_data_t intr_mask = {.d32 = 0 };
 800d4d6:	f04f 0300 	mov.w	r3, #0
 800d4da:	60bb      	str	r3, [r7, #8]

	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "%s()\n", __func__);
	DWC_PRINTF("zero length transfer is called\n");

	/* IN endpoint */
	if (ep->is_in == 1) {
 800d4dc:	683b      	ldr	r3, [r7, #0]
 800d4de:	785b      	ldrb	r3, [r3, #1]
 800d4e0:	f003 0301 	and.w	r3, r3, #1
 800d4e4:	b2db      	uxtb	r3, r3
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	f000 809e 	beq.w	800d628 <dwc_otg_ep_start_zl_transfer+0x15c>
		dwc_otg_dev_in_ep_regs_t *in_regs =
		    core_if->dev_if->in_ep_regs[ep->num];
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	689a      	ldr	r2, [r3, #8]
 800d4f0:	683b      	ldr	r3, [r7, #0]
 800d4f2:	781b      	ldrb	r3, [r3, #0]
	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "%s()\n", __func__);
	DWC_PRINTF("zero length transfer is called\n");

	/* IN endpoint */
	if (ep->is_in == 1) {
		dwc_otg_dev_in_ep_regs_t *in_regs =
 800d4f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d4f8:	18d3      	adds	r3, r2, r3
 800d4fa:	685b      	ldr	r3, [r3, #4]
 800d4fc:	61fb      	str	r3, [r7, #28]
		    core_if->dev_if->in_ep_regs[ep->num];

		depctl.d32 = DWC_READ_REG32(&(in_regs->diepctl));
 800d4fe:	69fb      	ldr	r3, [r7, #28]
 800d500:	4618      	mov	r0, r3
 800d502:	f7fa fb9f 	bl	8007c44 <DWC_READ_REG32>
 800d506:	4603      	mov	r3, r0
 800d508:	613b      	str	r3, [r7, #16]
		deptsiz.d32 = DWC_READ_REG32(&(in_regs->dieptsiz));
 800d50a:	69fb      	ldr	r3, [r7, #28]
 800d50c:	f103 0310 	add.w	r3, r3, #16
 800d510:	4618      	mov	r0, r3
 800d512:	f7fa fb97 	bl	8007c44 <DWC_READ_REG32>
 800d516:	4603      	mov	r3, r0
 800d518:	60fb      	str	r3, [r7, #12]

		deptsiz.b.xfersize = 0;
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	f36f 0312 	bfc	r3, #0, #19
 800d520:	60fb      	str	r3, [r7, #12]
		deptsiz.b.pktcnt = 1;
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	f04f 0201 	mov.w	r2, #1
 800d528:	f362 43dc 	bfi	r3, r2, #19, #10
 800d52c:	60fb      	str	r3, [r7, #12]

		/* Write the DMA register */
		if (core_if->dma_enable) {
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800d534:	2b00      	cmp	r3, #0
 800d536:	d016      	beq.n	800d566 <dwc_otg_ep_start_zl_transfer+0x9a>
			if (core_if->dma_desc_enable == 0) {
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d149      	bne.n	800d5d6 <dwc_otg_ep_start_zl_transfer+0x10a>
				DWC_WRITE_REG32(&in_regs->dieptsiz,
 800d542:	69fb      	ldr	r3, [r7, #28]
 800d544:	f103 0210 	add.w	r2, r3, #16
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	4610      	mov	r0, r2
 800d54c:	4619      	mov	r1, r3
 800d54e:	f7fa fb85 	bl	8007c5c <DWC_WRITE_REG32>
						deptsiz.d32);
				DWC_WRITE_REG32(&(in_regs->diepdma),
 800d552:	69fb      	ldr	r3, [r7, #28]
 800d554:	f103 0214 	add.w	r2, r3, #20
						(uint32_t) ep->dma_addr);
 800d558:	683b      	ldr	r3, [r7, #0]
		/* Write the DMA register */
		if (core_if->dma_enable) {
			if (core_if->dma_desc_enable == 0) {
				DWC_WRITE_REG32(&in_regs->dieptsiz,
						deptsiz.d32);
				DWC_WRITE_REG32(&(in_regs->diepdma),
 800d55a:	689b      	ldr	r3, [r3, #8]
 800d55c:	4610      	mov	r0, r2
 800d55e:	4619      	mov	r1, r3
 800d560:	f7fa fb7c 	bl	8007c5c <DWC_WRITE_REG32>
 800d564:	e037      	b.n	800d5d6 <dwc_otg_ep_start_zl_transfer+0x10a>
						(uint32_t) ep->dma_addr);
			}
		} else {
			DWC_WRITE_REG32(&in_regs->dieptsiz, deptsiz.d32);
 800d566:	69fb      	ldr	r3, [r7, #28]
 800d568:	f103 0210 	add.w	r2, r3, #16
 800d56c:	68fb      	ldr	r3, [r7, #12]
 800d56e:	4610      	mov	r0, r2
 800d570:	4619      	mov	r1, r3
 800d572:	f7fa fb73 	bl	8007c5c <DWC_WRITE_REG32>
			/**
			 * Enable the Non-Periodic Tx FIFO empty interrupt,
			 * or the Tx FIFO epmty interrupt in dedicated Tx FIFO mode,
			 * the data will be written into the fifo by the ISR.
			 */
			if (core_if->en_multiple_tx_fifo == 0) {
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d10f      	bne.n	800d5a0 <dwc_otg_ep_start_zl_transfer+0xd4>
				intr_mask.b.nptxfempty = 1;
 800d580:	68bb      	ldr	r3, [r7, #8]
 800d582:	f043 0320 	orr.w	r3, r3, #32
 800d586:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	685b      	ldr	r3, [r3, #4]
 800d58c:	f103 0118 	add.w	r1, r3, #24
 800d590:	68ba      	ldr	r2, [r7, #8]
 800d592:	68bb      	ldr	r3, [r7, #8]
 800d594:	4608      	mov	r0, r1
 800d596:	4611      	mov	r1, r2
 800d598:	461a      	mov	r2, r3
 800d59a:	f7fa fb6d 	bl	8007c78 <DWC_MODIFY_REG32>
 800d59e:	e01a      	b.n	800d5d6 <dwc_otg_ep_start_zl_transfer+0x10a>
						 core_global_regs->gintmsk,
						 intr_mask.d32, intr_mask.d32);
			} else {
				/* Enable the Tx FIFO Empty Interrupt for this EP */
				if (ep->xfer_len > 0) {
 800d5a0:	683b      	ldr	r3, [r7, #0]
 800d5a2:	69db      	ldr	r3, [r3, #28]
 800d5a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	dd14      	ble.n	800d5d6 <dwc_otg_ep_start_zl_transfer+0x10a>
					uint32_t fifoemptymsk = 0;
 800d5ac:	f04f 0300 	mov.w	r3, #0
 800d5b0:	61bb      	str	r3, [r7, #24]
					fifoemptymsk = 1 << ep->num;
 800d5b2:	683b      	ldr	r3, [r7, #0]
 800d5b4:	781b      	ldrb	r3, [r3, #0]
 800d5b6:	f04f 0201 	mov.w	r2, #1
 800d5ba:	fa02 f303 	lsl.w	r3, r2, r3
 800d5be:	61bb      	str	r3, [r7, #24]
					DWC_MODIFY_REG32(&core_if->
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	689b      	ldr	r3, [r3, #8]
							 dev_if->dev_global_regs->dtknqr4_fifoemptymsk,
 800d5c4:	681b      	ldr	r3, [r3, #0]
			} else {
				/* Enable the Tx FIFO Empty Interrupt for this EP */
				if (ep->xfer_len > 0) {
					uint32_t fifoemptymsk = 0;
					fifoemptymsk = 1 << ep->num;
					DWC_MODIFY_REG32(&core_if->
 800d5c6:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	f04f 0100 	mov.w	r1, #0
 800d5d0:	69ba      	ldr	r2, [r7, #24]
 800d5d2:	f7fa fb51 	bl	8007c78 <DWC_MODIFY_REG32>
				}
			}
		}

		/* EP enable, IN data in FIFO */
		depctl.b.cnak = 1;
 800d5d6:	693b      	ldr	r3, [r7, #16]
 800d5d8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d5dc:	613b      	str	r3, [r7, #16]
		depctl.b.epena = 1;
 800d5de:	693b      	ldr	r3, [r7, #16]
 800d5e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d5e4:	613b      	str	r3, [r7, #16]
		DWC_WRITE_REG32(&in_regs->diepctl, depctl.d32);
 800d5e6:	69fa      	ldr	r2, [r7, #28]
 800d5e8:	693b      	ldr	r3, [r7, #16]
 800d5ea:	4610      	mov	r0, r2
 800d5ec:	4619      	mov	r1, r3
 800d5ee:	f7fa fb35 	bl	8007c5c <DWC_WRITE_REG32>

		depctl.d32 =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl);
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	689b      	ldr	r3, [r3, #8]
 800d5f6:	685b      	ldr	r3, [r3, #4]
 800d5f8:	4618      	mov	r0, r3
 800d5fa:	f7fa fb23 	bl	8007c44 <DWC_READ_REG32>
 800d5fe:	4603      	mov	r3, r0
		/* EP enable, IN data in FIFO */
		depctl.b.cnak = 1;
		depctl.b.epena = 1;
		DWC_WRITE_REG32(&in_regs->diepctl, depctl.d32);

		depctl.d32 =
 800d600:	613b      	str	r3, [r7, #16]
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl);
		depctl.b.nextep = ep->num;
 800d602:	683b      	ldr	r3, [r7, #0]
 800d604:	781b      	ldrb	r3, [r3, #0]
 800d606:	f003 030f 	and.w	r3, r3, #15
 800d60a:	b2da      	uxtb	r2, r3
 800d60c:	693b      	ldr	r3, [r7, #16]
 800d60e:	f362 23ce 	bfi	r3, r2, #11, #4
 800d612:	613b      	str	r3, [r7, #16]
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl,
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	689b      	ldr	r3, [r3, #8]
 800d618:	685b      	ldr	r3, [r3, #4]
 800d61a:	461a      	mov	r2, r3
 800d61c:	693b      	ldr	r3, [r7, #16]
 800d61e:	4610      	mov	r0, r2
 800d620:	4619      	mov	r1, r3
 800d622:	f7fa fb1b 	bl	8007c5c <DWC_WRITE_REG32>
 800d626:	e05f      	b.n	800d6e8 <dwc_otg_ep_start_zl_transfer+0x21c>
				depctl.d32);

	} else {
		/* OUT endpoint */
		dwc_otg_dev_out_ep_regs_t *out_regs =
		    core_if->dev_if->out_ep_regs[ep->num];
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	689a      	ldr	r2, [r3, #8]
 800d62c:	683b      	ldr	r3, [r7, #0]
 800d62e:	781b      	ldrb	r3, [r3, #0]
		DWC_WRITE_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl,
				depctl.d32);

	} else {
		/* OUT endpoint */
		dwc_otg_dev_out_ep_regs_t *out_regs =
 800d630:	f103 0308 	add.w	r3, r3, #8
 800d634:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800d638:	18d3      	adds	r3, r2, r3
 800d63a:	685b      	ldr	r3, [r3, #4]
 800d63c:	617b      	str	r3, [r7, #20]
		    core_if->dev_if->out_ep_regs[ep->num];

		depctl.d32 = DWC_READ_REG32(&(out_regs->doepctl));
 800d63e:	697b      	ldr	r3, [r7, #20]
 800d640:	4618      	mov	r0, r3
 800d642:	f7fa faff 	bl	8007c44 <DWC_READ_REG32>
 800d646:	4603      	mov	r3, r0
 800d648:	613b      	str	r3, [r7, #16]
		deptsiz.d32 = DWC_READ_REG32(&(out_regs->doeptsiz));
 800d64a:	697b      	ldr	r3, [r7, #20]
 800d64c:	f103 0310 	add.w	r3, r3, #16
 800d650:	4618      	mov	r0, r3
 800d652:	f7fa faf7 	bl	8007c44 <DWC_READ_REG32>
 800d656:	4603      	mov	r3, r0
 800d658:	60fb      	str	r3, [r7, #12]

		/* Zero Length Packet */
		deptsiz.b.xfersize = ep->maxpacket;
 800d65a:	683b      	ldr	r3, [r7, #0]
 800d65c:	885b      	ldrh	r3, [r3, #2]
 800d65e:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800d662:	b29b      	uxth	r3, r3
 800d664:	461a      	mov	r2, r3
 800d666:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
 800d66a:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 800d66e:	461a      	mov	r2, r3
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	f362 0312 	bfi	r3, r2, #0, #19
 800d676:	60fb      	str	r3, [r7, #12]
		deptsiz.b.pktcnt = 1;
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	f04f 0201 	mov.w	r2, #1
 800d67e:	f362 43dc 	bfi	r3, r2, #19, #10
 800d682:	60fb      	str	r3, [r7, #12]

		if (core_if->dma_enable) {
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d016      	beq.n	800d6bc <dwc_otg_ep_start_zl_transfer+0x1f0>
			if (!core_if->dma_desc_enable) {
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800d694:	2b00      	cmp	r3, #0
 800d696:	d119      	bne.n	800d6cc <dwc_otg_ep_start_zl_transfer+0x200>
				DWC_WRITE_REG32(&out_regs->doeptsiz,
 800d698:	697b      	ldr	r3, [r7, #20]
 800d69a:	f103 0210 	add.w	r2, r3, #16
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	4610      	mov	r0, r2
 800d6a2:	4619      	mov	r1, r3
 800d6a4:	f7fa fada 	bl	8007c5c <DWC_WRITE_REG32>
						deptsiz.d32);

				DWC_WRITE_REG32(&(out_regs->doepdma),
 800d6a8:	697b      	ldr	r3, [r7, #20]
 800d6aa:	f103 0214 	add.w	r2, r3, #20
						(uint32_t) ep->dma_addr);
 800d6ae:	683b      	ldr	r3, [r7, #0]
		if (core_if->dma_enable) {
			if (!core_if->dma_desc_enable) {
				DWC_WRITE_REG32(&out_regs->doeptsiz,
						deptsiz.d32);

				DWC_WRITE_REG32(&(out_regs->doepdma),
 800d6b0:	689b      	ldr	r3, [r3, #8]
 800d6b2:	4610      	mov	r0, r2
 800d6b4:	4619      	mov	r1, r3
 800d6b6:	f7fa fad1 	bl	8007c5c <DWC_WRITE_REG32>
 800d6ba:	e007      	b.n	800d6cc <dwc_otg_ep_start_zl_transfer+0x200>
						(uint32_t) ep->dma_addr);
			}
		} else {
			DWC_WRITE_REG32(&out_regs->doeptsiz, deptsiz.d32);
 800d6bc:	697b      	ldr	r3, [r7, #20]
 800d6be:	f103 0210 	add.w	r2, r3, #16
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	4610      	mov	r0, r2
 800d6c6:	4619      	mov	r1, r3
 800d6c8:	f7fa fac8 	bl	8007c5c <DWC_WRITE_REG32>
		}

		/* EP enable */
		depctl.b.cnak = 1;
 800d6cc:	693b      	ldr	r3, [r7, #16]
 800d6ce:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d6d2:	613b      	str	r3, [r7, #16]
		depctl.b.epena = 1;
 800d6d4:	693b      	ldr	r3, [r7, #16]
 800d6d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d6da:	613b      	str	r3, [r7, #16]

		DWC_WRITE_REG32(&out_regs->doepctl, depctl.d32);
 800d6dc:	697a      	ldr	r2, [r7, #20]
 800d6de:	693b      	ldr	r3, [r7, #16]
 800d6e0:	4610      	mov	r0, r2
 800d6e2:	4619      	mov	r1, r3
 800d6e4:	f7fa faba 	bl	8007c5c <DWC_WRITE_REG32>

	}
}
 800d6e8:	f107 0720 	add.w	r7, r7, #32
 800d6ec:	46bd      	mov	sp, r7
 800d6ee:	bd80      	pop	{r7, pc}

0800d6f0 <dwc_otg_ep0_start_transfer>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP0 data.
 */
void dwc_otg_ep0_start_transfer(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800d6f0:	b580      	push	{r7, lr}
 800d6f2:	b08c      	sub	sp, #48	; 0x30
 800d6f4:	af00      	add	r7, sp, #0
 800d6f6:	6078      	str	r0, [r7, #4]
 800d6f8:	6039      	str	r1, [r7, #0]
	depctl_data_t depctl;
	deptsiz0_data_t deptsiz;

	gintmsk_data_t intr_mask = {.d32 = 0 };
 800d6fa:	f04f 0300 	mov.w	r3, #0
 800d6fe:	613b      	str	r3, [r7, #16]
	DWC_DEBUGPL(DBG_PCD, "ep%d-%s xfer_len=%d xfer_cnt=%d "
		    "xfer_buff=%p start_xfer_buff=%p \n",
		    ep->num, (ep->is_in ? "IN" : "OUT"), ep->xfer_len,
		    ep->xfer_count, ep->xfer_buff, ep->start_xfer_buff);

	ep->total_len = ep->xfer_len;
 800d700:	683b      	ldr	r3, [r7, #0]
 800d702:	69db      	ldr	r3, [r3, #28]
 800d704:	f3c3 0112 	ubfx	r1, r3, #0, #19
 800d708:	683b      	ldr	r3, [r7, #0]
 800d70a:	ea4f 4201 	mov.w	r2, r1, lsl #16
 800d70e:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800d712:	f04f 0000 	mov.w	r0, #0
 800d716:	4302      	orrs	r2, r0
 800d718:	849a      	strh	r2, [r3, #36]	; 0x24
 800d71a:	ea4f 4211 	mov.w	r2, r1, lsr #16
 800d71e:	f002 0207 	and.w	r2, r2, #7
 800d722:	f002 0207 	and.w	r2, r2, #7
 800d726:	f893 1026 	ldrb.w	r1, [r3, #38]	; 0x26
 800d72a:	f021 0107 	bic.w	r1, r1, #7
 800d72e:	430a      	orrs	r2, r1
 800d730:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

	/* IN endpoint */
	if (ep->is_in == 1) {
 800d734:	683b      	ldr	r3, [r7, #0]
 800d736:	785b      	ldrb	r3, [r3, #1]
 800d738:	f003 0301 	and.w	r3, r3, #1
 800d73c:	b2db      	uxtb	r3, r3
 800d73e:	2b00      	cmp	r3, #0
 800d740:	f000 8126 	beq.w	800d990 <dwc_otg_ep0_start_transfer+0x2a0>
		dwc_otg_dev_in_ep_regs_t *in_regs =
		    core_if->dev_if->in_ep_regs[0];
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	689b      	ldr	r3, [r3, #8]

	ep->total_len = ep->xfer_len;

	/* IN endpoint */
	if (ep->is_in == 1) {
		dwc_otg_dev_in_ep_regs_t *in_regs =
 800d748:	685b      	ldr	r3, [r3, #4]
 800d74a:	62fb      	str	r3, [r7, #44]	; 0x2c
		    core_if->dev_if->in_ep_regs[0];

		gnptxsts_data_t gtxstatus;

		gtxstatus.d32 =
		    DWC_READ_REG32(&core_if->core_global_regs->gnptxsts);
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	685b      	ldr	r3, [r3, #4]
 800d750:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800d754:	4618      	mov	r0, r3
 800d756:	f7fa fa75 	bl	8007c44 <DWC_READ_REG32>
 800d75a:	4603      	mov	r3, r0
		dwc_otg_dev_in_ep_regs_t *in_regs =
		    core_if->dev_if->in_ep_regs[0];

		gnptxsts_data_t gtxstatus;

		gtxstatus.d32 =
 800d75c:	60fb      	str	r3, [r7, #12]
		    DWC_READ_REG32(&core_if->core_global_regs->gnptxsts);

		if (core_if->en_multiple_tx_fifo == 0
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800d764:	2b00      	cmp	r3, #0
 800d766:	d103      	bne.n	800d770 <dwc_otg_ep0_start_transfer+0x80>
		    && gtxstatus.b.nptxqspcavail == 0) {
 800d768:	7bbb      	ldrb	r3, [r7, #14]
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	f000 8198 	beq.w	800daa0 <dwc_otg_ep0_start_transfer+0x3b0>
				   gtxstatus.d32);
#endif
			return;
		}

		depctl.d32 = DWC_READ_REG32(&in_regs->diepctl);
 800d770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d772:	4618      	mov	r0, r3
 800d774:	f7fa fa66 	bl	8007c44 <DWC_READ_REG32>
 800d778:	4603      	mov	r3, r0
 800d77a:	61fb      	str	r3, [r7, #28]
		deptsiz.d32 = DWC_READ_REG32(&in_regs->dieptsiz);
 800d77c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d77e:	f103 0310 	add.w	r3, r3, #16
 800d782:	4618      	mov	r0, r3
 800d784:	f7fa fa5e 	bl	8007c44 <DWC_READ_REG32>
 800d788:	4603      	mov	r3, r0
 800d78a:	617b      	str	r3, [r7, #20]

		/* Zero Length Packet? */
		if (ep->xfer_len == 0) {
 800d78c:	683b      	ldr	r3, [r7, #0]
 800d78e:	69db      	ldr	r3, [r3, #28]
 800d790:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800d794:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 800d798:	2b00      	cmp	r3, #0
 800d79a:	d10a      	bne.n	800d7b2 <dwc_otg_ep0_start_transfer+0xc2>
			deptsiz.b.xfersize = 0;
 800d79c:	7d3b      	ldrb	r3, [r7, #20]
 800d79e:	f36f 0306 	bfc	r3, #0, #7
 800d7a2:	753b      	strb	r3, [r7, #20]
			deptsiz.b.pktcnt = 1;
 800d7a4:	7dbb      	ldrb	r3, [r7, #22]
 800d7a6:	f04f 0201 	mov.w	r2, #1
 800d7aa:	f362 03c4 	bfi	r3, r2, #3, #2
 800d7ae:	75bb      	strb	r3, [r7, #22]
 800d7b0:	e03b      	b.n	800d82a <dwc_otg_ep0_start_transfer+0x13a>
			/* Program the transfer size and packet count
			 *      as follows: xfersize = N * maxpacket +
			 *      short_packet pktcnt = N + (short_packet
			 *      exist ? 1 : 0) 
			 */
			if (ep->xfer_len > ep->maxpacket) {
 800d7b2:	683b      	ldr	r3, [r7, #0]
 800d7b4:	69db      	ldr	r3, [r3, #28]
 800d7b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d7ba:	461a      	mov	r2, r3
 800d7bc:	683b      	ldr	r3, [r7, #0]
 800d7be:	885b      	ldrh	r3, [r3, #2]
 800d7c0:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800d7c4:	b29b      	uxth	r3, r3
 800d7c6:	429a      	cmp	r2, r3
 800d7c8:	dd1d      	ble.n	800d806 <dwc_otg_ep0_start_transfer+0x116>
				ep->xfer_len = ep->maxpacket;
 800d7ca:	683b      	ldr	r3, [r7, #0]
 800d7cc:	885b      	ldrh	r3, [r3, #2]
 800d7ce:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800d7d2:	b29b      	uxth	r3, r3
 800d7d4:	461a      	mov	r2, r3
 800d7d6:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
 800d7da:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 800d7de:	461a      	mov	r2, r3
 800d7e0:	6839      	ldr	r1, [r7, #0]
 800d7e2:	69cb      	ldr	r3, [r1, #28]
 800d7e4:	f362 0312 	bfi	r3, r2, #0, #19
 800d7e8:	61cb      	str	r3, [r1, #28]
				deptsiz.b.xfersize = ep->maxpacket;
 800d7ea:	683b      	ldr	r3, [r7, #0]
 800d7ec:	885b      	ldrh	r3, [r3, #2]
 800d7ee:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800d7f2:	b29b      	uxth	r3, r3
 800d7f4:	b2db      	uxtb	r3, r3
 800d7f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d7fa:	b2da      	uxtb	r2, r3
 800d7fc:	7d3b      	ldrb	r3, [r7, #20]
 800d7fe:	f362 0306 	bfi	r3, r2, #0, #7
 800d802:	753b      	strb	r3, [r7, #20]
 800d804:	e00b      	b.n	800d81e <dwc_otg_ep0_start_transfer+0x12e>
			} else {
				deptsiz.b.xfersize = ep->xfer_len;
 800d806:	683b      	ldr	r3, [r7, #0]
 800d808:	69db      	ldr	r3, [r3, #28]
 800d80a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d80e:	b2db      	uxtb	r3, r3
 800d810:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d814:	b2da      	uxtb	r2, r3
 800d816:	7d3b      	ldrb	r3, [r7, #20]
 800d818:	f362 0306 	bfi	r3, r2, #0, #7
 800d81c:	753b      	strb	r3, [r7, #20]
			}
			deptsiz.b.pktcnt = 1;
 800d81e:	7dbb      	ldrb	r3, [r7, #22]
 800d820:	f04f 0201 	mov.w	r2, #1
 800d824:	f362 03c4 	bfi	r3, r2, #3, #2
 800d828:	75bb      	strb	r3, [r7, #22]
			    "IN len=%d  xfersize=%d pktcnt=%d [%08x]\n",
			    ep->xfer_len, deptsiz.b.xfersize, deptsiz.b.pktcnt,
			    deptsiz.d32);

		/* Write the DMA register */
		if (core_if->dma_enable) {
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800d830:	2b00      	cmp	r3, #0
 800d832:	d05d      	beq.n	800d8f0 <dwc_otg_ep0_start_transfer+0x200>
			if (core_if->dma_desc_enable == 0) {
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d111      	bne.n	800d862 <dwc_otg_ep0_start_transfer+0x172>
				DWC_WRITE_REG32(&in_regs->dieptsiz,
 800d83e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d840:	f103 0210 	add.w	r2, r3, #16
 800d844:	697b      	ldr	r3, [r7, #20]
 800d846:	4610      	mov	r0, r2
 800d848:	4619      	mov	r1, r3
 800d84a:	f7fa fa07 	bl	8007c5c <DWC_WRITE_REG32>
						deptsiz.d32);

				DWC_WRITE_REG32(&(in_regs->diepdma),
 800d84e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d850:	f103 0214 	add.w	r2, r3, #20
						(uint32_t) ep->dma_addr);
 800d854:	683b      	ldr	r3, [r7, #0]
		if (core_if->dma_enable) {
			if (core_if->dma_desc_enable == 0) {
				DWC_WRITE_REG32(&in_regs->dieptsiz,
						deptsiz.d32);

				DWC_WRITE_REG32(&(in_regs->diepdma),
 800d856:	689b      	ldr	r3, [r3, #8]
 800d858:	4610      	mov	r0, r2
 800d85a:	4619      	mov	r1, r3
 800d85c:	f7fa f9fe 	bl	8007c5c <DWC_WRITE_REG32>
 800d860:	e04e      	b.n	800d900 <dwc_otg_ep0_start_transfer+0x210>
						(uint32_t) ep->dma_addr);
			} else {
				dma_desc = core_if->dev_if->in_desc_addr;
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	689b      	ldr	r3, [r3, #8]
 800d866:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800d86a:	62bb      	str	r3, [r7, #40]	; 0x28

				/** DMA Descriptor Setup */
				dma_desc->status.b.bs = BS_HOST_BUSY;
 800d86c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d86e:	78d3      	ldrb	r3, [r2, #3]
 800d870:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800d874:	70d3      	strb	r3, [r2, #3]
				dma_desc->status.b.l = 1;
 800d876:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d878:	78d3      	ldrb	r3, [r2, #3]
 800d87a:	f043 0308 	orr.w	r3, r3, #8
 800d87e:	70d3      	strb	r3, [r2, #3]
				dma_desc->status.b.ioc = 1;
 800d880:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d882:	78d3      	ldrb	r3, [r2, #3]
 800d884:	f043 0302 	orr.w	r3, r3, #2
 800d888:	70d3      	strb	r3, [r2, #3]
				dma_desc->status.b.sp =
				    (ep->xfer_len == ep->maxpacket) ? 0 : 1;
 800d88a:	683b      	ldr	r3, [r7, #0]
 800d88c:	69db      	ldr	r3, [r3, #28]
 800d88e:	f3c3 0212 	ubfx	r2, r3, #0, #19
 800d892:	683b      	ldr	r3, [r7, #0]
 800d894:	885b      	ldrh	r3, [r3, #2]
 800d896:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800d89a:	b29b      	uxth	r3, r3
 800d89c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800d8a0:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 800d8a4:	429a      	cmp	r2, r3
 800d8a6:	bf0c      	ite	eq
 800d8a8:	2300      	moveq	r3, #0
 800d8aa:	2301      	movne	r3, #1
 800d8ac:	b2d9      	uxtb	r1, r3

				/** DMA Descriptor Setup */
				dma_desc->status.b.bs = BS_HOST_BUSY;
				dma_desc->status.b.l = 1;
				dma_desc->status.b.ioc = 1;
				dma_desc->status.b.sp =
 800d8ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d8b0:	78d3      	ldrb	r3, [r2, #3]
 800d8b2:	f361 0382 	bfi	r3, r1, #2, #1
 800d8b6:	70d3      	strb	r3, [r2, #3]
				    (ep->xfer_len == ep->maxpacket) ? 0 : 1;
				dma_desc->status.b.bytes = ep->xfer_len;
 800d8b8:	683b      	ldr	r3, [r7, #0]
 800d8ba:	69db      	ldr	r3, [r3, #28]
 800d8bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d8c0:	b29a      	uxth	r2, r3
 800d8c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8c4:	801a      	strh	r2, [r3, #0]
				dma_desc->buf = ep->dma_addr;
 800d8c6:	683b      	ldr	r3, [r7, #0]
 800d8c8:	689a      	ldr	r2, [r3, #8]
 800d8ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8cc:	605a      	str	r2, [r3, #4]
				dma_desc->status.b.bs = BS_HOST_READY;
 800d8ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d8d0:	78d3      	ldrb	r3, [r2, #3]
 800d8d2:	f36f 1387 	bfc	r3, #6, #2
 800d8d6:	70d3      	strb	r3, [r2, #3]

				/** DIEPDMA0 Register write */
				DWC_WRITE_REG32(&in_regs->diepdma,
 800d8d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8da:	f103 0214 	add.w	r2, r3, #20
						core_if->
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	689b      	ldr	r3, [r3, #8]
				dma_desc->status.b.bytes = ep->xfer_len;
				dma_desc->buf = ep->dma_addr;
				dma_desc->status.b.bs = BS_HOST_READY;

				/** DIEPDMA0 Register write */
				DWC_WRITE_REG32(&in_regs->diepdma,
 800d8e2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800d8e6:	4610      	mov	r0, r2
 800d8e8:	4619      	mov	r1, r3
 800d8ea:	f7fa f9b7 	bl	8007c5c <DWC_WRITE_REG32>
 800d8ee:	e007      	b.n	800d900 <dwc_otg_ep0_start_transfer+0x210>
						core_if->
						dev_if->dma_in_desc_addr);
			}
		} else {
			DWC_WRITE_REG32(&in_regs->dieptsiz, deptsiz.d32);
 800d8f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8f2:	f103 0210 	add.w	r2, r3, #16
 800d8f6:	697b      	ldr	r3, [r7, #20]
 800d8f8:	4610      	mov	r0, r2
 800d8fa:	4619      	mov	r1, r3
 800d8fc:	f7fa f9ae 	bl	8007c5c <DWC_WRITE_REG32>
		}

		/* EP enable, IN data in FIFO */
		depctl.b.cnak = 1;
 800d900:	69fb      	ldr	r3, [r7, #28]
 800d902:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d906:	61fb      	str	r3, [r7, #28]
		depctl.b.epena = 1;
 800d908:	69fb      	ldr	r3, [r7, #28]
 800d90a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d90e:	61fb      	str	r3, [r7, #28]
		DWC_WRITE_REG32(&in_regs->diepctl, depctl.d32);
 800d910:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d912:	69fb      	ldr	r3, [r7, #28]
 800d914:	4610      	mov	r0, r2
 800d916:	4619      	mov	r1, r3
 800d918:	f7fa f9a0 	bl	8007c5c <DWC_WRITE_REG32>

		/**
		 * Enable the Non-Periodic Tx FIFO empty interrupt, the
		 * data will be written into the fifo by the ISR.
		 */
		if (!core_if->dma_enable) {
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800d922:	2b00      	cmp	r3, #0
 800d924:	f040 80bc 	bne.w	800daa0 <dwc_otg_ep0_start_transfer+0x3b0>
			if (core_if->en_multiple_tx_fifo == 0) {
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d10f      	bne.n	800d952 <dwc_otg_ep0_start_transfer+0x262>
				intr_mask.b.nptxfempty = 1;
 800d932:	693b      	ldr	r3, [r7, #16]
 800d934:	f043 0320 	orr.w	r3, r3, #32
 800d938:	613b      	str	r3, [r7, #16]
				DWC_MODIFY_REG32(&core_if->
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	685b      	ldr	r3, [r3, #4]
 800d93e:	f103 0118 	add.w	r1, r3, #24
 800d942:	693a      	ldr	r2, [r7, #16]
 800d944:	693b      	ldr	r3, [r7, #16]
 800d946:	4608      	mov	r0, r1
 800d948:	4611      	mov	r1, r2
 800d94a:	461a      	mov	r2, r3
 800d94c:	f7fa f994 	bl	8007c78 <DWC_MODIFY_REG32>
 800d950:	e0a6      	b.n	800daa0 <dwc_otg_ep0_start_transfer+0x3b0>
						 core_global_regs->gintmsk,
						 intr_mask.d32, intr_mask.d32);
			} else {
				/* Enable the Tx FIFO Empty Interrupt for this EP */
				if (ep->xfer_len > 0) {
 800d952:	683b      	ldr	r3, [r7, #0]
 800d954:	69db      	ldr	r3, [r3, #28]
 800d956:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	f340 80a0 	ble.w	800daa0 <dwc_otg_ep0_start_transfer+0x3b0>
					uint32_t fifoemptymsk = 0;
 800d960:	f04f 0300 	mov.w	r3, #0
 800d964:	627b      	str	r3, [r7, #36]	; 0x24
					fifoemptymsk |= 1 << ep->num;
 800d966:	683b      	ldr	r3, [r7, #0]
 800d968:	781b      	ldrb	r3, [r3, #0]
 800d96a:	f04f 0201 	mov.w	r2, #1
 800d96e:	fa02 f303 	lsl.w	r3, r2, r3
 800d972:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d974:	4313      	orrs	r3, r2
 800d976:	627b      	str	r3, [r7, #36]	; 0x24
					DWC_MODIFY_REG32(&core_if->
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	689b      	ldr	r3, [r3, #8]
							 dev_if->dev_global_regs->dtknqr4_fifoemptymsk,
 800d97c:	681b      	ldr	r3, [r3, #0]
			} else {
				/* Enable the Tx FIFO Empty Interrupt for this EP */
				if (ep->xfer_len > 0) {
					uint32_t fifoemptymsk = 0;
					fifoemptymsk |= 1 << ep->num;
					DWC_MODIFY_REG32(&core_if->
 800d97e:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800d982:	4618      	mov	r0, r3
 800d984:	f04f 0100 	mov.w	r1, #0
 800d988:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d98a:	f7fa f975 	bl	8007c78 <DWC_MODIFY_REG32>
 800d98e:	e087      	b.n	800daa0 <dwc_otg_ep0_start_transfer+0x3b0>
			}
		}
	} else {
		/* OUT endpoint */
		dwc_otg_dev_out_ep_regs_t *out_regs =
		    core_if->dev_if->out_ep_regs[0];
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	689b      	ldr	r3, [r3, #8]
				}
			}
		}
	} else {
		/* OUT endpoint */
		dwc_otg_dev_out_ep_regs_t *out_regs =
 800d994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d996:	623b      	str	r3, [r7, #32]
		    core_if->dev_if->out_ep_regs[0];

		depctl.d32 = DWC_READ_REG32(&out_regs->doepctl);
 800d998:	6a3b      	ldr	r3, [r7, #32]
 800d99a:	4618      	mov	r0, r3
 800d99c:	f7fa f952 	bl	8007c44 <DWC_READ_REG32>
 800d9a0:	4603      	mov	r3, r0
 800d9a2:	61fb      	str	r3, [r7, #28]
		deptsiz.d32 = DWC_READ_REG32(&out_regs->doeptsiz);
 800d9a4:	6a3b      	ldr	r3, [r7, #32]
 800d9a6:	f103 0310 	add.w	r3, r3, #16
 800d9aa:	4618      	mov	r0, r3
 800d9ac:	f7fa f94a 	bl	8007c44 <DWC_READ_REG32>
 800d9b0:	4603      	mov	r3, r0
 800d9b2:	617b      	str	r3, [r7, #20]

		/* Program the transfer size and packet count as follows:
		 *      xfersize = N * (maxpacket + 4 - (maxpacket % 4))
		 *      pktcnt = N                                                                                      */
		/* Zero Length Packet */
		deptsiz.b.xfersize = ep->maxpacket;
 800d9b4:	683b      	ldr	r3, [r7, #0]
 800d9b6:	885b      	ldrh	r3, [r3, #2]
 800d9b8:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800d9bc:	b29b      	uxth	r3, r3
 800d9be:	b2db      	uxtb	r3, r3
 800d9c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d9c4:	b2da      	uxtb	r2, r3
 800d9c6:	7d3b      	ldrb	r3, [r7, #20]
 800d9c8:	f362 0306 	bfi	r3, r2, #0, #7
 800d9cc:	753b      	strb	r3, [r7, #20]
		deptsiz.b.pktcnt = 1;
 800d9ce:	7dbb      	ldrb	r3, [r7, #22]
 800d9d0:	f04f 0201 	mov.w	r2, #1
 800d9d4:	f362 03c4 	bfi	r3, r2, #3, #2
 800d9d8:	75bb      	strb	r3, [r7, #22]

		DWC_DEBUGPL(DBG_PCDV, "len=%d  xfersize=%d pktcnt=%d\n",
			    ep->xfer_len, deptsiz.b.xfersize, deptsiz.b.pktcnt);

		if (core_if->dma_enable) {
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d047      	beq.n	800da74 <dwc_otg_ep0_start_transfer+0x384>
			if (!core_if->dma_desc_enable) {
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d111      	bne.n	800da12 <dwc_otg_ep0_start_transfer+0x322>
				DWC_WRITE_REG32(&out_regs->doeptsiz,
 800d9ee:	6a3b      	ldr	r3, [r7, #32]
 800d9f0:	f103 0210 	add.w	r2, r3, #16
 800d9f4:	697b      	ldr	r3, [r7, #20]
 800d9f6:	4610      	mov	r0, r2
 800d9f8:	4619      	mov	r1, r3
 800d9fa:	f7fa f92f 	bl	8007c5c <DWC_WRITE_REG32>
						deptsiz.d32);

				DWC_WRITE_REG32(&(out_regs->doepdma),
 800d9fe:	6a3b      	ldr	r3, [r7, #32]
 800da00:	f103 0214 	add.w	r2, r3, #20
						(uint32_t) ep->dma_addr);
 800da04:	683b      	ldr	r3, [r7, #0]
		if (core_if->dma_enable) {
			if (!core_if->dma_desc_enable) {
				DWC_WRITE_REG32(&out_regs->doeptsiz,
						deptsiz.d32);

				DWC_WRITE_REG32(&(out_regs->doepdma),
 800da06:	689b      	ldr	r3, [r3, #8]
 800da08:	4610      	mov	r0, r2
 800da0a:	4619      	mov	r1, r3
 800da0c:	f7fa f926 	bl	8007c5c <DWC_WRITE_REG32>
 800da10:	e038      	b.n	800da84 <dwc_otg_ep0_start_transfer+0x394>
						(uint32_t) ep->dma_addr);
			} else {
				dma_desc = core_if->dev_if->out_desc_addr;
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	689b      	ldr	r3, [r3, #8]
 800da16:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800da1a:	62bb      	str	r3, [r7, #40]	; 0x28

				/** DMA Descriptor Setup */
				dma_desc->status.b.bs = BS_HOST_BUSY;
 800da1c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800da1e:	78d3      	ldrb	r3, [r2, #3]
 800da20:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800da24:	70d3      	strb	r3, [r2, #3]
				dma_desc->status.b.l = 1;
 800da26:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800da28:	78d3      	ldrb	r3, [r2, #3]
 800da2a:	f043 0308 	orr.w	r3, r3, #8
 800da2e:	70d3      	strb	r3, [r2, #3]
				dma_desc->status.b.ioc = 1;
 800da30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800da32:	78d3      	ldrb	r3, [r2, #3]
 800da34:	f043 0302 	orr.w	r3, r3, #2
 800da38:	70d3      	strb	r3, [r2, #3]
				dma_desc->status.b.bytes = ep->maxpacket;
 800da3a:	683b      	ldr	r3, [r7, #0]
 800da3c:	885b      	ldrh	r3, [r3, #2]
 800da3e:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800da42:	b29b      	uxth	r3, r3
 800da44:	461a      	mov	r2, r3
 800da46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da48:	801a      	strh	r2, [r3, #0]
				dma_desc->buf = ep->dma_addr;
 800da4a:	683b      	ldr	r3, [r7, #0]
 800da4c:	689a      	ldr	r2, [r3, #8]
 800da4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da50:	605a      	str	r2, [r3, #4]
				dma_desc->status.b.bs = BS_HOST_READY;
 800da52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800da54:	78d3      	ldrb	r3, [r2, #3]
 800da56:	f36f 1387 	bfc	r3, #6, #2
 800da5a:	70d3      	strb	r3, [r2, #3]

				/** DOEPDMA0 Register write */
				DWC_WRITE_REG32(&out_regs->doepdma,
 800da5c:	6a3b      	ldr	r3, [r7, #32]
 800da5e:	f103 0214 	add.w	r2, r3, #20
						core_if->
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	689b      	ldr	r3, [r3, #8]
				dma_desc->status.b.bytes = ep->maxpacket;
				dma_desc->buf = ep->dma_addr;
				dma_desc->status.b.bs = BS_HOST_READY;

				/** DOEPDMA0 Register write */
				DWC_WRITE_REG32(&out_regs->doepdma,
 800da66:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800da6a:	4610      	mov	r0, r2
 800da6c:	4619      	mov	r1, r3
 800da6e:	f7fa f8f5 	bl	8007c5c <DWC_WRITE_REG32>
 800da72:	e007      	b.n	800da84 <dwc_otg_ep0_start_transfer+0x394>
						core_if->
						dev_if->dma_out_desc_addr);
			}
		} else {
			DWC_WRITE_REG32(&out_regs->doeptsiz, deptsiz.d32);
 800da74:	6a3b      	ldr	r3, [r7, #32]
 800da76:	f103 0210 	add.w	r2, r3, #16
 800da7a:	697b      	ldr	r3, [r7, #20]
 800da7c:	4610      	mov	r0, r2
 800da7e:	4619      	mov	r1, r3
 800da80:	f7fa f8ec 	bl	8007c5c <DWC_WRITE_REG32>
		}

		/* EP enable */
		depctl.b.cnak = 1;
 800da84:	69fb      	ldr	r3, [r7, #28]
 800da86:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800da8a:	61fb      	str	r3, [r7, #28]
		depctl.b.epena = 1;
 800da8c:	69fb      	ldr	r3, [r7, #28]
 800da8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800da92:	61fb      	str	r3, [r7, #28]
		DWC_WRITE_REG32(&(out_regs->doepctl), depctl.d32);
 800da94:	6a3a      	ldr	r2, [r7, #32]
 800da96:	69fb      	ldr	r3, [r7, #28]
 800da98:	4610      	mov	r0, r2
 800da9a:	4619      	mov	r1, r3
 800da9c:	f7fa f8de 	bl	8007c5c <DWC_WRITE_REG32>
	}
}
 800daa0:	f107 0730 	add.w	r7, r7, #48	; 0x30
 800daa4:	46bd      	mov	sp, r7
 800daa6:	bd80      	pop	{r7, pc}

0800daa8 <dwc_otg_ep0_continue_transfer>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP0 data.
 */
void dwc_otg_ep0_continue_transfer(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800daa8:	b580      	push	{r7, lr}
 800daaa:	b08a      	sub	sp, #40	; 0x28
 800daac:	af00      	add	r7, sp, #0
 800daae:	6078      	str	r0, [r7, #4]
 800dab0:	6039      	str	r1, [r7, #0]
	depctl_data_t depctl;
	deptsiz0_data_t deptsiz;

	gintmsk_data_t intr_mask = {.d32 = 0 };
 800dab2:	f04f 0300 	mov.w	r3, #0
 800dab6:	60bb      	str	r3, [r7, #8]

	dwc_otg_dev_dma_desc_t *dma_desc;

	if (ep->is_in == 1) {
 800dab8:	683b      	ldr	r3, [r7, #0]
 800daba:	785b      	ldrb	r3, [r3, #1]
 800dabc:	f003 0301 	and.w	r3, r3, #1
 800dac0:	b2db      	uxtb	r3, r3
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	f000 8127 	beq.w	800dd16 <dwc_otg_ep0_continue_transfer+0x26e>
		dwc_otg_dev_in_ep_regs_t *in_regs =
		    core_if->dev_if->in_ep_regs[0];
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	689b      	ldr	r3, [r3, #8]
	gintmsk_data_t intr_mask = {.d32 = 0 };

	dwc_otg_dev_dma_desc_t *dma_desc;

	if (ep->is_in == 1) {
		dwc_otg_dev_in_ep_regs_t *in_regs =
 800dacc:	685b      	ldr	r3, [r3, #4]
 800dace:	627b      	str	r3, [r7, #36]	; 0x24
		    DWC_READ_REG32(&core_if->core_global_regs->gnptxsts);
#endif
		/** @todo Should there be check for room in the Tx
		 * Status Queue.  If not remove the code above this comment. */

		depctl.d32 = DWC_READ_REG32(&in_regs->diepctl);
 800dad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dad2:	4618      	mov	r0, r3
 800dad4:	f7fa f8b6 	bl	8007c44 <DWC_READ_REG32>
 800dad8:	4603      	mov	r3, r0
 800dada:	617b      	str	r3, [r7, #20]
		deptsiz.d32 = DWC_READ_REG32(&in_regs->dieptsiz);
 800dadc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dade:	f103 0310 	add.w	r3, r3, #16
 800dae2:	4618      	mov	r0, r3
 800dae4:	f7fa f8ae 	bl	8007c44 <DWC_READ_REG32>
 800dae8:	4603      	mov	r3, r0
 800daea:	60fb      	str	r3, [r7, #12]
		 *      as follows: xfersize = N * maxpacket +
		 *      short_packet pktcnt = N + (short_packet
		 *      exist ? 1 : 0) 
		 */

		if (core_if->dma_desc_enable == 0) {
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d150      	bne.n	800db98 <dwc_otg_ep0_continue_transfer+0xf0>
			deptsiz.b.xfersize =
			    (ep->total_len - ep->xfer_count) >
			    ep->maxpacket ? ep->maxpacket : (ep->total_len -
 800daf6:	683b      	ldr	r3, [r7, #0]
 800daf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dafa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800dafe:	461a      	mov	r2, r3
							     ep->xfer_count);
 800db00:	683b      	ldr	r3, [r7, #0]
 800db02:	6a1b      	ldr	r3, [r3, #32]
 800db04:	f3c3 0312 	ubfx	r3, r3, #0, #19
		 */

		if (core_if->dma_desc_enable == 0) {
			deptsiz.b.xfersize =
			    (ep->total_len - ep->xfer_count) >
			    ep->maxpacket ? ep->maxpacket : (ep->total_len -
 800db08:	1ad2      	subs	r2, r2, r3
 800db0a:	683b      	ldr	r3, [r7, #0]
 800db0c:	885b      	ldrh	r3, [r3, #2]
 800db0e:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800db12:	b29b      	uxth	r3, r3
 800db14:	429a      	cmp	r2, r3
 800db16:	bfb8      	it	lt
 800db18:	4613      	movlt	r3, r2
		 *      short_packet pktcnt = N + (short_packet
		 *      exist ? 1 : 0) 
		 */

		if (core_if->dma_desc_enable == 0) {
			deptsiz.b.xfersize =
 800db1a:	b2db      	uxtb	r3, r3
 800db1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800db20:	b2da      	uxtb	r2, r3
 800db22:	7b3b      	ldrb	r3, [r7, #12]
 800db24:	f362 0306 	bfi	r3, r2, #0, #7
 800db28:	733b      	strb	r3, [r7, #12]
			    (ep->total_len - ep->xfer_count) >
			    ep->maxpacket ? ep->maxpacket : (ep->total_len -
							     ep->xfer_count);
			deptsiz.b.pktcnt = 1;
 800db2a:	7bbb      	ldrb	r3, [r7, #14]
 800db2c:	f04f 0201 	mov.w	r2, #1
 800db30:	f362 03c4 	bfi	r3, r2, #3, #2
 800db34:	73bb      	strb	r3, [r7, #14]
			if (core_if->dma_enable == 0) {
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d113      	bne.n	800db68 <dwc_otg_ep0_continue_transfer+0xc0>
				ep->xfer_len += deptsiz.b.xfersize;
 800db40:	683b      	ldr	r3, [r7, #0]
 800db42:	69db      	ldr	r3, [r3, #28]
 800db44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800db48:	461a      	mov	r2, r3
 800db4a:	7b3b      	ldrb	r3, [r7, #12]
 800db4c:	f3c3 0306 	ubfx	r3, r3, #0, #7
 800db50:	b2db      	uxtb	r3, r3
 800db52:	18d3      	adds	r3, r2, r3
 800db54:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800db58:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800db5c:	6839      	ldr	r1, [r7, #0]
 800db5e:	69cb      	ldr	r3, [r1, #28]
 800db60:	f362 0312 	bfi	r3, r2, #0, #19
 800db64:	61cb      	str	r3, [r1, #28]
 800db66:	e00e      	b.n	800db86 <dwc_otg_ep0_continue_transfer+0xde>
			} else {
				ep->xfer_len = deptsiz.b.xfersize;
 800db68:	7b3b      	ldrb	r3, [r7, #12]
 800db6a:	f3c3 0306 	ubfx	r3, r3, #0, #7
 800db6e:	b2db      	uxtb	r3, r3
 800db70:	461a      	mov	r2, r3
 800db72:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
 800db76:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 800db7a:	461a      	mov	r2, r3
 800db7c:	6839      	ldr	r1, [r7, #0]
 800db7e:	69cb      	ldr	r3, [r1, #28]
 800db80:	f362 0312 	bfi	r3, r2, #0, #19
 800db84:	61cb      	str	r3, [r1, #28]
			}
			DWC_WRITE_REG32(&in_regs->dieptsiz, deptsiz.d32);
 800db86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db88:	f103 0210 	add.w	r2, r3, #16
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	4610      	mov	r0, r2
 800db90:	4619      	mov	r1, r3
 800db92:	f7fa f863 	bl	8007c5c <DWC_WRITE_REG32>
 800db96:	e060      	b.n	800dc5a <dwc_otg_ep0_continue_transfer+0x1b2>
		} else {
			ep->xfer_len =
			    (ep->total_len - ep->xfer_count) >
			    ep->maxpacket ? ep->maxpacket : (ep->total_len -
 800db98:	683b      	ldr	r3, [r7, #0]
 800db9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800dba0:	461a      	mov	r2, r3
							     ep->xfer_count);
 800dba2:	683b      	ldr	r3, [r7, #0]
 800dba4:	6a1b      	ldr	r3, [r3, #32]
 800dba6:	f3c3 0312 	ubfx	r3, r3, #0, #19
			}
			DWC_WRITE_REG32(&in_regs->dieptsiz, deptsiz.d32);
		} else {
			ep->xfer_len =
			    (ep->total_len - ep->xfer_count) >
			    ep->maxpacket ? ep->maxpacket : (ep->total_len -
 800dbaa:	1ad2      	subs	r2, r2, r3
 800dbac:	683b      	ldr	r3, [r7, #0]
 800dbae:	885b      	ldrh	r3, [r3, #2]
 800dbb0:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800dbb4:	b29b      	uxth	r3, r3
 800dbb6:	429a      	cmp	r2, r3
 800dbb8:	bfb8      	it	lt
 800dbba:	4613      	movlt	r3, r2
			} else {
				ep->xfer_len = deptsiz.b.xfersize;
			}
			DWC_WRITE_REG32(&in_regs->dieptsiz, deptsiz.d32);
		} else {
			ep->xfer_len =
 800dbbc:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800dbc0:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800dbc4:	6839      	ldr	r1, [r7, #0]
 800dbc6:	69cb      	ldr	r3, [r1, #28]
 800dbc8:	f362 0312 	bfi	r3, r2, #0, #19
 800dbcc:	61cb      	str	r3, [r1, #28]
			    (ep->total_len - ep->xfer_count) >
			    ep->maxpacket ? ep->maxpacket : (ep->total_len -
							     ep->xfer_count);

			dma_desc = core_if->dev_if->in_desc_addr;
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	689b      	ldr	r3, [r3, #8]
 800dbd2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800dbd6:	623b      	str	r3, [r7, #32]

			/** DMA Descriptor Setup */
			dma_desc->status.b.bs = BS_HOST_BUSY;
 800dbd8:	6a3a      	ldr	r2, [r7, #32]
 800dbda:	78d3      	ldrb	r3, [r2, #3]
 800dbdc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800dbe0:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.l = 1;
 800dbe2:	6a3a      	ldr	r2, [r7, #32]
 800dbe4:	78d3      	ldrb	r3, [r2, #3]
 800dbe6:	f043 0308 	orr.w	r3, r3, #8
 800dbea:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.ioc = 1;
 800dbec:	6a3a      	ldr	r2, [r7, #32]
 800dbee:	78d3      	ldrb	r3, [r2, #3]
 800dbf0:	f043 0302 	orr.w	r3, r3, #2
 800dbf4:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.sp =
			    (ep->xfer_len == ep->maxpacket) ? 0 : 1;
 800dbf6:	683b      	ldr	r3, [r7, #0]
 800dbf8:	69db      	ldr	r3, [r3, #28]
 800dbfa:	f3c3 0212 	ubfx	r2, r3, #0, #19
 800dbfe:	683b      	ldr	r3, [r7, #0]
 800dc00:	885b      	ldrh	r3, [r3, #2]
 800dc02:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800dc06:	b29b      	uxth	r3, r3
 800dc08:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800dc0c:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 800dc10:	429a      	cmp	r2, r3
 800dc12:	bf0c      	ite	eq
 800dc14:	2300      	moveq	r3, #0
 800dc16:	2301      	movne	r3, #1
 800dc18:	b2d9      	uxtb	r1, r3

			/** DMA Descriptor Setup */
			dma_desc->status.b.bs = BS_HOST_BUSY;
			dma_desc->status.b.l = 1;
			dma_desc->status.b.ioc = 1;
			dma_desc->status.b.sp =
 800dc1a:	6a3a      	ldr	r2, [r7, #32]
 800dc1c:	78d3      	ldrb	r3, [r2, #3]
 800dc1e:	f361 0382 	bfi	r3, r1, #2, #1
 800dc22:	70d3      	strb	r3, [r2, #3]
			    (ep->xfer_len == ep->maxpacket) ? 0 : 1;
			dma_desc->status.b.bytes = ep->xfer_len;
 800dc24:	683b      	ldr	r3, [r7, #0]
 800dc26:	69db      	ldr	r3, [r3, #28]
 800dc28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800dc2c:	b29a      	uxth	r2, r3
 800dc2e:	6a3b      	ldr	r3, [r7, #32]
 800dc30:	801a      	strh	r2, [r3, #0]
			dma_desc->buf = ep->dma_addr;
 800dc32:	683b      	ldr	r3, [r7, #0]
 800dc34:	689a      	ldr	r2, [r3, #8]
 800dc36:	6a3b      	ldr	r3, [r7, #32]
 800dc38:	605a      	str	r2, [r3, #4]
			dma_desc->status.b.bs = BS_HOST_READY;
 800dc3a:	6a3a      	ldr	r2, [r7, #32]
 800dc3c:	78d3      	ldrb	r3, [r2, #3]
 800dc3e:	f36f 1387 	bfc	r3, #6, #2
 800dc42:	70d3      	strb	r3, [r2, #3]

			/** DIEPDMA0 Register write */
			DWC_WRITE_REG32(&in_regs->diepdma,
 800dc44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc46:	f103 0214 	add.w	r2, r3, #20
					core_if->dev_if->dma_in_desc_addr);
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	689b      	ldr	r3, [r3, #8]
			dma_desc->status.b.bytes = ep->xfer_len;
			dma_desc->buf = ep->dma_addr;
			dma_desc->status.b.bs = BS_HOST_READY;

			/** DIEPDMA0 Register write */
			DWC_WRITE_REG32(&in_regs->diepdma,
 800dc4e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800dc52:	4610      	mov	r0, r2
 800dc54:	4619      	mov	r1, r3
 800dc56:	f7fa f801 	bl	8007c5c <DWC_WRITE_REG32>
			    "IN len=%d  xfersize=%d pktcnt=%d [%08x]\n",
			    ep->xfer_len, deptsiz.b.xfersize, deptsiz.b.pktcnt,
			    deptsiz.d32);

		/* Write the DMA register */
		if (core_if->hwcfg2.b.architecture == DWC_INT_DMA_ARCH) {
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800dc60:	f003 0318 	and.w	r3, r3, #24
 800dc64:	b2db      	uxtb	r3, r3
 800dc66:	2b10      	cmp	r3, #16
 800dc68:	d10d      	bne.n	800dc86 <dwc_otg_ep0_continue_transfer+0x1de>
			if (core_if->dma_desc_enable == 0)
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d108      	bne.n	800dc86 <dwc_otg_ep0_continue_transfer+0x1de>
				DWC_WRITE_REG32(&(in_regs->diepdma),
 800dc74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc76:	f103 0214 	add.w	r2, r3, #20
						(uint32_t) ep->dma_addr);
 800dc7a:	683b      	ldr	r3, [r7, #0]
			    deptsiz.d32);

		/* Write the DMA register */
		if (core_if->hwcfg2.b.architecture == DWC_INT_DMA_ARCH) {
			if (core_if->dma_desc_enable == 0)
				DWC_WRITE_REG32(&(in_regs->diepdma),
 800dc7c:	689b      	ldr	r3, [r3, #8]
 800dc7e:	4610      	mov	r0, r2
 800dc80:	4619      	mov	r1, r3
 800dc82:	f7f9 ffeb 	bl	8007c5c <DWC_WRITE_REG32>
						(uint32_t) ep->dma_addr);
		}

		/* EP enable, IN data in FIFO */
		depctl.b.cnak = 1;
 800dc86:	697b      	ldr	r3, [r7, #20]
 800dc88:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800dc8c:	617b      	str	r3, [r7, #20]
		depctl.b.epena = 1;
 800dc8e:	697b      	ldr	r3, [r7, #20]
 800dc90:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800dc94:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(&in_regs->diepctl, depctl.d32);
 800dc96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dc98:	697b      	ldr	r3, [r7, #20]
 800dc9a:	4610      	mov	r0, r2
 800dc9c:	4619      	mov	r1, r3
 800dc9e:	f7f9 ffdd 	bl	8007c5c <DWC_WRITE_REG32>

		/**
		 * Enable the Non-Periodic Tx FIFO empty interrupt, the
		 * data will be written into the fifo by the ISR.
		 */
		if (!core_if->dma_enable) {
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	f040 80bb 	bne.w	800de24 <dwc_otg_ep0_continue_transfer+0x37c>
			if (core_if->en_multiple_tx_fifo == 0) {
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800dcb4:	2b00      	cmp	r3, #0
 800dcb6:	d10f      	bne.n	800dcd8 <dwc_otg_ep0_continue_transfer+0x230>
				/* First clear it from GINTSTS */
				intr_mask.b.nptxfempty = 1;
 800dcb8:	68bb      	ldr	r3, [r7, #8]
 800dcba:	f043 0320 	orr.w	r3, r3, #32
 800dcbe:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	685b      	ldr	r3, [r3, #4]
 800dcc4:	f103 0118 	add.w	r1, r3, #24
 800dcc8:	68ba      	ldr	r2, [r7, #8]
 800dcca:	68bb      	ldr	r3, [r7, #8]
 800dccc:	4608      	mov	r0, r1
 800dcce:	4611      	mov	r1, r2
 800dcd0:	461a      	mov	r2, r3
 800dcd2:	f7f9 ffd1 	bl	8007c78 <DWC_MODIFY_REG32>
 800dcd6:	e0a5      	b.n	800de24 <dwc_otg_ep0_continue_transfer+0x37c>
						 core_global_regs->gintmsk,
						 intr_mask.d32, intr_mask.d32);

			} else {
				/* Enable the Tx FIFO Empty Interrupt for this EP */
				if (ep->xfer_len > 0) {
 800dcd8:	683b      	ldr	r3, [r7, #0]
 800dcda:	69db      	ldr	r3, [r3, #28]
 800dcdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	f340 809f 	ble.w	800de24 <dwc_otg_ep0_continue_transfer+0x37c>
					uint32_t fifoemptymsk = 0;
 800dce6:	f04f 0300 	mov.w	r3, #0
 800dcea:	61fb      	str	r3, [r7, #28]
					fifoemptymsk |= 1 << ep->num;
 800dcec:	683b      	ldr	r3, [r7, #0]
 800dcee:	781b      	ldrb	r3, [r3, #0]
 800dcf0:	f04f 0201 	mov.w	r2, #1
 800dcf4:	fa02 f303 	lsl.w	r3, r2, r3
 800dcf8:	69fa      	ldr	r2, [r7, #28]
 800dcfa:	4313      	orrs	r3, r2
 800dcfc:	61fb      	str	r3, [r7, #28]
					DWC_MODIFY_REG32(&core_if->
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	689b      	ldr	r3, [r3, #8]
							 dev_if->dev_global_regs->dtknqr4_fifoemptymsk,
 800dd02:	681b      	ldr	r3, [r3, #0]
			} else {
				/* Enable the Tx FIFO Empty Interrupt for this EP */
				if (ep->xfer_len > 0) {
					uint32_t fifoemptymsk = 0;
					fifoemptymsk |= 1 << ep->num;
					DWC_MODIFY_REG32(&core_if->
 800dd04:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800dd08:	4618      	mov	r0, r3
 800dd0a:	f04f 0100 	mov.w	r1, #0
 800dd0e:	69fa      	ldr	r2, [r7, #28]
 800dd10:	f7f9 ffb2 	bl	8007c78 <DWC_MODIFY_REG32>
 800dd14:	e086      	b.n	800de24 <dwc_otg_ep0_continue_transfer+0x37c>
				}
			}
		}
	} else {
		dwc_otg_dev_out_ep_regs_t *out_regs =
		    core_if->dev_if->out_ep_regs[0];
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	689b      	ldr	r3, [r3, #8]
							 0, fifoemptymsk);
				}
			}
		}
	} else {
		dwc_otg_dev_out_ep_regs_t *out_regs =
 800dd1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd1c:	61bb      	str	r3, [r7, #24]
		    core_if->dev_if->out_ep_regs[0];

		depctl.d32 = DWC_READ_REG32(&out_regs->doepctl);
 800dd1e:	69bb      	ldr	r3, [r7, #24]
 800dd20:	4618      	mov	r0, r3
 800dd22:	f7f9 ff8f 	bl	8007c44 <DWC_READ_REG32>
 800dd26:	4603      	mov	r3, r0
 800dd28:	617b      	str	r3, [r7, #20]
		deptsiz.d32 = DWC_READ_REG32(&out_regs->doeptsiz);
 800dd2a:	69bb      	ldr	r3, [r7, #24]
 800dd2c:	f103 0310 	add.w	r3, r3, #16
 800dd30:	4618      	mov	r0, r3
 800dd32:	f7f9 ff87 	bl	8007c44 <DWC_READ_REG32>
 800dd36:	4603      	mov	r3, r0
 800dd38:	60fb      	str	r3, [r7, #12]
		/* Program the transfer size and packet count
		 *      as follows: xfersize = N * maxpacket +
		 *      short_packet pktcnt = N + (short_packet
		 *      exist ? 1 : 0) 
		 */
		deptsiz.b.xfersize = ep->maxpacket;
 800dd3a:	683b      	ldr	r3, [r7, #0]
 800dd3c:	885b      	ldrh	r3, [r3, #2]
 800dd3e:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800dd42:	b29b      	uxth	r3, r3
 800dd44:	b2db      	uxtb	r3, r3
 800dd46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dd4a:	b2da      	uxtb	r2, r3
 800dd4c:	7b3b      	ldrb	r3, [r7, #12]
 800dd4e:	f362 0306 	bfi	r3, r2, #0, #7
 800dd52:	733b      	strb	r3, [r7, #12]
		deptsiz.b.pktcnt = 1;
 800dd54:	7bbb      	ldrb	r3, [r7, #14]
 800dd56:	f04f 0201 	mov.w	r2, #1
 800dd5a:	f362 03c4 	bfi	r3, r2, #3, #2
 800dd5e:	73bb      	strb	r3, [r7, #14]

		if (core_if->dma_desc_enable == 0) {
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d108      	bne.n	800dd7c <dwc_otg_ep0_continue_transfer+0x2d4>
			DWC_WRITE_REG32(&out_regs->doeptsiz, deptsiz.d32);
 800dd6a:	69bb      	ldr	r3, [r7, #24]
 800dd6c:	f103 0210 	add.w	r2, r3, #16
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	4610      	mov	r0, r2
 800dd74:	4619      	mov	r1, r3
 800dd76:	f7f9 ff71 	bl	8007c5c <DWC_WRITE_REG32>
 800dd7a:	e02f      	b.n	800dddc <dwc_otg_ep0_continue_transfer+0x334>
		} else {
			dma_desc = core_if->dev_if->out_desc_addr;
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	689b      	ldr	r3, [r3, #8]
 800dd80:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800dd84:	623b      	str	r3, [r7, #32]

			/** DMA Descriptor Setup */
			dma_desc->status.b.bs = BS_HOST_BUSY;
 800dd86:	6a3a      	ldr	r2, [r7, #32]
 800dd88:	78d3      	ldrb	r3, [r2, #3]
 800dd8a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800dd8e:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.l = 1;
 800dd90:	6a3a      	ldr	r2, [r7, #32]
 800dd92:	78d3      	ldrb	r3, [r2, #3]
 800dd94:	f043 0308 	orr.w	r3, r3, #8
 800dd98:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.ioc = 1;
 800dd9a:	6a3a      	ldr	r2, [r7, #32]
 800dd9c:	78d3      	ldrb	r3, [r2, #3]
 800dd9e:	f043 0302 	orr.w	r3, r3, #2
 800dda2:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.bytes = ep->maxpacket;
 800dda4:	683b      	ldr	r3, [r7, #0]
 800dda6:	885b      	ldrh	r3, [r3, #2]
 800dda8:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800ddac:	b29b      	uxth	r3, r3
 800ddae:	461a      	mov	r2, r3
 800ddb0:	6a3b      	ldr	r3, [r7, #32]
 800ddb2:	801a      	strh	r2, [r3, #0]
			dma_desc->buf = ep->dma_addr;
 800ddb4:	683b      	ldr	r3, [r7, #0]
 800ddb6:	689a      	ldr	r2, [r3, #8]
 800ddb8:	6a3b      	ldr	r3, [r7, #32]
 800ddba:	605a      	str	r2, [r3, #4]
			dma_desc->status.b.bs = BS_HOST_READY;
 800ddbc:	6a3a      	ldr	r2, [r7, #32]
 800ddbe:	78d3      	ldrb	r3, [r2, #3]
 800ddc0:	f36f 1387 	bfc	r3, #6, #2
 800ddc4:	70d3      	strb	r3, [r2, #3]

			/** DOEPDMA0 Register write */
			DWC_WRITE_REG32(&out_regs->doepdma,
 800ddc6:	69bb      	ldr	r3, [r7, #24]
 800ddc8:	f103 0214 	add.w	r2, r3, #20
					core_if->dev_if->dma_out_desc_addr);
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	689b      	ldr	r3, [r3, #8]
			dma_desc->status.b.bytes = ep->maxpacket;
			dma_desc->buf = ep->dma_addr;
			dma_desc->status.b.bs = BS_HOST_READY;

			/** DOEPDMA0 Register write */
			DWC_WRITE_REG32(&out_regs->doepdma,
 800ddd0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800ddd4:	4610      	mov	r0, r2
 800ddd6:	4619      	mov	r1, r3
 800ddd8:	f7f9 ff40 	bl	8007c5c <DWC_WRITE_REG32>
			    "IN len=%d  xfersize=%d pktcnt=%d [%08x]\n",
			    ep->xfer_len, deptsiz.b.xfersize, deptsiz.b.pktcnt,
			    deptsiz.d32);

		/* Write the DMA register */
		if (core_if->hwcfg2.b.architecture == DWC_INT_DMA_ARCH) {
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800dde2:	f003 0318 	and.w	r3, r3, #24
 800dde6:	b2db      	uxtb	r3, r3
 800dde8:	2b10      	cmp	r3, #16
 800ddea:	d10d      	bne.n	800de08 <dwc_otg_ep0_continue_transfer+0x360>
			if (core_if->dma_desc_enable == 0)
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d108      	bne.n	800de08 <dwc_otg_ep0_continue_transfer+0x360>
				DWC_WRITE_REG32(&(out_regs->doepdma),
 800ddf6:	69bb      	ldr	r3, [r7, #24]
 800ddf8:	f103 0214 	add.w	r2, r3, #20
						(uint32_t) ep->dma_addr);
 800ddfc:	683b      	ldr	r3, [r7, #0]
			    deptsiz.d32);

		/* Write the DMA register */
		if (core_if->hwcfg2.b.architecture == DWC_INT_DMA_ARCH) {
			if (core_if->dma_desc_enable == 0)
				DWC_WRITE_REG32(&(out_regs->doepdma),
 800ddfe:	689b      	ldr	r3, [r3, #8]
 800de00:	4610      	mov	r0, r2
 800de02:	4619      	mov	r1, r3
 800de04:	f7f9 ff2a 	bl	8007c5c <DWC_WRITE_REG32>
						(uint32_t) ep->dma_addr);
		}

		/* EP enable, IN data in FIFO */
		depctl.b.cnak = 1;
 800de08:	697b      	ldr	r3, [r7, #20]
 800de0a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800de0e:	617b      	str	r3, [r7, #20]
		depctl.b.epena = 1;
 800de10:	697b      	ldr	r3, [r7, #20]
 800de12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800de16:	617b      	str	r3, [r7, #20]
		DWC_WRITE_REG32(&out_regs->doepctl, depctl.d32);
 800de18:	69ba      	ldr	r2, [r7, #24]
 800de1a:	697b      	ldr	r3, [r7, #20]
 800de1c:	4610      	mov	r0, r2
 800de1e:	4619      	mov	r1, r3
 800de20:	f7f9 ff1c 	bl	8007c5c <DWC_WRITE_REG32>

	}
}
 800de24:	f107 0728 	add.w	r7, r7, #40	; 0x28
 800de28:	46bd      	mov	sp, r7
 800de2a:	bd80      	pop	{r7, pc}

0800de2c <dwc_otg_ep_write_packet>:
 * @param ep The EP to write packet for.
 * @param dma Indicates if DMA is being used.
 */
void dwc_otg_ep_write_packet(dwc_otg_core_if_t * core_if, dwc_ep_t * ep,
			     int dma)
{
 800de2c:	b580      	push	{r7, lr}
 800de2e:	b08a      	sub	sp, #40	; 0x28
 800de30:	af00      	add	r7, sp, #0
 800de32:	60f8      	str	r0, [r7, #12]
 800de34:	60b9      	str	r1, [r7, #8]
 800de36:	607a      	str	r2, [r7, #4]

	uint32_t i;
	uint32_t byte_count;
	uint32_t dword_count;
	uint32_t *fifo;
	uint32_t *data_buff = (uint32_t *) ep->xfer_buff;
 800de38:	68bb      	ldr	r3, [r7, #8]
 800de3a:	699b      	ldr	r3, [r3, #24]
 800de3c:	61fb      	str	r3, [r7, #28]

	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "%s(%p,%p)\n", __func__, core_if,
		    ep);
	if (ep->xfer_count >= ep->xfer_len) {
 800de3e:	68bb      	ldr	r3, [r7, #8]
 800de40:	6a1b      	ldr	r3, [r3, #32]
 800de42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800de46:	461a      	mov	r2, r3
 800de48:	68bb      	ldr	r3, [r7, #8]
 800de4a:	69db      	ldr	r3, [r3, #28]
 800de4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800de50:	429a      	cmp	r2, r3
 800de52:	da67      	bge.n	800df24 <dwc_otg_ep_write_packet+0xf8>
		DWC_WARN("%s() No data for EP%d!!!\n", __func__, ep->num);
		return;
	}

	/* Find the byte length of the packet either short packet or MPS */
	if ((ep->xfer_len - ep->xfer_count) < ep->maxpacket) {
 800de54:	68bb      	ldr	r3, [r7, #8]
 800de56:	69db      	ldr	r3, [r3, #28]
 800de58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800de5c:	461a      	mov	r2, r3
 800de5e:	68bb      	ldr	r3, [r7, #8]
 800de60:	6a1b      	ldr	r3, [r3, #32]
 800de62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800de66:	1ad2      	subs	r2, r2, r3
 800de68:	68bb      	ldr	r3, [r7, #8]
 800de6a:	885b      	ldrh	r3, [r3, #2]
 800de6c:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800de70:	b29b      	uxth	r3, r3
 800de72:	429a      	cmp	r2, r3
 800de74:	da0b      	bge.n	800de8e <dwc_otg_ep_write_packet+0x62>
		byte_count = ep->xfer_len - ep->xfer_count;
 800de76:	68bb      	ldr	r3, [r7, #8]
 800de78:	69db      	ldr	r3, [r3, #28]
 800de7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800de7e:	461a      	mov	r2, r3
 800de80:	68bb      	ldr	r3, [r7, #8]
 800de82:	6a1b      	ldr	r3, [r3, #32]
 800de84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800de88:	1ad3      	subs	r3, r2, r3
 800de8a:	623b      	str	r3, [r7, #32]
 800de8c:	e005      	b.n	800de9a <dwc_otg_ep_write_packet+0x6e>
	} else {
		byte_count = ep->maxpacket;
 800de8e:	68bb      	ldr	r3, [r7, #8]
 800de90:	885b      	ldrh	r3, [r3, #2]
 800de92:	f3c3 038a 	ubfx	r3, r3, #2, #11
 800de96:	b29b      	uxth	r3, r3
 800de98:	623b      	str	r3, [r7, #32]
	}
	
	/* Find the DWORD length, padded by extra bytes as neccessary if MPS
	 * is not a multiple of DWORD */
	dword_count = (byte_count + 3) / 4;
 800de9a:	6a3b      	ldr	r3, [r7, #32]
 800de9c:	f103 0303 	add.w	r3, r3, #3
 800dea0:	ea4f 0393 	mov.w	r3, r3, lsr #2
 800dea4:	61bb      	str	r3, [r7, #24]
#endif

	/**@todo NGS Where are the Periodic Tx FIFO addresses
	 * intialized?	What should this be? */

	fifo = core_if->data_fifo[ep->num];
 800dea6:	68bb      	ldr	r3, [r7, #8]
 800dea8:	781b      	ldrb	r3, [r3, #0]
 800deaa:	461a      	mov	r2, r3
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	f102 0208 	add.w	r2, r2, #8
 800deb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800deb6:	617b      	str	r3, [r7, #20]


	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "fifo=%p buff=%p *p=%08x bc=%d\n",
		    fifo, data_buff, *data_buff, byte_count);

	if (!dma) {
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	2b00      	cmp	r3, #0
 800debc:	d115      	bne.n	800deea <dwc_otg_ep_write_packet+0xbe>
		for (i = 0; i < dword_count; i++, data_buff++) {
 800debe:	f04f 0300 	mov.w	r3, #0
 800dec2:	627b      	str	r3, [r7, #36]	; 0x24
 800dec4:	e00d      	b.n	800dee2 <dwc_otg_ep_write_packet+0xb6>
			DWC_WRITE_REG32(fifo, *data_buff);
 800dec6:	69fb      	ldr	r3, [r7, #28]
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	6978      	ldr	r0, [r7, #20]
 800decc:	4619      	mov	r1, r3
 800dece:	f7f9 fec5 	bl	8007c5c <DWC_WRITE_REG32>

	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "fifo=%p buff=%p *p=%08x bc=%d\n",
		    fifo, data_buff, *data_buff, byte_count);

	if (!dma) {
		for (i = 0; i < dword_count; i++, data_buff++) {
 800ded2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ded4:	f103 0301 	add.w	r3, r3, #1
 800ded8:	627b      	str	r3, [r7, #36]	; 0x24
 800deda:	69fb      	ldr	r3, [r7, #28]
 800dedc:	f103 0304 	add.w	r3, r3, #4
 800dee0:	61fb      	str	r3, [r7, #28]
 800dee2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dee4:	69bb      	ldr	r3, [r7, #24]
 800dee6:	429a      	cmp	r2, r3
 800dee8:	d3ed      	bcc.n	800dec6 <dwc_otg_ep_write_packet+0x9a>
			DWC_WRITE_REG32(fifo, *data_buff);
		}
	}

	ep->xfer_count += byte_count;
 800deea:	68bb      	ldr	r3, [r7, #8]
 800deec:	6a1b      	ldr	r3, [r3, #32]
 800deee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800def2:	461a      	mov	r2, r3
 800def4:	6a3b      	ldr	r3, [r7, #32]
 800def6:	18d3      	adds	r3, r2, r3
 800def8:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800defc:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800df00:	68b9      	ldr	r1, [r7, #8]
 800df02:	6a0b      	ldr	r3, [r1, #32]
 800df04:	f362 0312 	bfi	r3, r2, #0, #19
 800df08:	620b      	str	r3, [r1, #32]
	ep->xfer_buff += byte_count;
 800df0a:	68bb      	ldr	r3, [r7, #8]
 800df0c:	699a      	ldr	r2, [r3, #24]
 800df0e:	6a3b      	ldr	r3, [r7, #32]
 800df10:	18d2      	adds	r2, r2, r3
 800df12:	68bb      	ldr	r3, [r7, #8]
 800df14:	619a      	str	r2, [r3, #24]
	ep->dma_addr += byte_count;
 800df16:	68bb      	ldr	r3, [r7, #8]
 800df18:	689a      	ldr	r2, [r3, #8]
 800df1a:	6a3b      	ldr	r3, [r7, #32]
 800df1c:	18d2      	adds	r2, r2, r3
 800df1e:	68bb      	ldr	r3, [r7, #8]
 800df20:	609a      	str	r2, [r3, #8]
 800df22:	e000      	b.n	800df26 <dwc_otg_ep_write_packet+0xfa>

	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "%s(%p,%p)\n", __func__, core_if,
		    ep);
	if (ep->xfer_count >= ep->xfer_len) {
		DWC_WARN("%s() No data for EP%d!!!\n", __func__, ep->num);
		return;
 800df24:	bf00      	nop

	ep->xfer_count += byte_count;
	ep->xfer_buff += byte_count;
	ep->dma_addr += byte_count;

}
 800df26:	f107 0728 	add.w	r7, r7, #40	; 0x28
 800df2a:	46bd      	mov	sp, r7
 800df2c:	bd80      	pop	{r7, pc}
 800df2e:	bf00      	nop

0800df30 <dwc_otg_ep_set_stall>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP to set the stall on.
 */
void dwc_otg_ep_set_stall(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800df30:	b580      	push	{r7, lr}
 800df32:	b084      	sub	sp, #16
 800df34:	af00      	add	r7, sp, #0
 800df36:	6078      	str	r0, [r7, #4]
 800df38:	6039      	str	r1, [r7, #0]
	volatile uint32_t *depctl_addr;

	DWC_DEBUGPL(DBG_PCD, "%s ep%d-%s\n", __func__, ep->num,
		    (ep->is_in ? "IN" : "OUT"));

	if (ep->is_in == 1) {
 800df3a:	683b      	ldr	r3, [r7, #0]
 800df3c:	785b      	ldrb	r3, [r3, #1]
 800df3e:	f003 0301 	and.w	r3, r3, #1
 800df42:	b2db      	uxtb	r3, r3
 800df44:	2b00      	cmp	r3, #0
 800df46:	d021      	beq.n	800df8c <dwc_otg_ep_set_stall+0x5c>
		depctl_addr = &(core_if->dev_if->in_ep_regs[ep->num]->diepctl);
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	689a      	ldr	r2, [r3, #8]
 800df4c:	683b      	ldr	r3, [r7, #0]
 800df4e:	781b      	ldrb	r3, [r3, #0]
 800df50:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800df54:	18d3      	adds	r3, r2, r3
 800df56:	685b      	ldr	r3, [r3, #4]
 800df58:	60fb      	str	r3, [r7, #12]
		depctl.d32 = DWC_READ_REG32(depctl_addr);
 800df5a:	68f8      	ldr	r0, [r7, #12]
 800df5c:	f7f9 fe72 	bl	8007c44 <DWC_READ_REG32>
 800df60:	4603      	mov	r3, r0
 800df62:	60bb      	str	r3, [r7, #8]

		/* set the disable and stall bits */
		if (depctl.b.epena) {
 800df64:	7afb      	ldrb	r3, [r7, #11]
 800df66:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800df6a:	b2db      	uxtb	r3, r3
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d003      	beq.n	800df78 <dwc_otg_ep_set_stall+0x48>
			depctl.b.epdis = 1;
 800df70:	68bb      	ldr	r3, [r7, #8]
 800df72:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800df76:	60bb      	str	r3, [r7, #8]
		}
		depctl.b.stall = 1;
 800df78:	68bb      	ldr	r3, [r7, #8]
 800df7a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800df7e:	60bb      	str	r3, [r7, #8]
		DWC_WRITE_REG32(depctl_addr, depctl.d32);
 800df80:	68bb      	ldr	r3, [r7, #8]
 800df82:	68f8      	ldr	r0, [r7, #12]
 800df84:	4619      	mov	r1, r3
 800df86:	f7f9 fe69 	bl	8007c5c <DWC_WRITE_REG32>
 800df8a:	e018      	b.n	800dfbe <dwc_otg_ep_set_stall+0x8e>
	} else {
		depctl_addr = &(core_if->dev_if->out_ep_regs[ep->num]->doepctl);
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	689a      	ldr	r2, [r3, #8]
 800df90:	683b      	ldr	r3, [r7, #0]
 800df92:	781b      	ldrb	r3, [r3, #0]
 800df94:	f103 0308 	add.w	r3, r3, #8
 800df98:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800df9c:	18d3      	adds	r3, r2, r3
 800df9e:	685b      	ldr	r3, [r3, #4]
 800dfa0:	60fb      	str	r3, [r7, #12]
		depctl.d32 = DWC_READ_REG32(depctl_addr);
 800dfa2:	68f8      	ldr	r0, [r7, #12]
 800dfa4:	f7f9 fe4e 	bl	8007c44 <DWC_READ_REG32>
 800dfa8:	4603      	mov	r3, r0
 800dfaa:	60bb      	str	r3, [r7, #8]

		/* set the stall bit */
		depctl.b.stall = 1;
 800dfac:	68bb      	ldr	r3, [r7, #8]
 800dfae:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800dfb2:	60bb      	str	r3, [r7, #8]
		DWC_WRITE_REG32(depctl_addr, depctl.d32);
 800dfb4:	68bb      	ldr	r3, [r7, #8]
 800dfb6:	68f8      	ldr	r0, [r7, #12]
 800dfb8:	4619      	mov	r1, r3
 800dfba:	f7f9 fe4f 	bl	8007c5c <DWC_WRITE_REG32>
	}

	DWC_DEBUGPL(DBG_PCD, "DEPCTL=%0x\n", DWC_READ_REG32(depctl_addr));

	return;
}
 800dfbe:	f107 0710 	add.w	r7, r7, #16
 800dfc2:	46bd      	mov	sp, r7
 800dfc4:	bd80      	pop	{r7, pc}
 800dfc6:	bf00      	nop

0800dfc8 <dwc_otg_ep_clear_stall>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param ep The EP to clear stall from.
 */
void dwc_otg_ep_clear_stall(dwc_otg_core_if_t * core_if, dwc_ep_t * ep)
{
 800dfc8:	b580      	push	{r7, lr}
 800dfca:	b084      	sub	sp, #16
 800dfcc:	af00      	add	r7, sp, #0
 800dfce:	6078      	str	r0, [r7, #4]
 800dfd0:	6039      	str	r1, [r7, #0]
	volatile uint32_t *depctl_addr;

	DWC_DEBUGPL(DBG_PCD, "%s ep%d-%s\n", __func__, ep->num,
		    (ep->is_in ? "IN" : "OUT"));

	if (ep->is_in == 1) {
 800dfd2:	683b      	ldr	r3, [r7, #0]
 800dfd4:	785b      	ldrb	r3, [r3, #1]
 800dfd6:	f003 0301 	and.w	r3, r3, #1
 800dfda:	b2db      	uxtb	r3, r3
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d009      	beq.n	800dff4 <dwc_otg_ep_clear_stall+0x2c>
		depctl_addr = &(core_if->dev_if->in_ep_regs[ep->num]->diepctl);
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	689a      	ldr	r2, [r3, #8]
 800dfe4:	683b      	ldr	r3, [r7, #0]
 800dfe6:	781b      	ldrb	r3, [r3, #0]
 800dfe8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800dfec:	18d3      	adds	r3, r2, r3
 800dfee:	685b      	ldr	r3, [r3, #4]
 800dff0:	60fb      	str	r3, [r7, #12]
 800dff2:	e00a      	b.n	800e00a <dwc_otg_ep_clear_stall+0x42>
	} else {
		depctl_addr = &(core_if->dev_if->out_ep_regs[ep->num]->doepctl);
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	689a      	ldr	r2, [r3, #8]
 800dff8:	683b      	ldr	r3, [r7, #0]
 800dffa:	781b      	ldrb	r3, [r3, #0]
 800dffc:	f103 0308 	add.w	r3, r3, #8
 800e000:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800e004:	18d3      	adds	r3, r2, r3
 800e006:	685b      	ldr	r3, [r3, #4]
 800e008:	60fb      	str	r3, [r7, #12]
	}

	depctl.d32 = DWC_READ_REG32(depctl_addr);
 800e00a:	68f8      	ldr	r0, [r7, #12]
 800e00c:	f7f9 fe1a 	bl	8007c44 <DWC_READ_REG32>
 800e010:	4603      	mov	r3, r0
 800e012:	60bb      	str	r3, [r7, #8]

	/* clear the stall bits */
	depctl.b.stall = 0;
 800e014:	68bb      	ldr	r3, [r7, #8]
 800e016:	f36f 5355 	bfc	r3, #21, #1
 800e01a:	60bb      	str	r3, [r7, #8]
	 * USB Spec 9.4.5: For endpoints using data toggle, regardless
	 * of whether an endpoint has the Halt feature set, a
	 * ClearFeature(ENDPOINT_HALT) request always results in the
	 * data toggle being reinitialized to DATA0.
	 */
	if (ep->type == DWC_OTG_EP_TYPE_INTR ||
 800e01c:	683b      	ldr	r3, [r7, #0]
 800e01e:	785b      	ldrb	r3, [r3, #1]
 800e020:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800e024:	b2db      	uxtb	r3, r3
 800e026:	2bc0      	cmp	r3, #192	; 0xc0
 800e028:	d006      	beq.n	800e038 <dwc_otg_ep_clear_stall+0x70>
	    ep->type == DWC_OTG_EP_TYPE_BULK) {
 800e02a:	683b      	ldr	r3, [r7, #0]
 800e02c:	785b      	ldrb	r3, [r3, #1]
 800e02e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800e032:	b2db      	uxtb	r3, r3
	 * USB Spec 9.4.5: For endpoints using data toggle, regardless
	 * of whether an endpoint has the Halt feature set, a
	 * ClearFeature(ENDPOINT_HALT) request always results in the
	 * data toggle being reinitialized to DATA0.
	 */
	if (ep->type == DWC_OTG_EP_TYPE_INTR ||
 800e034:	2b80      	cmp	r3, #128	; 0x80
 800e036:	d103      	bne.n	800e040 <dwc_otg_ep_clear_stall+0x78>
	    ep->type == DWC_OTG_EP_TYPE_BULK) {
		depctl.b.setd0pid = 1;	/* DATA0 */
 800e038:	68bb      	ldr	r3, [r7, #8]
 800e03a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e03e:	60bb      	str	r3, [r7, #8]
	}

	DWC_WRITE_REG32(depctl_addr, depctl.d32);
 800e040:	68bb      	ldr	r3, [r7, #8]
 800e042:	68f8      	ldr	r0, [r7, #12]
 800e044:	4619      	mov	r1, r3
 800e046:	f7f9 fe09 	bl	8007c5c <DWC_WRITE_REG32>
	DWC_DEBUGPL(DBG_PCD, "DEPCTL=%0x\n", DWC_READ_REG32(depctl_addr));
	return;
}
 800e04a:	f107 0710 	add.w	r7, r7, #16
 800e04e:	46bd      	mov	sp, r7
 800e050:	bd80      	pop	{r7, pc}
 800e052:	bf00      	nop

0800e054 <dwc_otg_read_packet>:
 * @param dest	  Destination buffer for the packet.
 * @param bytes  Number of bytes to copy to the destination.
 */
void dwc_otg_read_packet(dwc_otg_core_if_t * core_if,
			 uint8_t * dest, uint16_t bytes)
{
 800e054:	b580      	push	{r7, lr}
 800e056:	b088      	sub	sp, #32
 800e058:	af00      	add	r7, sp, #0
 800e05a:	60f8      	str	r0, [r7, #12]
 800e05c:	60b9      	str	r1, [r7, #8]
 800e05e:	4613      	mov	r3, r2
 800e060:	80fb      	strh	r3, [r7, #6]
	int i;
	int word_count = (bytes + 3) / 4;
 800e062:	88fb      	ldrh	r3, [r7, #6]
 800e064:	f103 0303 	add.w	r3, r3, #3
 800e068:	2b00      	cmp	r3, #0
 800e06a:	da01      	bge.n	800e070 <dwc_otg_read_packet+0x1c>
 800e06c:	f103 0303 	add.w	r3, r3, #3
 800e070:	ea4f 03a3 	mov.w	r3, r3, asr #2
 800e074:	617b      	str	r3, [r7, #20]

	volatile uint32_t *fifo = core_if->data_fifo[0];
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	6a1b      	ldr	r3, [r3, #32]
 800e07a:	613b      	str	r3, [r7, #16]
	uint32_t *data_buff = (uint32_t *) dest;
 800e07c:	68bb      	ldr	r3, [r7, #8]
 800e07e:	61bb      	str	r3, [r7, #24]
	 */

	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "%s(%p,%p,%d)\n", __func__,
		    core_if, dest, bytes);

	for (i = 0; i < word_count; i++, data_buff++) {
 800e080:	f04f 0300 	mov.w	r3, #0
 800e084:	61fb      	str	r3, [r7, #28]
 800e086:	e00d      	b.n	800e0a4 <dwc_otg_read_packet+0x50>
		*data_buff = DWC_READ_REG32(fifo);
 800e088:	6938      	ldr	r0, [r7, #16]
 800e08a:	f7f9 fddb 	bl	8007c44 <DWC_READ_REG32>
 800e08e:	4602      	mov	r2, r0
 800e090:	69bb      	ldr	r3, [r7, #24]
 800e092:	601a      	str	r2, [r3, #0]
	 */

	DWC_DEBUGPL((DBG_PCDV | DBG_CILV), "%s(%p,%p,%d)\n", __func__,
		    core_if, dest, bytes);

	for (i = 0; i < word_count; i++, data_buff++) {
 800e094:	69fb      	ldr	r3, [r7, #28]
 800e096:	f103 0301 	add.w	r3, r3, #1
 800e09a:	61fb      	str	r3, [r7, #28]
 800e09c:	69bb      	ldr	r3, [r7, #24]
 800e09e:	f103 0304 	add.w	r3, r3, #4
 800e0a2:	61bb      	str	r3, [r7, #24]
 800e0a4:	69fa      	ldr	r2, [r7, #28]
 800e0a6:	697b      	ldr	r3, [r7, #20]
 800e0a8:	429a      	cmp	r2, r3
 800e0aa:	dbed      	blt.n	800e088 <dwc_otg_read_packet+0x34>
		*data_buff = DWC_READ_REG32(fifo);
	}

	return;
 800e0ac:	bf00      	nop
}
 800e0ae:	f107 0720 	add.w	r7, r7, #32
 800e0b2:	46bd      	mov	sp, r7
 800e0b4:	bd80      	pop	{r7, pc}
 800e0b6:	bf00      	nop

0800e0b8 <dwc_otg_dump_dev_registers>:
 * This functions reads the device registers and prints them
 *
 * @param core_if Programming view of DWC_otg controller.
 */
void dwc_otg_dump_dev_registers(dwc_otg_core_if_t * core_if)
{
 800e0b8:	b480      	push	{r7}
 800e0ba:	b083      	sub	sp, #12
 800e0bc:	af00      	add	r7, sp, #0
 800e0be:	6078      	str	r0, [r7, #4]
				   (unsigned long)addr, DWC_READ_REG32(addr));
		}

	}
#endif
}
 800e0c0:	f107 070c 	add.w	r7, r7, #12
 800e0c4:	46bd      	mov	sp, r7
 800e0c6:	bc80      	pop	{r7}
 800e0c8:	4770      	bx	lr
 800e0ca:	bf00      	nop

0800e0cc <dwc_otg_dump_spram>:
 * This functions reads the SPRAM and prints its content
 *
 * @param core_if Programming view of DWC_otg controller.
 */
void dwc_otg_dump_spram(dwc_otg_core_if_t * core_if)
{
 800e0cc:	b480      	push	{r7}
 800e0ce:	b087      	sub	sp, #28
 800e0d0:	af00      	add	r7, sp, #0
 800e0d2:	6078      	str	r0, [r7, #4]
	volatile uint8_t *addr, *start_addr, *end_addr;

	DWC_PRINTF("SPRAM Data:\n");
	start_addr = (void *)core_if->core_global_regs;
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	685b      	ldr	r3, [r3, #4]
 800e0d8:	613b      	str	r3, [r7, #16]
	DWC_PRINTF("Base Address: 0x%8lX\n", (unsigned long)start_addr);
	start_addr += 0x00028000;
 800e0da:	693b      	ldr	r3, [r7, #16]
 800e0dc:	f503 3320 	add.w	r3, r3, #163840	; 0x28000
 800e0e0:	613b      	str	r3, [r7, #16]
	end_addr = (void *)core_if->core_global_regs;
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	685b      	ldr	r3, [r3, #4]
 800e0e6:	60fb      	str	r3, [r7, #12]
	end_addr += 0x000280e0;
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	f503 3320 	add.w	r3, r3, #163840	; 0x28000
 800e0ee:	f103 03e0 	add.w	r3, r3, #224	; 0xe0
 800e0f2:	60fb      	str	r3, [r7, #12]

	for (addr = start_addr; addr < end_addr; addr += 16) {
 800e0f4:	693b      	ldr	r3, [r7, #16]
 800e0f6:	617b      	str	r3, [r7, #20]
 800e0f8:	e003      	b.n	800e102 <dwc_otg_dump_spram+0x36>
 800e0fa:	697b      	ldr	r3, [r7, #20]
 800e0fc:	f103 0310 	add.w	r3, r3, #16
 800e100:	617b      	str	r3, [r7, #20]
 800e102:	697a      	ldr	r2, [r7, #20]
 800e104:	68fb      	ldr	r3, [r7, #12]
 800e106:	429a      	cmp	r2, r3
 800e108:	d3f7      	bcc.n	800e0fa <dwc_otg_dump_spram+0x2e>
		     addr[4], addr[5], addr[6], addr[7], addr[8], addr[9],
		     addr[10], addr[11], addr[12], addr[13], addr[14], addr[15]
		    );
	}

	return;
 800e10a:	bf00      	nop
}
 800e10c:	f107 071c 	add.w	r7, r7, #28
 800e110:	46bd      	mov	sp, r7
 800e112:	bc80      	pop	{r7}
 800e114:	4770      	bx	lr
 800e116:	bf00      	nop

0800e118 <dwc_otg_dump_host_registers>:
 * This function reads the host registers and prints them
 *
 * @param core_if Programming view of DWC_otg controller.
 */
void dwc_otg_dump_host_registers(dwc_otg_core_if_t * core_if)
{
 800e118:	b480      	push	{r7}
 800e11a:	b083      	sub	sp, #12
 800e11c:	af00      	add	r7, sp, #0
 800e11e:	6078      	str	r0, [r7, #4]
				   (unsigned long)addr, DWC_READ_REG32(addr));
		}

	}
#endif
	return;
 800e120:	bf00      	nop
}
 800e122:	f107 070c 	add.w	r7, r7, #12
 800e126:	46bd      	mov	sp, r7
 800e128:	bc80      	pop	{r7}
 800e12a:	4770      	bx	lr

0800e12c <dwc_otg_dump_global_registers>:
 * This function reads the core global registers and prints them
 *
 * @param core_if Programming view of DWC_otg controller.
 */
void dwc_otg_dump_global_registers(dwc_otg_core_if_t * core_if)
{
 800e12c:	b480      	push	{r7}
 800e12e:	b083      	sub	sp, #12
 800e130:	af00      	add	r7, sp, #0
 800e132:	6078      	str	r0, [r7, #4]
	}
	addr = core_if->pcgcctl;
	DWC_PRINTF("PCGCCTL	 @0x%08lX : 0x%08X\n", (unsigned long)addr,
		   DWC_READ_REG32(addr));
#endif
}
 800e134:	f107 070c 	add.w	r7, r7, #12
 800e138:	46bd      	mov	sp, r7
 800e13a:	bc80      	pop	{r7}
 800e13c:	4770      	bx	lr
 800e13e:	bf00      	nop

0800e140 <dwc_otg_flush_tx_fifo>:
 *
 * @param core_if Programming view of DWC_otg controller.
 * @param num Tx FIFO to flush.
 */
void dwc_otg_flush_tx_fifo(dwc_otg_core_if_t * core_if, const int num)
{
 800e140:	b580      	push	{r7, lr}
 800e142:	b086      	sub	sp, #24
 800e144:	af00      	add	r7, sp, #0
 800e146:	6078      	str	r0, [r7, #4]
 800e148:	6039      	str	r1, [r7, #0]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	685b      	ldr	r3, [r3, #4]
 800e14e:	613b      	str	r3, [r7, #16]

	volatile grstctl_t greset = {.d32 = 0 };
 800e150:	f04f 0300 	mov.w	r3, #0
 800e154:	60fb      	str	r3, [r7, #12]

	int count = 0;
 800e156:	f04f 0300 	mov.w	r3, #0
 800e15a:	617b      	str	r3, [r7, #20]

	DWC_DEBUGPL((DBG_CIL | DBG_PCDV), "Flush Tx FIFO %d\n", num);

	greset.b.txfflsh = 1;
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	f043 0320 	orr.w	r3, r3, #32
 800e162:	60fb      	str	r3, [r7, #12]
	greset.b.txfnum = num;
 800e164:	683b      	ldr	r3, [r7, #0]
 800e166:	b2db      	uxtb	r3, r3
 800e168:	f003 031f 	and.w	r3, r3, #31
 800e16c:	b2da      	uxtb	r2, r3
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	f362 138a 	bfi	r3, r2, #6, #5
 800e174:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&global_regs->grstctl, greset.d32);
 800e176:	693b      	ldr	r3, [r7, #16]
 800e178:	f103 0210 	add.w	r2, r3, #16
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	4610      	mov	r0, r2
 800e180:	4619      	mov	r1, r3
 800e182:	f7f9 fd6b 	bl	8007c5c <DWC_WRITE_REG32>

	do {
		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
 800e186:	693b      	ldr	r3, [r7, #16]
 800e188:	f103 0310 	add.w	r3, r3, #16
 800e18c:	4618      	mov	r0, r3
 800e18e:	f7f9 fd59 	bl	8007c44 <DWC_READ_REG32>
 800e192:	4603      	mov	r3, r0
 800e194:	60fb      	str	r3, [r7, #12]
		if (++count > 10000) {
 800e196:	697b      	ldr	r3, [r7, #20]
 800e198:	f103 0301 	add.w	r3, r3, #1
 800e19c:	617b      	str	r3, [r7, #20]
 800e19e:	697a      	ldr	r2, [r7, #20]
 800e1a0:	f242 7310 	movw	r3, #10000	; 0x2710
 800e1a4:	429a      	cmp	r2, r3
 800e1a6:	dc09      	bgt.n	800e1bc <dwc_otg_flush_tx_fifo+0x7c>
			DWC_WARN("%s() HANG! GRSTCTL=%0x GNPTXSTS=0x%08x\n",
				 __func__, greset.d32,
				 DWC_READ_REG32(&global_regs->gnptxsts));
			break;
		}
		dwc_udelay(1);
 800e1a8:	f04f 0001 	mov.w	r0, #1
 800e1ac:	f7f9 fdf4 	bl	8007d98 <DWC_UDELAY>
	} while (greset.b.txfflsh == 1);
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	f003 0320 	and.w	r3, r3, #32
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d1e5      	bne.n	800e186 <dwc_otg_flush_tx_fifo+0x46>
 800e1ba:	e000      	b.n	800e1be <dwc_otg_flush_tx_fifo+0x7e>
		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
		if (++count > 10000) {
			DWC_WARN("%s() HANG! GRSTCTL=%0x GNPTXSTS=0x%08x\n",
				 __func__, greset.d32,
				 DWC_READ_REG32(&global_regs->gnptxsts));
			break;
 800e1bc:	bf00      	nop
		}
		dwc_udelay(1);
	} while (greset.b.txfflsh == 1);

	/* Wait for 3 PHY Clocks */
	dwc_udelay(1);
 800e1be:	f04f 0001 	mov.w	r0, #1
 800e1c2:	f7f9 fde9 	bl	8007d98 <DWC_UDELAY>
}
 800e1c6:	f107 0718 	add.w	r7, r7, #24
 800e1ca:	46bd      	mov	sp, r7
 800e1cc:	bd80      	pop	{r7, pc}
 800e1ce:	bf00      	nop

0800e1d0 <dwc_otg_flush_rx_fifo>:
 * Flush Rx FIFO.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
void dwc_otg_flush_rx_fifo(dwc_otg_core_if_t * core_if)
{
 800e1d0:	b580      	push	{r7, lr}
 800e1d2:	b086      	sub	sp, #24
 800e1d4:	af00      	add	r7, sp, #0
 800e1d6:	6078      	str	r0, [r7, #4]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	685b      	ldr	r3, [r3, #4]
 800e1dc:	613b      	str	r3, [r7, #16]

	volatile grstctl_t greset = {.d32 = 0 };
 800e1de:	f04f 0300 	mov.w	r3, #0
 800e1e2:	60fb      	str	r3, [r7, #12]
	int count = 0;
 800e1e4:	f04f 0300 	mov.w	r3, #0
 800e1e8:	617b      	str	r3, [r7, #20]

	DWC_DEBUGPL((DBG_CIL | DBG_PCDV), "%s\n", __func__);
	/*
	 *
	 */
	greset.b.rxfflsh = 1;
 800e1ea:	68fb      	ldr	r3, [r7, #12]
 800e1ec:	f043 0310 	orr.w	r3, r3, #16
 800e1f0:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&global_regs->grstctl, greset.d32);
 800e1f2:	693b      	ldr	r3, [r7, #16]
 800e1f4:	f103 0210 	add.w	r2, r3, #16
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	4610      	mov	r0, r2
 800e1fc:	4619      	mov	r1, r3
 800e1fe:	f7f9 fd2d 	bl	8007c5c <DWC_WRITE_REG32>

	do {
		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
 800e202:	693b      	ldr	r3, [r7, #16]
 800e204:	f103 0310 	add.w	r3, r3, #16
 800e208:	4618      	mov	r0, r3
 800e20a:	f7f9 fd1b 	bl	8007c44 <DWC_READ_REG32>
 800e20e:	4603      	mov	r3, r0
 800e210:	60fb      	str	r3, [r7, #12]
		if (++count > 10000) {
 800e212:	697b      	ldr	r3, [r7, #20]
 800e214:	f103 0301 	add.w	r3, r3, #1
 800e218:	617b      	str	r3, [r7, #20]
 800e21a:	697a      	ldr	r2, [r7, #20]
 800e21c:	f242 7310 	movw	r3, #10000	; 0x2710
 800e220:	429a      	cmp	r2, r3
 800e222:	dc09      	bgt.n	800e238 <dwc_otg_flush_rx_fifo+0x68>
			DWC_WARN("%s() HANG! GRSTCTL=%0x\n", __func__,
				 greset.d32);
			break;
		}
		dwc_udelay(1);
 800e224:	f04f 0001 	mov.w	r0, #1
 800e228:	f7f9 fdb6 	bl	8007d98 <DWC_UDELAY>
	} while (greset.b.rxfflsh == 1);
 800e22c:	68fb      	ldr	r3, [r7, #12]
 800e22e:	f003 0310 	and.w	r3, r3, #16
 800e232:	2b00      	cmp	r3, #0
 800e234:	d1e5      	bne.n	800e202 <dwc_otg_flush_rx_fifo+0x32>
 800e236:	e000      	b.n	800e23a <dwc_otg_flush_rx_fifo+0x6a>
	do {
		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
		if (++count > 10000) {
			DWC_WARN("%s() HANG! GRSTCTL=%0x\n", __func__,
				 greset.d32);
			break;
 800e238:	bf00      	nop
		}
		dwc_udelay(1);
	} while (greset.b.rxfflsh == 1);

	/* Wait for 3 PHY Clocks */
	dwc_udelay(1);
 800e23a:	f04f 0001 	mov.w	r0, #1
 800e23e:	f7f9 fdab 	bl	8007d98 <DWC_UDELAY>
}
 800e242:	f107 0718 	add.w	r7, r7, #24
 800e246:	46bd      	mov	sp, r7
 800e248:	bd80      	pop	{r7, pc}
 800e24a:	bf00      	nop

0800e24c <dwc_otg_core_reset>:
/**
 * Do core a soft reset of the core.  Be careful with this because it
 * resets all the internal state machines of the core.
 */
void dwc_otg_core_reset(dwc_otg_core_if_t * core_if)
{
 800e24c:	b580      	push	{r7, lr}
 800e24e:	b086      	sub	sp, #24
 800e250:	af00      	add	r7, sp, #0
 800e252:	6078      	str	r0, [r7, #4]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	685b      	ldr	r3, [r3, #4]
 800e258:	613b      	str	r3, [r7, #16]

	volatile grstctl_t greset = {.d32 = 0 };
 800e25a:	f04f 0300 	mov.w	r3, #0
 800e25e:	60fb      	str	r3, [r7, #12]

	int count = 0;
 800e260:	f04f 0300 	mov.w	r3, #0
 800e264:	617b      	str	r3, [r7, #20]

	DWC_DEBUGPL(DBG_CILV, "%s\n", __func__);
	/* Wait for AHB master IDLE state. */
	do {
		dwc_udelay(10);
 800e266:	f04f 000a 	mov.w	r0, #10
 800e26a:	f7f9 fd95 	bl	8007d98 <DWC_UDELAY>
		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
 800e26e:	693b      	ldr	r3, [r7, #16]
 800e270:	f103 0310 	add.w	r3, r3, #16
 800e274:	4618      	mov	r0, r3
 800e276:	f7f9 fce5 	bl	8007c44 <DWC_READ_REG32>
 800e27a:	4603      	mov	r3, r0
 800e27c:	60fb      	str	r3, [r7, #12]
		if (++count > 100000) {
 800e27e:	697b      	ldr	r3, [r7, #20]
 800e280:	f103 0301 	add.w	r3, r3, #1
 800e284:	617b      	str	r3, [r7, #20]
 800e286:	697a      	ldr	r2, [r7, #20]
 800e288:	f248 63a0 	movw	r3, #34464	; 0x86a0
 800e28c:	f2c0 0301 	movt	r3, #1
 800e290:	429a      	cmp	r2, r3
 800e292:	dc34      	bgt.n	800e2fe <dwc_otg_core_reset+0xb2>
			DWC_WARN("%s() HANG! AHB Idle GRSTCTL=%0x\n", __func__,
				 greset.d32);
			return;
		}
	}
	while (greset.b.ahbidle == 0);
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	d0e3      	beq.n	800e266 <dwc_otg_core_reset+0x1a>

	/* Core Soft Reset */
	count = 0;
 800e29e:	f04f 0300 	mov.w	r3, #0
 800e2a2:	617b      	str	r3, [r7, #20]
	greset.b.csftrst = 1;
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	f043 0301 	orr.w	r3, r3, #1
 800e2aa:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&global_regs->grstctl, greset.d32);
 800e2ac:	693b      	ldr	r3, [r7, #16]
 800e2ae:	f103 0210 	add.w	r2, r3, #16
 800e2b2:	68fb      	ldr	r3, [r7, #12]
 800e2b4:	4610      	mov	r0, r2
 800e2b6:	4619      	mov	r1, r3
 800e2b8:	f7f9 fcd0 	bl	8007c5c <DWC_WRITE_REG32>
	do {
		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
 800e2bc:	693b      	ldr	r3, [r7, #16]
 800e2be:	f103 0310 	add.w	r3, r3, #16
 800e2c2:	4618      	mov	r0, r3
 800e2c4:	f7f9 fcbe 	bl	8007c44 <DWC_READ_REG32>
 800e2c8:	4603      	mov	r3, r0
 800e2ca:	60fb      	str	r3, [r7, #12]
		if (++count > 10000) {
 800e2cc:	697b      	ldr	r3, [r7, #20]
 800e2ce:	f103 0301 	add.w	r3, r3, #1
 800e2d2:	617b      	str	r3, [r7, #20]
 800e2d4:	697a      	ldr	r2, [r7, #20]
 800e2d6:	f242 7310 	movw	r3, #10000	; 0x2710
 800e2da:	429a      	cmp	r2, r3
 800e2dc:	dc09      	bgt.n	800e2f2 <dwc_otg_core_reset+0xa6>
			DWC_WARN("%s() HANG! Soft Reset GRSTCTL=%0x\n",
				 __func__, greset.d32);
			break;
		}
		dwc_udelay(1);
 800e2de:	f04f 0001 	mov.w	r0, #1
 800e2e2:	f7f9 fd59 	bl	8007d98 <DWC_UDELAY>
	}
	while (greset.b.csftrst == 1);
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	f003 0301 	and.w	r3, r3, #1
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d1e5      	bne.n	800e2bc <dwc_otg_core_reset+0x70>
 800e2f0:	e000      	b.n	800e2f4 <dwc_otg_core_reset+0xa8>
	do {
		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
		if (++count > 10000) {
			DWC_WARN("%s() HANG! Soft Reset GRSTCTL=%0x\n",
				 __func__, greset.d32);
			break;
 800e2f2:	bf00      	nop
		dwc_udelay(1);
	}
	while (greset.b.csftrst == 1);

	/* Wait for 3 PHY Clocks */
	dwc_mdelay(100);
 800e2f4:	f04f 0064 	mov.w	r0, #100	; 0x64
 800e2f8:	f7f9 fd70 	bl	8007ddc <DWC_MDELAY>
 800e2fc:	e000      	b.n	800e300 <dwc_otg_core_reset+0xb4>
		dwc_udelay(10);
		greset.d32 = DWC_READ_REG32(&global_regs->grstctl);
		if (++count > 100000) {
			DWC_WARN("%s() HANG! AHB Idle GRSTCTL=%0x\n", __func__,
				 greset.d32);
			return;
 800e2fe:	bf00      	nop
	}
	while (greset.b.csftrst == 1);

	/* Wait for 3 PHY Clocks */
	dwc_mdelay(100);
}
 800e300:	f107 0718 	add.w	r7, r7, #24
 800e304:	46bd      	mov	sp, r7
 800e306:	bd80      	pop	{r7, pc}

0800e308 <dwc_otg_is_device_mode>:

uint8_t dwc_otg_is_device_mode(dwc_otg_core_if_t * _core_if)
{
 800e308:	b580      	push	{r7, lr}
 800e30a:	b082      	sub	sp, #8
 800e30c:	af00      	add	r7, sp, #0
 800e30e:	6078      	str	r0, [r7, #4]
	return (dwc_otg_mode(_core_if) != DWC_HOST_MODE);
 800e310:	6878      	ldr	r0, [r7, #4]
 800e312:	f7fa fe6f 	bl	8008ff4 <dwc_otg_mode>
 800e316:	4603      	mov	r3, r0
 800e318:	2b01      	cmp	r3, #1
 800e31a:	bf0c      	ite	eq
 800e31c:	2300      	moveq	r3, #0
 800e31e:	2301      	movne	r3, #1
 800e320:	b2db      	uxtb	r3, r3
}
 800e322:	4618      	mov	r0, r3
 800e324:	f107 0708 	add.w	r7, r7, #8
 800e328:	46bd      	mov	sp, r7
 800e32a:	bd80      	pop	{r7, pc}

0800e32c <dwc_otg_is_host_mode>:

uint8_t dwc_otg_is_host_mode(dwc_otg_core_if_t * _core_if)
{
 800e32c:	b580      	push	{r7, lr}
 800e32e:	b082      	sub	sp, #8
 800e330:	af00      	add	r7, sp, #0
 800e332:	6078      	str	r0, [r7, #4]
	return (dwc_otg_mode(_core_if) == DWC_HOST_MODE);
 800e334:	6878      	ldr	r0, [r7, #4]
 800e336:	f7fa fe5d 	bl	8008ff4 <dwc_otg_mode>
 800e33a:	4603      	mov	r3, r0
 800e33c:	2b01      	cmp	r3, #1
 800e33e:	bf14      	ite	ne
 800e340:	2300      	movne	r3, #0
 800e342:	2301      	moveq	r3, #1
 800e344:	b2db      	uxtb	r3, r3
}
 800e346:	4618      	mov	r0, r3
 800e348:	f107 0708 	add.w	r7, r7, #8
 800e34c:	46bd      	mov	sp, r7
 800e34e:	bd80      	pop	{r7, pc}

0800e350 <dwc_otg_cil_register_hcd_callbacks>:
 * @param cb the HCD callback structure.
 * @param p pointer to be passed to callback function (usb_hcd*).
 */
void dwc_otg_cil_register_hcd_callbacks(dwc_otg_core_if_t * core_if,
					dwc_otg_cil_callbacks_t * cb, void *p)
{
 800e350:	b480      	push	{r7}
 800e352:	b085      	sub	sp, #20
 800e354:	af00      	add	r7, sp, #0
 800e356:	60f8      	str	r0, [r7, #12]
 800e358:	60b9      	str	r1, [r7, #8]
 800e35a:	607a      	str	r2, [r7, #4]
	core_if->hcd_cb = cb;
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	68ba      	ldr	r2, [r7, #8]
 800e360:	669a      	str	r2, [r3, #104]	; 0x68
	cb->p = p;
 800e362:	68bb      	ldr	r3, [r7, #8]
 800e364:	687a      	ldr	r2, [r7, #4]
 800e366:	619a      	str	r2, [r3, #24]
}
 800e368:	f107 0714 	add.w	r7, r7, #20
 800e36c:	46bd      	mov	sp, r7
 800e36e:	bc80      	pop	{r7}
 800e370:	4770      	bx	lr
 800e372:	bf00      	nop

0800e374 <dwc_otg_cil_register_pcd_callbacks>:
 * @param cb the PCD callback structure.
 * @param p pointer to be passed to callback function (pcd*).
 */
void dwc_otg_cil_register_pcd_callbacks(dwc_otg_core_if_t * core_if,
					dwc_otg_cil_callbacks_t * cb, void *p)
{
 800e374:	b480      	push	{r7}
 800e376:	b085      	sub	sp, #20
 800e378:	af00      	add	r7, sp, #0
 800e37a:	60f8      	str	r0, [r7, #12]
 800e37c:	60b9      	str	r1, [r7, #8]
 800e37e:	607a      	str	r2, [r7, #4]
	core_if->pcd_cb = cb;
 800e380:	68fb      	ldr	r3, [r7, #12]
 800e382:	68ba      	ldr	r2, [r7, #8]
 800e384:	66da      	str	r2, [r3, #108]	; 0x6c
	cb->p = p;
 800e386:	68bb      	ldr	r3, [r7, #8]
 800e388:	687a      	ldr	r2, [r7, #4]
 800e38a:	619a      	str	r2, [r3, #24]
}
 800e38c:	f107 0714 	add.w	r7, r7, #20
 800e390:	46bd      	mov	sp, r7
 800e392:	bc80      	pop	{r7}
 800e394:	4770      	bx	lr
 800e396:	bf00      	nop

0800e398 <dwc_otg_set_uninitialized>:

}
#endif /* DWC_EN_ISOC */

static void dwc_otg_set_uninitialized(int32_t * p, int size)
{
 800e398:	b480      	push	{r7}
 800e39a:	b085      	sub	sp, #20
 800e39c:	af00      	add	r7, sp, #0
 800e39e:	6078      	str	r0, [r7, #4]
 800e3a0:	6039      	str	r1, [r7, #0]
	int i;
	for (i = 0; i < size; i++) {
 800e3a2:	f04f 0300 	mov.w	r3, #0
 800e3a6:	60fb      	str	r3, [r7, #12]
 800e3a8:	e00b      	b.n	800e3c2 <dwc_otg_set_uninitialized+0x2a>
		p[i] = -1;
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800e3b0:	687a      	ldr	r2, [r7, #4]
 800e3b2:	18d3      	adds	r3, r2, r3
 800e3b4:	f04f 32ff 	mov.w	r2, #4294967295
 800e3b8:	601a      	str	r2, [r3, #0]
#endif /* DWC_EN_ISOC */

static void dwc_otg_set_uninitialized(int32_t * p, int size)
{
	int i;
	for (i = 0; i < size; i++) {
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	f103 0301 	add.w	r3, r3, #1
 800e3c0:	60fb      	str	r3, [r7, #12]
 800e3c2:	68fa      	ldr	r2, [r7, #12]
 800e3c4:	683b      	ldr	r3, [r7, #0]
 800e3c6:	429a      	cmp	r2, r3
 800e3c8:	dbef      	blt.n	800e3aa <dwc_otg_set_uninitialized+0x12>
		p[i] = -1;
	}
}
 800e3ca:	f107 0714 	add.w	r7, r7, #20
 800e3ce:	46bd      	mov	sp, r7
 800e3d0:	bc80      	pop	{r7}
 800e3d2:	4770      	bx	lr

0800e3d4 <dwc_otg_param_initialized>:

static int dwc_otg_param_initialized(int32_t val)
{
 800e3d4:	b480      	push	{r7}
 800e3d6:	b083      	sub	sp, #12
 800e3d8:	af00      	add	r7, sp, #0
 800e3da:	6078      	str	r0, [r7, #4]
	return val != -1;
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3e2:	bf0c      	ite	eq
 800e3e4:	2300      	moveq	r3, #0
 800e3e6:	2301      	movne	r3, #1
 800e3e8:	b2db      	uxtb	r3, r3
}
 800e3ea:	4618      	mov	r0, r3
 800e3ec:	f107 070c 	add.w	r7, r7, #12
 800e3f0:	46bd      	mov	sp, r7
 800e3f2:	bc80      	pop	{r7}
 800e3f4:	4770      	bx	lr
 800e3f6:	bf00      	nop

0800e3f8 <dwc_otg_setup_params>:

static int dwc_otg_setup_params(dwc_otg_core_if_t * core_if)
{
 800e3f8:	b580      	push	{r7, lr}
 800e3fa:	b084      	sub	sp, #16
 800e3fc:	af00      	add	r7, sp, #0
 800e3fe:	6078      	str	r0, [r7, #4]
	int i;
	core_if->core_params = DWC_ALLOC(sizeof(*core_if->core_params));
 800e400:	f04f 0000 	mov.w	r0, #0
 800e404:	f44f 718a 	mov.w	r1, #276	; 0x114
 800e408:	f7f9 faee 	bl	80079e8 <__DWC_ALLOC>
 800e40c:	4602      	mov	r2, r0
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	601a      	str	r2, [r3, #0]
	if (!core_if->core_params) {
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	2b00      	cmp	r3, #0
 800e418:	d104      	bne.n	800e424 <dwc_otg_setup_params+0x2c>
		return -DWC_E_NO_MEMORY;
 800e41a:	f64f 4316 	movw	r3, #64534	; 0xfc16
 800e41e:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 800e422:	e0ed      	b.n	800e600 <dwc_otg_setup_params+0x208>
	}
	dwc_otg_set_uninitialized((int32_t *) core_if->core_params,
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	681b      	ldr	r3, [r3, #0]
 800e428:	4618      	mov	r0, r3
 800e42a:	f04f 0145 	mov.w	r1, #69	; 0x45
 800e42e:	f7ff ffb3 	bl	800e398 <dwc_otg_set_uninitialized>
				  sizeof(*core_if->core_params) /
				  sizeof(int32_t));
	DWC_PRINTF("Setting default values for core params\n");
	dwc_otg_set_param_otg_cap(core_if, dwc_param_otg_cap_default);
 800e432:	6878      	ldr	r0, [r7, #4]
 800e434:	f04f 0100 	mov.w	r1, #0
 800e438:	f000 f8f6 	bl	800e628 <dwc_otg_set_param_otg_cap>
	dwc_otg_set_param_dma_enable(core_if, dwc_param_dma_enable_default);
 800e43c:	6878      	ldr	r0, [r7, #4]
 800e43e:	f04f 0101 	mov.w	r1, #1
 800e442:	f000 f9b5 	bl	800e7b0 <dwc_otg_set_param_dma_enable>
	dwc_otg_set_param_dma_desc_enable(core_if,
 800e446:	6878      	ldr	r0, [r7, #4]
 800e448:	f04f 0101 	mov.w	r1, #1
 800e44c:	f000 f9f8 	bl	800e840 <dwc_otg_set_param_dma_desc_enable>
					  dwc_param_dma_desc_enable_default);
	dwc_otg_set_param_opt(core_if, dwc_param_opt_default);
 800e450:	6878      	ldr	r0, [r7, #4]
 800e452:	f04f 0101 	mov.w	r1, #1
 800e456:	f000 f983 	bl	800e760 <dwc_otg_set_param_opt>
	dwc_otg_set_param_dma_burst_size(core_if,
 800e45a:	6878      	ldr	r0, [r7, #4]
 800e45c:	f04f 0120 	mov.w	r1, #32
 800e460:	f001 f99c 	bl	800f79c <dwc_otg_set_param_dma_burst_size>
					 dwc_param_dma_burst_size_default);
	dwc_otg_set_param_host_support_fs_ls_low_power(core_if,
 800e464:	6878      	ldr	r0, [r7, #4]
 800e466:	f04f 0100 	mov.w	r1, #0
 800e46a:	f000 fa2f 	bl	800e8cc <dwc_otg_set_param_host_support_fs_ls_low_power>
						       dwc_param_host_support_fs_ls_low_power_default);
	dwc_otg_set_param_enable_dynamic_fifo(core_if,
 800e46e:	6878      	ldr	r0, [r7, #4]
 800e470:	f04f 0101 	mov.w	r1, #1
 800e474:	f000 fa52 	bl	800e91c <dwc_otg_set_param_enable_dynamic_fifo>
					      dwc_param_enable_dynamic_fifo_default);
	dwc_otg_set_param_data_fifo_size(core_if,
 800e478:	6878      	ldr	r0, [r7, #4]
 800e47a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800e47e:	f000 fa8d 	bl	800e99c <dwc_otg_set_param_data_fifo_size>
					 dwc_param_data_fifo_size_default);
	dwc_otg_set_param_dev_rx_fifo_size(core_if,
 800e482:	6878      	ldr	r0, [r7, #4]
 800e484:	f44f 6185 	mov.w	r1, #1064	; 0x428
 800e488:	f000 fac6 	bl	800ea18 <dwc_otg_set_param_dev_rx_fifo_size>
					   dwc_param_dev_rx_fifo_size_default);
	dwc_otg_set_param_dev_nperio_tx_fifo_size(core_if,
 800e48c:	6878      	ldr	r0, [r7, #4]
 800e48e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800e492:	f000 fb09 	bl	800eaa8 <dwc_otg_set_param_dev_nperio_tx_fifo_size>
						  dwc_param_dev_nperio_tx_fifo_size_default);
	dwc_otg_set_param_host_rx_fifo_size(core_if,
 800e496:	6878      	ldr	r0, [r7, #4]
 800e498:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800e49c:	f000 fb50 	bl	800eb40 <dwc_otg_set_param_host_rx_fifo_size>
					    dwc_param_host_rx_fifo_size_default);
	dwc_otg_set_param_host_nperio_tx_fifo_size(core_if,
 800e4a0:	6878      	ldr	r0, [r7, #4]
 800e4a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800e4a6:	f000 fb93 	bl	800ebd0 <dwc_otg_set_param_host_nperio_tx_fifo_size>
						   dwc_param_host_nperio_tx_fifo_size_default);
	dwc_otg_set_param_host_perio_tx_fifo_size(core_if,
 800e4aa:	6878      	ldr	r0, [r7, #4]
 800e4ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800e4b0:	f000 fbda 	bl	800ec68 <dwc_otg_set_param_host_perio_tx_fifo_size>
						  dwc_param_host_perio_tx_fifo_size_default);
	dwc_otg_set_param_max_transfer_size(core_if,
 800e4b4:	6878      	ldr	r0, [r7, #4]
 800e4b6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800e4ba:	f000 fc21 	bl	800ed00 <dwc_otg_set_param_max_transfer_size>
					    dwc_param_max_transfer_size_default);
	dwc_otg_set_param_max_packet_count(core_if,
 800e4be:	6878      	ldr	r0, [r7, #4]
 800e4c0:	f240 11ff 	movw	r1, #511	; 0x1ff
 800e4c4:	f000 fc70 	bl	800eda8 <dwc_otg_set_param_max_packet_count>
					   dwc_param_max_packet_count_default);
	dwc_otg_set_param_host_channels(core_if,
 800e4c8:	6878      	ldr	r0, [r7, #4]
 800e4ca:	f04f 010c 	mov.w	r1, #12
 800e4ce:	f000 fcbd 	bl	800ee4c <dwc_otg_set_param_host_channels>
					dwc_param_host_channels_default);
	dwc_otg_set_param_dev_endpoints(core_if,
 800e4d2:	6878      	ldr	r0, [r7, #4]
 800e4d4:	f04f 0106 	mov.w	r1, #6
 800e4d8:	f000 fcfe 	bl	800eed8 <dwc_otg_set_param_dev_endpoints>
					dwc_param_dev_endpoints_default);
	dwc_otg_set_param_phy_type(core_if, dwc_param_phy_type_default);
 800e4dc:	6878      	ldr	r0, [r7, #4]
 800e4de:	f04f 0101 	mov.w	r1, #1
 800e4e2:	f000 fd3f 	bl	800ef64 <dwc_otg_set_param_phy_type>
	dwc_otg_set_param_speed(core_if, dwc_param_speed_default);
 800e4e6:	6878      	ldr	r0, [r7, #4]
 800e4e8:	f04f 0100 	mov.w	r1, #0
 800e4ec:	f000 fdd0 	bl	800f090 <dwc_otg_set_param_speed>
	dwc_otg_set_param_host_ls_low_power_phy_clk(core_if,
 800e4f0:	6878      	ldr	r0, [r7, #4]
 800e4f2:	f04f 0100 	mov.w	r1, #0
 800e4f6:	f000 fe11 	bl	800f11c <dwc_otg_set_param_host_ls_low_power_phy_clk>
						    dwc_param_host_ls_low_power_phy_clk_default);
	dwc_otg_set_param_phy_ulpi_ddr(core_if, dwc_param_phy_ulpi_ddr_default);
 800e4fa:	6878      	ldr	r0, [r7, #4]
 800e4fc:	f04f 0100 	mov.w	r1, #0
 800e500:	f000 fe52 	bl	800f1a8 <dwc_otg_set_param_phy_ulpi_ddr>
	dwc_otg_set_param_phy_ulpi_ext_vbus(core_if,
 800e504:	6878      	ldr	r0, [r7, #4]
 800e506:	f04f 0100 	mov.w	r1, #0
 800e50a:	f000 fe77 	bl	800f1fc <dwc_otg_set_param_phy_ulpi_ext_vbus>
					    dwc_param_phy_ulpi_ext_vbus_default);
	dwc_otg_set_param_phy_utmi_width(core_if,
 800e50e:	6878      	ldr	r0, [r7, #4]
 800e510:	f04f 0110 	mov.w	r1, #16
 800e514:	f000 fe9c 	bl	800f250 <dwc_otg_set_param_phy_utmi_width>
					 dwc_param_phy_utmi_width_default);
	dwc_otg_set_param_ts_dline(core_if, dwc_param_ts_dline_default);
 800e518:	6878      	ldr	r0, [r7, #4]
 800e51a:	f04f 0100 	mov.w	r1, #0
 800e51e:	f000 fef1 	bl	800f304 <dwc_otg_set_param_ts_dline>
	dwc_otg_set_param_i2c_enable(core_if, dwc_param_i2c_enable_default);
 800e522:	6878      	ldr	r0, [r7, #4]
 800e524:	f04f 0100 	mov.w	r1, #0
 800e528:	f000 ff16 	bl	800f358 <dwc_otg_set_param_i2c_enable>
	dwc_otg_set_param_ulpi_fs_ls(core_if, dwc_param_ulpi_fs_ls_default);
 800e52c:	6878      	ldr	r0, [r7, #4]
 800e52e:	f04f 0100 	mov.w	r1, #0
 800e532:	f000 febd 	bl	800f2b0 <dwc_otg_set_param_ulpi_fs_ls>
	dwc_otg_set_param_en_multiple_tx_fifo(core_if,
 800e536:	6878      	ldr	r0, [r7, #4]
 800e538:	f04f 0101 	mov.w	r1, #1
 800e53c:	f000 ffae 	bl	800f49c <dwc_otg_set_param_en_multiple_tx_fifo>
					      dwc_param_en_multiple_tx_fifo_default);
	for (i = 0; i < 15; i++) {
 800e540:	f04f 0300 	mov.w	r3, #0
 800e544:	60fb      	str	r3, [r7, #12]
 800e546:	e009      	b.n	800e55c <dwc_otg_setup_params+0x164>
		dwc_otg_set_param_dev_perio_tx_fifo_size(core_if,
 800e548:	6878      	ldr	r0, [r7, #4]
 800e54a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e54e:	68fa      	ldr	r2, [r7, #12]
 800e550:	f000 ff44 	bl	800f3dc <dwc_otg_set_param_dev_perio_tx_fifo_size>
	dwc_otg_set_param_ts_dline(core_if, dwc_param_ts_dline_default);
	dwc_otg_set_param_i2c_enable(core_if, dwc_param_i2c_enable_default);
	dwc_otg_set_param_ulpi_fs_ls(core_if, dwc_param_ulpi_fs_ls_default);
	dwc_otg_set_param_en_multiple_tx_fifo(core_if,
					      dwc_param_en_multiple_tx_fifo_default);
	for (i = 0; i < 15; i++) {
 800e554:	68fb      	ldr	r3, [r7, #12]
 800e556:	f103 0301 	add.w	r3, r3, #1
 800e55a:	60fb      	str	r3, [r7, #12]
 800e55c:	68fb      	ldr	r3, [r7, #12]
 800e55e:	2b0e      	cmp	r3, #14
 800e560:	ddf2      	ble.n	800e548 <dwc_otg_setup_params+0x150>
		dwc_otg_set_param_dev_perio_tx_fifo_size(core_if,
							 dwc_param_dev_perio_tx_fifo_size_default,
							 i);
	}

	for (i = 0; i < 15; i++) {
 800e562:	f04f 0300 	mov.w	r3, #0
 800e566:	60fb      	str	r3, [r7, #12]
 800e568:	e009      	b.n	800e57e <dwc_otg_setup_params+0x186>
		dwc_otg_set_param_dev_tx_fifo_size(core_if,
 800e56a:	6878      	ldr	r0, [r7, #4]
 800e56c:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e570:	68fa      	ldr	r2, [r7, #12]
 800e572:	f000 ffd5 	bl	800f520 <dwc_otg_set_param_dev_tx_fifo_size>
		dwc_otg_set_param_dev_perio_tx_fifo_size(core_if,
							 dwc_param_dev_perio_tx_fifo_size_default,
							 i);
	}

	for (i = 0; i < 15; i++) {
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	f103 0301 	add.w	r3, r3, #1
 800e57c:	60fb      	str	r3, [r7, #12]
 800e57e:	68fb      	ldr	r3, [r7, #12]
 800e580:	2b0e      	cmp	r3, #14
 800e582:	ddf2      	ble.n	800e56a <dwc_otg_setup_params+0x172>
		dwc_otg_set_param_dev_tx_fifo_size(core_if,
						   dwc_param_dev_tx_fifo_size_default,
						   i);
	}
	dwc_otg_set_param_thr_ctl(core_if, dwc_param_thr_ctl_default);
 800e584:	6878      	ldr	r0, [r7, #4]
 800e586:	f04f 0100 	mov.w	r1, #0
 800e58a:	f001 f829 	bl	800f5e0 <dwc_otg_set_param_thr_ctl>
	dwc_otg_set_param_mpi_enable(core_if, dwc_param_mpi_enable_default);
 800e58e:	6878      	ldr	r0, [r7, #4]
 800e590:	f04f 0100 	mov.w	r1, #0
 800e594:	f001 f998 	bl	800f8c8 <dwc_otg_set_param_mpi_enable>
	dwc_otg_set_param_pti_enable(core_if, dwc_param_pti_enable_default);
 800e598:	6878      	ldr	r0, [r7, #4]
 800e59a:	f04f 0100 	mov.w	r1, #0
 800e59e:	f001 f951 	bl	800f844 <dwc_otg_set_param_pti_enable>
	dwc_otg_set_param_lpm_enable(core_if, dwc_param_lpm_enable_default);
 800e5a2:	6878      	ldr	r0, [r7, #4]
 800e5a4:	f04f 0101 	mov.w	r1, #1
 800e5a8:	f001 f862 	bl	800f670 <dwc_otg_set_param_lpm_enable>
	dwc_otg_set_param_ic_usb_cap(core_if, dwc_param_ic_usb_cap_default);
 800e5ac:	6878      	ldr	r0, [r7, #4]
 800e5ae:	f04f 0100 	mov.w	r1, #0
 800e5b2:	f001 fa0d 	bl	800f9d0 <dwc_otg_set_param_ic_usb_cap>
	dwc_otg_set_param_tx_thr_length(core_if,
 800e5b6:	6878      	ldr	r0, [r7, #4]
 800e5b8:	f04f 0140 	mov.w	r1, #64	; 0x40
 800e5bc:	f001 f89a 	bl	800f6f4 <dwc_otg_set_param_tx_thr_length>
					dwc_param_tx_thr_length_default);
	dwc_otg_set_param_rx_thr_length(core_if,
 800e5c0:	6878      	ldr	r0, [r7, #4]
 800e5c2:	f04f 0140 	mov.w	r1, #64	; 0x40
 800e5c6:	f001 f8bf 	bl	800f748 <dwc_otg_set_param_rx_thr_length>
					dwc_param_rx_thr_length_default);
	dwc_otg_set_param_ahb_thr_ratio(core_if,
 800e5ca:	6878      	ldr	r0, [r7, #4]
 800e5cc:	f04f 0100 	mov.w	r1, #0
 800e5d0:	f001 fa40 	bl	800fa54 <dwc_otg_set_param_ahb_thr_ratio>
					dwc_param_ahb_thr_ratio_default);
	dwc_otg_set_param_power_down(core_if, dwc_param_power_down_default);
 800e5d4:	6878      	ldr	r0, [r7, #4]
 800e5d6:	f04f 0100 	mov.w	r1, #0
 800e5da:	f001 faa1 	bl	800fb20 <dwc_otg_set_param_power_down>
	dwc_otg_set_param_reload_ctl(core_if, dwc_param_reload_ctl_default);
 800e5de:	6878      	ldr	r0, [r7, #4]
 800e5e0:	f04f 0100 	mov.w	r1, #0
 800e5e4:	f001 fae8 	bl	800fbb8 <dwc_otg_set_param_reload_ctl>
	dwc_otg_set_param_otg_ver(core_if, dwc_param_otg_ver_default);
 800e5e8:	6878      	ldr	r0, [r7, #4]
 800e5ea:	f04f 0101 	mov.w	r1, #1
 800e5ee:	f001 fb2f 	bl	800fc50 <dwc_otg_set_param_otg_ver>
	dwc_otg_set_param_adp_enable(core_if, dwc_param_adp_enable_default);
 800e5f2:	6878      	ldr	r0, [r7, #4]
 800e5f4:	f04f 0100 	mov.w	r1, #0
 800e5f8:	f001 f9a8 	bl	800f94c <dwc_otg_set_param_adp_enable>
	return 0;
 800e5fc:	f04f 0300 	mov.w	r3, #0
}
 800e600:	4618      	mov	r0, r3
 800e602:	f107 0710 	add.w	r7, r7, #16
 800e606:	46bd      	mov	sp, r7
 800e608:	bd80      	pop	{r7, pc}
 800e60a:	bf00      	nop

0800e60c <dwc_otg_is_dma_enable>:

uint8_t dwc_otg_is_dma_enable(dwc_otg_core_if_t * core_if)
{
 800e60c:	b480      	push	{r7}
 800e60e:	b083      	sub	sp, #12
 800e610:	af00      	add	r7, sp, #0
 800e612:	6078      	str	r0, [r7, #4]
	return core_if->dma_enable;
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
}
 800e61a:	4618      	mov	r0, r3
 800e61c:	f107 070c 	add.w	r7, r7, #12
 800e620:	46bd      	mov	sp, r7
 800e622:	bc80      	pop	{r7}
 800e624:	4770      	bx	lr
 800e626:	bf00      	nop

0800e628 <dwc_otg_set_param_otg_cap>:
		(((_param_) < (_low_)) || \
		((_param_) > (_high_)))

/* Parameter access functions */
int dwc_otg_set_param_otg_cap(dwc_otg_core_if_t * core_if, int32_t val)
{
 800e628:	b580      	push	{r7, lr}
 800e62a:	b084      	sub	sp, #16
 800e62c:	af00      	add	r7, sp, #0
 800e62e:	6078      	str	r0, [r7, #4]
 800e630:	6039      	str	r1, [r7, #0]
	int valid;
	int retval = 0;
 800e632:	f04f 0300 	mov.w	r3, #0
 800e636:	60bb      	str	r3, [r7, #8]
	if (DWC_OTG_PARAM_TEST(val, 0, 2)) {
 800e638:	683b      	ldr	r3, [r7, #0]
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	db02      	blt.n	800e644 <dwc_otg_set_param_otg_cap+0x1c>
 800e63e:	683b      	ldr	r3, [r7, #0]
 800e640:	2b02      	cmp	r3, #2
 800e642:	dd03      	ble.n	800e64c <dwc_otg_set_param_otg_cap+0x24>
		DWC_WARN("Wrong value for otg_cap parameter\n");
		DWC_WARN("otg_cap parameter must be 0,1 or 2\n");
		retval = -DWC_E_INVALID;
 800e644:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e648:	60bb      	str	r3, [r7, #8]
		goto out;
 800e64a:	e074      	b.n	800e736 <dwc_otg_set_param_otg_cap+0x10e>
	}

	valid = 1;
 800e64c:	f04f 0301 	mov.w	r3, #1
 800e650:	60fb      	str	r3, [r7, #12]
	switch (val) {
 800e652:	683b      	ldr	r3, [r7, #0]
 800e654:	2b01      	cmp	r3, #1
 800e656:	d00f      	beq.n	800e678 <dwc_otg_set_param_otg_cap+0x50>
 800e658:	2b02      	cmp	r3, #2
 800e65a:	d031      	beq.n	800e6c0 <dwc_otg_set_param_otg_cap+0x98>
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d134      	bne.n	800e6ca <dwc_otg_set_param_otg_cap+0xa2>
	case DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE:
		if (core_if->hwcfg2.b.op_mode !=
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e666:	f003 0307 	and.w	r3, r3, #7
 800e66a:	b2db      	uxtb	r3, r3
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d029      	beq.n	800e6c4 <dwc_otg_set_param_otg_cap+0x9c>
		    DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG)
			valid = 0;
 800e670:	f04f 0300 	mov.w	r3, #0
 800e674:	60fb      	str	r3, [r7, #12]
		break;
 800e676:	e025      	b.n	800e6c4 <dwc_otg_set_param_otg_cap+0x9c>
	case DWC_OTG_CAP_PARAM_SRP_ONLY_CAPABLE:
		if ((core_if->hwcfg2.b.op_mode !=
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e67e:	f003 0307 	and.w	r3, r3, #7
 800e682:	b2db      	uxtb	r3, r3
 800e684:	2b00      	cmp	r3, #0
 800e686:	d01f      	beq.n	800e6c8 <dwc_otg_set_param_otg_cap+0xa0>
		     DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG)
		    && (core_if->hwcfg2.b.op_mode !=
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e68e:	f003 0307 	and.w	r3, r3, #7
 800e692:	b2db      	uxtb	r3, r3
 800e694:	2b01      	cmp	r3, #1
 800e696:	d017      	beq.n	800e6c8 <dwc_otg_set_param_otg_cap+0xa0>
			DWC_HWCFG2_OP_MODE_SRP_ONLY_CAPABLE_OTG)
		    && (core_if->hwcfg2.b.op_mode !=
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e69e:	f003 0307 	and.w	r3, r3, #7
 800e6a2:	b2db      	uxtb	r3, r3
 800e6a4:	2b03      	cmp	r3, #3
 800e6a6:	d00f      	beq.n	800e6c8 <dwc_otg_set_param_otg_cap+0xa0>
			DWC_HWCFG2_OP_MODE_SRP_CAPABLE_DEVICE)
		    && (core_if->hwcfg2.b.op_mode !=
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e6ae:	f003 0307 	and.w	r3, r3, #7
 800e6b2:	b2db      	uxtb	r3, r3
 800e6b4:	2b05      	cmp	r3, #5
 800e6b6:	d007      	beq.n	800e6c8 <dwc_otg_set_param_otg_cap+0xa0>
			DWC_HWCFG2_OP_MODE_SRP_CAPABLE_HOST)) {
			valid = 0;
 800e6b8:	f04f 0300 	mov.w	r3, #0
 800e6bc:	60fb      	str	r3, [r7, #12]
		}
		break;
 800e6be:	e003      	b.n	800e6c8 <dwc_otg_set_param_otg_cap+0xa0>
	case DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE:
		/* always valid */
		break;
 800e6c0:	bf00      	nop
 800e6c2:	e002      	b.n	800e6ca <dwc_otg_set_param_otg_cap+0xa2>
	switch (val) {
	case DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE:
		if (core_if->hwcfg2.b.op_mode !=
		    DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG)
			valid = 0;
		break;
 800e6c4:	bf00      	nop
 800e6c6:	e000      	b.n	800e6ca <dwc_otg_set_param_otg_cap+0xa2>
			DWC_HWCFG2_OP_MODE_SRP_CAPABLE_DEVICE)
		    && (core_if->hwcfg2.b.op_mode !=
			DWC_HWCFG2_OP_MODE_SRP_CAPABLE_HOST)) {
			valid = 0;
		}
		break;
 800e6c8:	bf00      	nop
	case DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE:
		/* always valid */
		break;
	}
	if (!valid) {
 800e6ca:	68fb      	ldr	r3, [r7, #12]
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	d12e      	bne.n	800e72e <dwc_otg_set_param_otg_cap+0x106>
		if (dwc_otg_param_initialized(core_if->core_params->otg_cap)) {
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	685b      	ldr	r3, [r3, #4]
 800e6d6:	4618      	mov	r0, r3
 800e6d8:	f7ff fe7c 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for otg_cap paremter. Check HW configuration.\n",
			     val);
		}
		val =
		    (((core_if->hwcfg2.b.op_mode ==
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e6e2:	f003 0307 	and.w	r3, r3, #7
 800e6e6:	b2db      	uxtb	r3, r3
		if (dwc_otg_param_initialized(core_if->core_params->otg_cap)) {
			DWC_ERROR
			    ("%d invalid for otg_cap paremter. Check HW configuration.\n",
			     val);
		}
		val =
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d017      	beq.n	800e71c <dwc_otg_set_param_otg_cap+0xf4>
		    (((core_if->hwcfg2.b.op_mode ==
		       DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG)
		      || (core_if->hwcfg2.b.op_mode ==
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e6f2:	f003 0307 	and.w	r3, r3, #7
 800e6f6:	b2db      	uxtb	r3, r3
 800e6f8:	2b01      	cmp	r3, #1
 800e6fa:	d00f      	beq.n	800e71c <dwc_otg_set_param_otg_cap+0xf4>
			  DWC_HWCFG2_OP_MODE_SRP_ONLY_CAPABLE_OTG)
		      || (core_if->hwcfg2.b.op_mode ==
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e702:	f003 0307 	and.w	r3, r3, #7
 800e706:	b2db      	uxtb	r3, r3
 800e708:	2b03      	cmp	r3, #3
 800e70a:	d007      	beq.n	800e71c <dwc_otg_set_param_otg_cap+0xf4>
			  DWC_HWCFG2_OP_MODE_SRP_CAPABLE_DEVICE)
		      || (core_if->hwcfg2.b.op_mode ==
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e712:	f003 0307 	and.w	r3, r3, #7
 800e716:	b2db      	uxtb	r3, r3
 800e718:	2b05      	cmp	r3, #5
 800e71a:	d102      	bne.n	800e722 <dwc_otg_set_param_otg_cap+0xfa>
		if (dwc_otg_param_initialized(core_if->core_params->otg_cap)) {
			DWC_ERROR
			    ("%d invalid for otg_cap paremter. Check HW configuration.\n",
			     val);
		}
		val =
 800e71c:	f04f 0301 	mov.w	r3, #1
 800e720:	e001      	b.n	800e726 <dwc_otg_set_param_otg_cap+0xfe>
 800e722:	f04f 0302 	mov.w	r3, #2
 800e726:	603b      	str	r3, [r7, #0]
			  DWC_HWCFG2_OP_MODE_SRP_CAPABLE_DEVICE)
		      || (core_if->hwcfg2.b.op_mode ==
			  DWC_HWCFG2_OP_MODE_SRP_CAPABLE_HOST)) ?
		     DWC_OTG_CAP_PARAM_SRP_ONLY_CAPABLE :
		     DWC_OTG_CAP_PARAM_NO_HNP_SRP_CAPABLE);
		retval = -DWC_E_INVALID;
 800e728:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e72c:	60bb      	str	r3, [r7, #8]
	}

	core_if->core_params->otg_cap = val;
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	683a      	ldr	r2, [r7, #0]
 800e734:	605a      	str	r2, [r3, #4]
out:
	return retval;
 800e736:	68bb      	ldr	r3, [r7, #8]
}
 800e738:	4618      	mov	r0, r3
 800e73a:	f107 0710 	add.w	r7, r7, #16
 800e73e:	46bd      	mov	sp, r7
 800e740:	bd80      	pop	{r7, pc}
 800e742:	bf00      	nop

0800e744 <dwc_otg_get_param_otg_cap>:

int32_t dwc_otg_get_param_otg_cap(dwc_otg_core_if_t * core_if)
{
 800e744:	b480      	push	{r7}
 800e746:	b083      	sub	sp, #12
 800e748:	af00      	add	r7, sp, #0
 800e74a:	6078      	str	r0, [r7, #4]
	return core_if->core_params->otg_cap;
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	685b      	ldr	r3, [r3, #4]
}
 800e752:	4618      	mov	r0, r3
 800e754:	f107 070c 	add.w	r7, r7, #12
 800e758:	46bd      	mov	sp, r7
 800e75a:	bc80      	pop	{r7}
 800e75c:	4770      	bx	lr
 800e75e:	bf00      	nop

0800e760 <dwc_otg_set_param_opt>:

int dwc_otg_set_param_opt(dwc_otg_core_if_t * core_if, int32_t val)
{
 800e760:	b480      	push	{r7}
 800e762:	b083      	sub	sp, #12
 800e764:	af00      	add	r7, sp, #0
 800e766:	6078      	str	r0, [r7, #4]
 800e768:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800e76a:	683b      	ldr	r3, [r7, #0]
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	db02      	blt.n	800e776 <dwc_otg_set_param_opt+0x16>
 800e770:	683b      	ldr	r3, [r7, #0]
 800e772:	2b01      	cmp	r3, #1
 800e774:	dd02      	ble.n	800e77c <dwc_otg_set_param_opt+0x1c>
		DWC_WARN("Wrong value for opt parameter\n");
		return -DWC_E_INVALID;
 800e776:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e77a:	e005      	b.n	800e788 <dwc_otg_set_param_opt+0x28>
	}
	core_if->core_params->opt = val;
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	683a      	ldr	r2, [r7, #0]
 800e782:	601a      	str	r2, [r3, #0]
	return 0;
 800e784:	f04f 0300 	mov.w	r3, #0
}
 800e788:	4618      	mov	r0, r3
 800e78a:	f107 070c 	add.w	r7, r7, #12
 800e78e:	46bd      	mov	sp, r7
 800e790:	bc80      	pop	{r7}
 800e792:	4770      	bx	lr

0800e794 <dwc_otg_get_param_opt>:

int32_t dwc_otg_get_param_opt(dwc_otg_core_if_t * core_if)
{
 800e794:	b480      	push	{r7}
 800e796:	b083      	sub	sp, #12
 800e798:	af00      	add	r7, sp, #0
 800e79a:	6078      	str	r0, [r7, #4]
	return core_if->core_params->opt;
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	681b      	ldr	r3, [r3, #0]
 800e7a0:	681b      	ldr	r3, [r3, #0]
}
 800e7a2:	4618      	mov	r0, r3
 800e7a4:	f107 070c 	add.w	r7, r7, #12
 800e7a8:	46bd      	mov	sp, r7
 800e7aa:	bc80      	pop	{r7}
 800e7ac:	4770      	bx	lr
 800e7ae:	bf00      	nop

0800e7b0 <dwc_otg_set_param_dma_enable>:

int dwc_otg_set_param_dma_enable(dwc_otg_core_if_t * core_if, int32_t val)
{
 800e7b0:	b580      	push	{r7, lr}
 800e7b2:	b084      	sub	sp, #16
 800e7b4:	af00      	add	r7, sp, #0
 800e7b6:	6078      	str	r0, [r7, #4]
 800e7b8:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800e7ba:	f04f 0300 	mov.w	r3, #0
 800e7be:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800e7c0:	683b      	ldr	r3, [r7, #0]
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	db02      	blt.n	800e7cc <dwc_otg_set_param_dma_enable+0x1c>
 800e7c6:	683b      	ldr	r3, [r7, #0]
 800e7c8:	2b01      	cmp	r3, #1
 800e7ca:	dd02      	ble.n	800e7d2 <dwc_otg_set_param_dma_enable+0x22>
		DWC_WARN("Wrong value for dma enable\n");
		return -DWC_E_INVALID;
 800e7cc:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e7d0:	e023      	b.n	800e81a <dwc_otg_set_param_dma_enable+0x6a>
	}

	if ((val == 1) && (core_if->hwcfg2.b.architecture == 0)) {
 800e7d2:	683b      	ldr	r3, [r7, #0]
 800e7d4:	2b01      	cmp	r3, #1
 800e7d6:	d113      	bne.n	800e800 <dwc_otg_set_param_dma_enable+0x50>
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e7de:	f003 0318 	and.w	r3, r3, #24
 800e7e2:	b2db      	uxtb	r3, r3
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	d10b      	bne.n	800e800 <dwc_otg_set_param_dma_enable+0x50>
		if (dwc_otg_param_initialized(core_if->core_params->dma_enable)) {
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	681b      	ldr	r3, [r3, #0]
 800e7ec:	689b      	ldr	r3, [r3, #8]
 800e7ee:	4618      	mov	r0, r3
 800e7f0:	f7ff fdf0 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for dma_enable paremter. Check HW configuration.\n",
			     val);
		}
		val = 0;
 800e7f4:	f04f 0300 	mov.w	r3, #0
 800e7f8:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800e7fa:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e7fe:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->dma_enable = val;
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	681b      	ldr	r3, [r3, #0]
 800e804:	683a      	ldr	r2, [r7, #0]
 800e806:	609a      	str	r2, [r3, #8]
	if (val == 0) {
 800e808:	683b      	ldr	r3, [r7, #0]
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d104      	bne.n	800e818 <dwc_otg_set_param_dma_enable+0x68>
		dwc_otg_set_param_dma_desc_enable(core_if, 0);
 800e80e:	6878      	ldr	r0, [r7, #4]
 800e810:	f04f 0100 	mov.w	r1, #0
 800e814:	f000 f814 	bl	800e840 <dwc_otg_set_param_dma_desc_enable>
	}
	return retval;
 800e818:	68fb      	ldr	r3, [r7, #12]
}
 800e81a:	4618      	mov	r0, r3
 800e81c:	f107 0710 	add.w	r7, r7, #16
 800e820:	46bd      	mov	sp, r7
 800e822:	bd80      	pop	{r7, pc}

0800e824 <dwc_otg_get_param_dma_enable>:

int32_t dwc_otg_get_param_dma_enable(dwc_otg_core_if_t * core_if)
{
 800e824:	b480      	push	{r7}
 800e826:	b083      	sub	sp, #12
 800e828:	af00      	add	r7, sp, #0
 800e82a:	6078      	str	r0, [r7, #4]
	return core_if->core_params->dma_enable;
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	689b      	ldr	r3, [r3, #8]
}
 800e832:	4618      	mov	r0, r3
 800e834:	f107 070c 	add.w	r7, r7, #12
 800e838:	46bd      	mov	sp, r7
 800e83a:	bc80      	pop	{r7}
 800e83c:	4770      	bx	lr
 800e83e:	bf00      	nop

0800e840 <dwc_otg_set_param_dma_desc_enable>:

int dwc_otg_set_param_dma_desc_enable(dwc_otg_core_if_t * core_if, int32_t val)
{
 800e840:	b580      	push	{r7, lr}
 800e842:	b084      	sub	sp, #16
 800e844:	af00      	add	r7, sp, #0
 800e846:	6078      	str	r0, [r7, #4]
 800e848:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800e84a:	f04f 0300 	mov.w	r3, #0
 800e84e:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800e850:	683b      	ldr	r3, [r7, #0]
 800e852:	2b00      	cmp	r3, #0
 800e854:	db02      	blt.n	800e85c <dwc_otg_set_param_dma_desc_enable+0x1c>
 800e856:	683b      	ldr	r3, [r7, #0]
 800e858:	2b01      	cmp	r3, #1
 800e85a:	dd02      	ble.n	800e862 <dwc_otg_set_param_dma_desc_enable+0x22>
		DWC_WARN("Wrong value for dma_enable\n");
		DWC_WARN("dma_desc_enable must be 0 or 1\n");
		return -DWC_E_INVALID;
 800e85c:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e860:	e021      	b.n	800e8a6 <dwc_otg_set_param_dma_desc_enable+0x66>
	}

	if ((val == 1)
 800e862:	683b      	ldr	r3, [r7, #0]
 800e864:	2b01      	cmp	r3, #1
 800e866:	d119      	bne.n	800e89c <dwc_otg_set_param_dma_desc_enable+0x5c>
	    && ((dwc_otg_get_param_dma_enable(core_if) == 0)
 800e868:	6878      	ldr	r0, [r7, #4]
 800e86a:	f7ff ffdb 	bl	800e824 <dwc_otg_get_param_dma_enable>
 800e86e:	4603      	mov	r3, r0
 800e870:	2b00      	cmp	r3, #0
 800e872:	d007      	beq.n	800e884 <dwc_otg_set_param_dma_desc_enable+0x44>
		|| (core_if->hwcfg4.b.desc_dma == 0))) {
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800e87a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e87e:	b2db      	uxtb	r3, r3
 800e880:	2b00      	cmp	r3, #0
 800e882:	d10b      	bne.n	800e89c <dwc_otg_set_param_dma_desc_enable+0x5c>
		if (dwc_otg_param_initialized
		    (core_if->core_params->dma_desc_enable)) {
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	68db      	ldr	r3, [r3, #12]
 800e88a:	4618      	mov	r0, r3
 800e88c:	f7ff fda2 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for dma_desc_enable paremter. Check HW configuration.\n",
			     val);
		}
		val = 0;
 800e890:	f04f 0300 	mov.w	r3, #0
 800e894:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800e896:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e89a:	60fb      	str	r3, [r7, #12]
	}
	core_if->core_params->dma_desc_enable = val;
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	683a      	ldr	r2, [r7, #0]
 800e8a2:	60da      	str	r2, [r3, #12]
	return retval;
 800e8a4:	68fb      	ldr	r3, [r7, #12]
}
 800e8a6:	4618      	mov	r0, r3
 800e8a8:	f107 0710 	add.w	r7, r7, #16
 800e8ac:	46bd      	mov	sp, r7
 800e8ae:	bd80      	pop	{r7, pc}

0800e8b0 <dwc_otg_get_param_dma_desc_enable>:

int32_t dwc_otg_get_param_dma_desc_enable(dwc_otg_core_if_t * core_if)
{
 800e8b0:	b480      	push	{r7}
 800e8b2:	b083      	sub	sp, #12
 800e8b4:	af00      	add	r7, sp, #0
 800e8b6:	6078      	str	r0, [r7, #4]
	return core_if->core_params->dma_desc_enable;
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	681b      	ldr	r3, [r3, #0]
 800e8bc:	68db      	ldr	r3, [r3, #12]
}
 800e8be:	4618      	mov	r0, r3
 800e8c0:	f107 070c 	add.w	r7, r7, #12
 800e8c4:	46bd      	mov	sp, r7
 800e8c6:	bc80      	pop	{r7}
 800e8c8:	4770      	bx	lr
 800e8ca:	bf00      	nop

0800e8cc <dwc_otg_set_param_host_support_fs_ls_low_power>:

int dwc_otg_set_param_host_support_fs_ls_low_power(dwc_otg_core_if_t * core_if,
						   int32_t val)
{
 800e8cc:	b480      	push	{r7}
 800e8ce:	b083      	sub	sp, #12
 800e8d0:	af00      	add	r7, sp, #0
 800e8d2:	6078      	str	r0, [r7, #4]
 800e8d4:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800e8d6:	683b      	ldr	r3, [r7, #0]
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	db02      	blt.n	800e8e2 <dwc_otg_set_param_host_support_fs_ls_low_power+0x16>
 800e8dc:	683b      	ldr	r3, [r7, #0]
 800e8de:	2b01      	cmp	r3, #1
 800e8e0:	dd02      	ble.n	800e8e8 <dwc_otg_set_param_host_support_fs_ls_low_power+0x1c>
		DWC_WARN("Wrong value for host_support_fs_low_power\n");
		DWC_WARN("host_support_fs_low_power must be 0 or 1\n");
		return -DWC_E_INVALID;
 800e8e2:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e8e6:	e005      	b.n	800e8f4 <dwc_otg_set_param_host_support_fs_ls_low_power+0x28>
	}
	core_if->core_params->host_support_fs_ls_low_power = val;
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	683a      	ldr	r2, [r7, #0]
 800e8ee:	619a      	str	r2, [r3, #24]
	return 0;
 800e8f0:	f04f 0300 	mov.w	r3, #0
}
 800e8f4:	4618      	mov	r0, r3
 800e8f6:	f107 070c 	add.w	r7, r7, #12
 800e8fa:	46bd      	mov	sp, r7
 800e8fc:	bc80      	pop	{r7}
 800e8fe:	4770      	bx	lr

0800e900 <dwc_otg_get_param_host_support_fs_ls_low_power>:

int32_t dwc_otg_get_param_host_support_fs_ls_low_power(dwc_otg_core_if_t *
						       core_if)
{
 800e900:	b480      	push	{r7}
 800e902:	b083      	sub	sp, #12
 800e904:	af00      	add	r7, sp, #0
 800e906:	6078      	str	r0, [r7, #4]
	return core_if->core_params->host_support_fs_ls_low_power;
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	699b      	ldr	r3, [r3, #24]
}
 800e90e:	4618      	mov	r0, r3
 800e910:	f107 070c 	add.w	r7, r7, #12
 800e914:	46bd      	mov	sp, r7
 800e916:	bc80      	pop	{r7}
 800e918:	4770      	bx	lr
 800e91a:	bf00      	nop

0800e91c <dwc_otg_set_param_enable_dynamic_fifo>:

int dwc_otg_set_param_enable_dynamic_fifo(dwc_otg_core_if_t * core_if,
					  int32_t val)
{
 800e91c:	b580      	push	{r7, lr}
 800e91e:	b084      	sub	sp, #16
 800e920:	af00      	add	r7, sp, #0
 800e922:	6078      	str	r0, [r7, #4]
 800e924:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800e926:	f04f 0300 	mov.w	r3, #0
 800e92a:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800e92c:	683b      	ldr	r3, [r7, #0]
 800e92e:	2b00      	cmp	r3, #0
 800e930:	db02      	blt.n	800e938 <dwc_otg_set_param_enable_dynamic_fifo+0x1c>
 800e932:	683b      	ldr	r3, [r7, #0]
 800e934:	2b01      	cmp	r3, #1
 800e936:	dd02      	ble.n	800e93e <dwc_otg_set_param_enable_dynamic_fifo+0x22>
		DWC_WARN("Wrong value for enable_dynamic_fifo\n");
		DWC_WARN("enable_dynamic_fifo must be 0 or 1\n");
		return -DWC_E_INVALID;
 800e938:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e93c:	e01b      	b.n	800e976 <dwc_otg_set_param_enable_dynamic_fifo+0x5a>
	}

	if ((val == 1) && (core_if->hwcfg2.b.dynamic_fifo == 0)) {
 800e93e:	683b      	ldr	r3, [r7, #0]
 800e940:	2b01      	cmp	r3, #1
 800e942:	d113      	bne.n	800e96c <dwc_otg_set_param_enable_dynamic_fifo+0x50>
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800e94a:	f003 0308 	and.w	r3, r3, #8
 800e94e:	b2db      	uxtb	r3, r3
 800e950:	2b00      	cmp	r3, #0
 800e952:	d10b      	bne.n	800e96c <dwc_otg_set_param_enable_dynamic_fifo+0x50>
		if (dwc_otg_param_initialized
		    (core_if->core_params->enable_dynamic_fifo)) {
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	6a1b      	ldr	r3, [r3, #32]
 800e95a:	4618      	mov	r0, r3
 800e95c:	f7ff fd3a 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for enable_dynamic_fifo paremter. Check HW configuration.\n",
			     val);
		}
		val = 0;
 800e960:	f04f 0300 	mov.w	r3, #0
 800e964:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800e966:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e96a:	60fb      	str	r3, [r7, #12]
	}
	core_if->core_params->enable_dynamic_fifo = val;
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	683a      	ldr	r2, [r7, #0]
 800e972:	621a      	str	r2, [r3, #32]
	return retval;
 800e974:	68fb      	ldr	r3, [r7, #12]
}
 800e976:	4618      	mov	r0, r3
 800e978:	f107 0710 	add.w	r7, r7, #16
 800e97c:	46bd      	mov	sp, r7
 800e97e:	bd80      	pop	{r7, pc}

0800e980 <dwc_otg_get_param_enable_dynamic_fifo>:

int32_t dwc_otg_get_param_enable_dynamic_fifo(dwc_otg_core_if_t * core_if)
{
 800e980:	b480      	push	{r7}
 800e982:	b083      	sub	sp, #12
 800e984:	af00      	add	r7, sp, #0
 800e986:	6078      	str	r0, [r7, #4]
	return core_if->core_params->enable_dynamic_fifo;
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	681b      	ldr	r3, [r3, #0]
 800e98c:	6a1b      	ldr	r3, [r3, #32]
}
 800e98e:	4618      	mov	r0, r3
 800e990:	f107 070c 	add.w	r7, r7, #12
 800e994:	46bd      	mov	sp, r7
 800e996:	bc80      	pop	{r7}
 800e998:	4770      	bx	lr
 800e99a:	bf00      	nop

0800e99c <dwc_otg_set_param_data_fifo_size>:

int dwc_otg_set_param_data_fifo_size(dwc_otg_core_if_t * core_if, int32_t val)
{
 800e99c:	b580      	push	{r7, lr}
 800e99e:	b084      	sub	sp, #16
 800e9a0:	af00      	add	r7, sp, #0
 800e9a2:	6078      	str	r0, [r7, #4]
 800e9a4:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800e9a6:	f04f 0300 	mov.w	r3, #0
 800e9aa:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 32, 32768)) {
 800e9ac:	683b      	ldr	r3, [r7, #0]
 800e9ae:	2b1f      	cmp	r3, #31
 800e9b0:	dd03      	ble.n	800e9ba <dwc_otg_set_param_data_fifo_size+0x1e>
 800e9b2:	683b      	ldr	r3, [r7, #0]
 800e9b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e9b8:	dd02      	ble.n	800e9c0 <dwc_otg_set_param_data_fifo_size+0x24>
		DWC_WARN("Wrong value for data_fifo_size\n");
		DWC_WARN("data_fifo_size must be 32-32768\n");
		return -DWC_E_INVALID;
 800e9ba:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e9be:	e018      	b.n	800e9f2 <dwc_otg_set_param_data_fifo_size+0x56>
	}

	if (val > core_if->hwcfg3.b.dfifo_depth) {
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800e9c6:	461a      	mov	r2, r3
 800e9c8:	683b      	ldr	r3, [r7, #0]
 800e9ca:	429a      	cmp	r2, r3
 800e9cc:	da0c      	bge.n	800e9e8 <dwc_otg_set_param_data_fifo_size+0x4c>
		if (dwc_otg_param_initialized
		    (core_if->core_params->data_fifo_size)) {
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	681b      	ldr	r3, [r3, #0]
 800e9d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9d4:	4618      	mov	r0, r3
 800e9d6:	f7ff fcfd 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for data_fifo_size parameter. Check HW configuration.\n",
			     val);
		}
		val = core_if->hwcfg3.b.dfifo_depth;
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800e9e0:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800e9e2:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800e9e6:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->data_fifo_size = val;
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	681b      	ldr	r3, [r3, #0]
 800e9ec:	683a      	ldr	r2, [r7, #0]
 800e9ee:	625a      	str	r2, [r3, #36]	; 0x24
	return retval;
 800e9f0:	68fb      	ldr	r3, [r7, #12]
}
 800e9f2:	4618      	mov	r0, r3
 800e9f4:	f107 0710 	add.w	r7, r7, #16
 800e9f8:	46bd      	mov	sp, r7
 800e9fa:	bd80      	pop	{r7, pc}

0800e9fc <dwc_otg_get_param_data_fifo_size>:

int32_t dwc_otg_get_param_data_fifo_size(dwc_otg_core_if_t * core_if)
{
 800e9fc:	b480      	push	{r7}
 800e9fe:	b083      	sub	sp, #12
 800ea00:	af00      	add	r7, sp, #0
 800ea02:	6078      	str	r0, [r7, #4]
	return core_if->core_params->data_fifo_size;
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800ea0a:	4618      	mov	r0, r3
 800ea0c:	f107 070c 	add.w	r7, r7, #12
 800ea10:	46bd      	mov	sp, r7
 800ea12:	bc80      	pop	{r7}
 800ea14:	4770      	bx	lr
 800ea16:	bf00      	nop

0800ea18 <dwc_otg_set_param_dev_rx_fifo_size>:

int dwc_otg_set_param_dev_rx_fifo_size(dwc_otg_core_if_t * core_if, int32_t val)
{
 800ea18:	b590      	push	{r4, r7, lr}
 800ea1a:	b085      	sub	sp, #20
 800ea1c:	af00      	add	r7, sp, #0
 800ea1e:	6078      	str	r0, [r7, #4]
 800ea20:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800ea22:	f04f 0300 	mov.w	r3, #0
 800ea26:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 16, 32768)) {
 800ea28:	683b      	ldr	r3, [r7, #0]
 800ea2a:	2b0f      	cmp	r3, #15
 800ea2c:	dd03      	ble.n	800ea36 <dwc_otg_set_param_dev_rx_fifo_size+0x1e>
 800ea2e:	683b      	ldr	r3, [r7, #0]
 800ea30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ea34:	dd02      	ble.n	800ea3c <dwc_otg_set_param_dev_rx_fifo_size+0x24>
		DWC_WARN("Wrong value for dev_rx_fifo_size\n");
		DWC_WARN("dev_rx_fifo_size must be 16-32768\n");
		return -DWC_E_INVALID;
 800ea36:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ea3a:	e021      	b.n	800ea80 <dwc_otg_set_param_dev_rx_fifo_size+0x68>
	}

	if (val > DWC_READ_REG32(&core_if->core_global_regs->grxfsiz)) {
 800ea3c:	683c      	ldr	r4, [r7, #0]
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	685b      	ldr	r3, [r3, #4]
 800ea42:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800ea46:	4618      	mov	r0, r3
 800ea48:	f7f9 f8fc 	bl	8007c44 <DWC_READ_REG32>
 800ea4c:	4603      	mov	r3, r0
 800ea4e:	429c      	cmp	r4, r3
 800ea50:	d911      	bls.n	800ea76 <dwc_otg_set_param_dev_rx_fifo_size+0x5e>
		if (dwc_otg_param_initialized(core_if->core_params->dev_rx_fifo_size)) {
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	681b      	ldr	r3, [r3, #0]
 800ea56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea58:	4618      	mov	r0, r3
 800ea5a:	f7ff fcbb 	bl	800e3d4 <dwc_otg_param_initialized>
		DWC_WARN("%d invalid for dev_rx_fifo_size parameter\n", val);
		}
		val = DWC_READ_REG32(&core_if->core_global_regs->grxfsiz);
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	685b      	ldr	r3, [r3, #4]
 800ea62:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800ea66:	4618      	mov	r0, r3
 800ea68:	f7f9 f8ec 	bl	8007c44 <DWC_READ_REG32>
 800ea6c:	4603      	mov	r3, r0
 800ea6e:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800ea70:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ea74:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->dev_rx_fifo_size = val;
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	681b      	ldr	r3, [r3, #0]
 800ea7a:	683a      	ldr	r2, [r7, #0]
 800ea7c:	629a      	str	r2, [r3, #40]	; 0x28
	return retval;
 800ea7e:	68fb      	ldr	r3, [r7, #12]
}
 800ea80:	4618      	mov	r0, r3
 800ea82:	f107 0714 	add.w	r7, r7, #20
 800ea86:	46bd      	mov	sp, r7
 800ea88:	bd90      	pop	{r4, r7, pc}
 800ea8a:	bf00      	nop

0800ea8c <dwc_otg_get_param_dev_rx_fifo_size>:

int32_t dwc_otg_get_param_dev_rx_fifo_size(dwc_otg_core_if_t * core_if)
{
 800ea8c:	b480      	push	{r7}
 800ea8e:	b083      	sub	sp, #12
 800ea90:	af00      	add	r7, sp, #0
 800ea92:	6078      	str	r0, [r7, #4]
	return core_if->core_params->dev_rx_fifo_size;
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	681b      	ldr	r3, [r3, #0]
 800ea98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 800ea9a:	4618      	mov	r0, r3
 800ea9c:	f107 070c 	add.w	r7, r7, #12
 800eaa0:	46bd      	mov	sp, r7
 800eaa2:	bc80      	pop	{r7}
 800eaa4:	4770      	bx	lr
 800eaa6:	bf00      	nop

0800eaa8 <dwc_otg_set_param_dev_nperio_tx_fifo_size>:

int dwc_otg_set_param_dev_nperio_tx_fifo_size(dwc_otg_core_if_t * core_if,
					      int32_t val)
{
 800eaa8:	b590      	push	{r4, r7, lr}
 800eaaa:	b085      	sub	sp, #20
 800eaac:	af00      	add	r7, sp, #0
 800eaae:	6078      	str	r0, [r7, #4]
 800eab0:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800eab2:	f04f 0300 	mov.w	r3, #0
 800eab6:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 16, 32768)) {
 800eab8:	683b      	ldr	r3, [r7, #0]
 800eaba:	2b0f      	cmp	r3, #15
 800eabc:	dd03      	ble.n	800eac6 <dwc_otg_set_param_dev_nperio_tx_fifo_size+0x1e>
 800eabe:	683b      	ldr	r3, [r7, #0]
 800eac0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800eac4:	dd02      	ble.n	800eacc <dwc_otg_set_param_dev_nperio_tx_fifo_size+0x24>
		DWC_WARN("Wrong value for dev_nperio_tx_fifo\n");
		DWC_WARN("dev_nperio_tx_fifo must be 16-32768\n");
		return -DWC_E_INVALID;
 800eac6:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800eaca:	e025      	b.n	800eb18 <dwc_otg_set_param_dev_nperio_tx_fifo_size+0x70>
	}

	if (val > (DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz) >> 16)) {
 800eacc:	683c      	ldr	r4, [r7, #0]
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	685b      	ldr	r3, [r3, #4]
 800ead2:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800ead6:	4618      	mov	r0, r3
 800ead8:	f7f9 f8b4 	bl	8007c44 <DWC_READ_REG32>
 800eadc:	4603      	mov	r3, r0
 800eade:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800eae2:	429c      	cmp	r4, r3
 800eae4:	d913      	bls.n	800eb0e <dwc_otg_set_param_dev_nperio_tx_fifo_size+0x66>
		if (dwc_otg_param_initialized
		    (core_if->core_params->dev_nperio_tx_fifo_size)) {
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eaec:	4618      	mov	r0, r3
 800eaee:	f7ff fc71 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for dev_nperio_tx_fifo_size. Check HW configuration.\n",
			     val);
		}
		val =
		    (DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz) >>
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	685b      	ldr	r3, [r3, #4]
 800eaf6:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800eafa:	4618      	mov	r0, r3
 800eafc:	f7f9 f8a2 	bl	8007c44 <DWC_READ_REG32>
 800eb00:	4603      	mov	r3, r0
 800eb02:	ea4f 4313 	mov.w	r3, r3, lsr #16
		    (core_if->core_params->dev_nperio_tx_fifo_size)) {
			DWC_ERROR
			    ("%d invalid for dev_nperio_tx_fifo_size. Check HW configuration.\n",
			     val);
		}
		val =
 800eb06:	603b      	str	r3, [r7, #0]
		    (DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz) >>
		     16);
		retval = -DWC_E_INVALID;
 800eb08:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800eb0c:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->dev_nperio_tx_fifo_size = val;
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	681b      	ldr	r3, [r3, #0]
 800eb12:	683a      	ldr	r2, [r7, #0]
 800eb14:	62da      	str	r2, [r3, #44]	; 0x2c
	return retval;
 800eb16:	68fb      	ldr	r3, [r7, #12]
}
 800eb18:	4618      	mov	r0, r3
 800eb1a:	f107 0714 	add.w	r7, r7, #20
 800eb1e:	46bd      	mov	sp, r7
 800eb20:	bd90      	pop	{r4, r7, pc}
 800eb22:	bf00      	nop

0800eb24 <dwc_otg_get_param_dev_nperio_tx_fifo_size>:

int32_t dwc_otg_get_param_dev_nperio_tx_fifo_size(dwc_otg_core_if_t * core_if)
{
 800eb24:	b480      	push	{r7}
 800eb26:	b083      	sub	sp, #12
 800eb28:	af00      	add	r7, sp, #0
 800eb2a:	6078      	str	r0, [r7, #4]
	return core_if->core_params->dev_nperio_tx_fifo_size;
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	681b      	ldr	r3, [r3, #0]
 800eb30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
 800eb32:	4618      	mov	r0, r3
 800eb34:	f107 070c 	add.w	r7, r7, #12
 800eb38:	46bd      	mov	sp, r7
 800eb3a:	bc80      	pop	{r7}
 800eb3c:	4770      	bx	lr
 800eb3e:	bf00      	nop

0800eb40 <dwc_otg_set_param_host_rx_fifo_size>:

int dwc_otg_set_param_host_rx_fifo_size(dwc_otg_core_if_t * core_if,
					int32_t val)
{
 800eb40:	b590      	push	{r4, r7, lr}
 800eb42:	b085      	sub	sp, #20
 800eb44:	af00      	add	r7, sp, #0
 800eb46:	6078      	str	r0, [r7, #4]
 800eb48:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800eb4a:	f04f 0300 	mov.w	r3, #0
 800eb4e:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 16, 32768)) {
 800eb50:	683b      	ldr	r3, [r7, #0]
 800eb52:	2b0f      	cmp	r3, #15
 800eb54:	dd03      	ble.n	800eb5e <dwc_otg_set_param_host_rx_fifo_size+0x1e>
 800eb56:	683b      	ldr	r3, [r7, #0]
 800eb58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800eb5c:	dd02      	ble.n	800eb64 <dwc_otg_set_param_host_rx_fifo_size+0x24>
		DWC_WARN("Wrong value for host_rx_fifo_size\n");
		DWC_WARN("host_rx_fifo_size must be 16-32768\n");
		return -DWC_E_INVALID;
 800eb5e:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800eb62:	e021      	b.n	800eba8 <dwc_otg_set_param_host_rx_fifo_size+0x68>
	}

	if (val > DWC_READ_REG32(&core_if->core_global_regs->grxfsiz)) {
 800eb64:	683c      	ldr	r4, [r7, #0]
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	685b      	ldr	r3, [r3, #4]
 800eb6a:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800eb6e:	4618      	mov	r0, r3
 800eb70:	f7f9 f868 	bl	8007c44 <DWC_READ_REG32>
 800eb74:	4603      	mov	r3, r0
 800eb76:	429c      	cmp	r4, r3
 800eb78:	d911      	bls.n	800eb9e <dwc_otg_set_param_host_rx_fifo_size+0x5e>
		if (dwc_otg_param_initialized
		    (core_if->core_params->host_rx_fifo_size)) {
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	681b      	ldr	r3, [r3, #0]
 800eb7e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800eb80:	4618      	mov	r0, r3
 800eb82:	f7ff fc27 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for host_rx_fifo_size. Check HW configuration.\n",
			     val);
		}
		val = DWC_READ_REG32(&core_if->core_global_regs->grxfsiz);
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	685b      	ldr	r3, [r3, #4]
 800eb8a:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800eb8e:	4618      	mov	r0, r3
 800eb90:	f7f9 f858 	bl	8007c44 <DWC_READ_REG32>
 800eb94:	4603      	mov	r3, r0
 800eb96:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800eb98:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800eb9c:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->host_rx_fifo_size = val;
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	681b      	ldr	r3, [r3, #0]
 800eba2:	683a      	ldr	r2, [r7, #0]
 800eba4:	66da      	str	r2, [r3, #108]	; 0x6c
	return retval;
 800eba6:	68fb      	ldr	r3, [r7, #12]

}
 800eba8:	4618      	mov	r0, r3
 800ebaa:	f107 0714 	add.w	r7, r7, #20
 800ebae:	46bd      	mov	sp, r7
 800ebb0:	bd90      	pop	{r4, r7, pc}
 800ebb2:	bf00      	nop

0800ebb4 <dwc_otg_get_param_host_rx_fifo_size>:

int32_t dwc_otg_get_param_host_rx_fifo_size(dwc_otg_core_if_t * core_if)
{
 800ebb4:	b480      	push	{r7}
 800ebb6:	b083      	sub	sp, #12
 800ebb8:	af00      	add	r7, sp, #0
 800ebba:	6078      	str	r0, [r7, #4]
	return core_if->core_params->host_rx_fifo_size;
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	681b      	ldr	r3, [r3, #0]
 800ebc0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
}
 800ebc2:	4618      	mov	r0, r3
 800ebc4:	f107 070c 	add.w	r7, r7, #12
 800ebc8:	46bd      	mov	sp, r7
 800ebca:	bc80      	pop	{r7}
 800ebcc:	4770      	bx	lr
 800ebce:	bf00      	nop

0800ebd0 <dwc_otg_set_param_host_nperio_tx_fifo_size>:

int dwc_otg_set_param_host_nperio_tx_fifo_size(dwc_otg_core_if_t * core_if,
					       int32_t val)
{
 800ebd0:	b590      	push	{r4, r7, lr}
 800ebd2:	b085      	sub	sp, #20
 800ebd4:	af00      	add	r7, sp, #0
 800ebd6:	6078      	str	r0, [r7, #4]
 800ebd8:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800ebda:	f04f 0300 	mov.w	r3, #0
 800ebde:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 16, 32768)) {
 800ebe0:	683b      	ldr	r3, [r7, #0]
 800ebe2:	2b0f      	cmp	r3, #15
 800ebe4:	dd03      	ble.n	800ebee <dwc_otg_set_param_host_nperio_tx_fifo_size+0x1e>
 800ebe6:	683b      	ldr	r3, [r7, #0]
 800ebe8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ebec:	dd02      	ble.n	800ebf4 <dwc_otg_set_param_host_nperio_tx_fifo_size+0x24>
		DWC_WARN("Wrong value for host_nperio_tx_fifo_size\n");
		DWC_WARN("host_nperio_tx_fifo_size must be 16-32768\n");
		return -DWC_E_INVALID;
 800ebee:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ebf2:	e025      	b.n	800ec40 <dwc_otg_set_param_host_nperio_tx_fifo_size+0x70>
	}

	if (val > (DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz) >> 16)) {
 800ebf4:	683c      	ldr	r4, [r7, #0]
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	685b      	ldr	r3, [r3, #4]
 800ebfa:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800ebfe:	4618      	mov	r0, r3
 800ec00:	f7f9 f820 	bl	8007c44 <DWC_READ_REG32>
 800ec04:	4603      	mov	r3, r0
 800ec06:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800ec0a:	429c      	cmp	r4, r3
 800ec0c:	d913      	bls.n	800ec36 <dwc_otg_set_param_host_nperio_tx_fifo_size+0x66>
		if (dwc_otg_param_initialized
		    (core_if->core_params->host_nperio_tx_fifo_size)) {
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	681b      	ldr	r3, [r3, #0]
 800ec12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ec14:	4618      	mov	r0, r3
 800ec16:	f7ff fbdd 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for host_nperio_tx_fifo_size. Check HW configuration.\n",
			     val);
		}
		val =
		    (DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz) >>
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	685b      	ldr	r3, [r3, #4]
 800ec1e:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800ec22:	4618      	mov	r0, r3
 800ec24:	f7f9 f80e 	bl	8007c44 <DWC_READ_REG32>
 800ec28:	4603      	mov	r3, r0
 800ec2a:	ea4f 4313 	mov.w	r3, r3, lsr #16
		    (core_if->core_params->host_nperio_tx_fifo_size)) {
			DWC_ERROR
			    ("%d invalid for host_nperio_tx_fifo_size. Check HW configuration.\n",
			     val);
		}
		val =
 800ec2e:	603b      	str	r3, [r7, #0]
		    (DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz) >>
		     16);
		retval = -DWC_E_INVALID;
 800ec30:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ec34:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->host_nperio_tx_fifo_size = val;
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	681b      	ldr	r3, [r3, #0]
 800ec3a:	683a      	ldr	r2, [r7, #0]
 800ec3c:	671a      	str	r2, [r3, #112]	; 0x70
	return retval;
 800ec3e:	68fb      	ldr	r3, [r7, #12]
}
 800ec40:	4618      	mov	r0, r3
 800ec42:	f107 0714 	add.w	r7, r7, #20
 800ec46:	46bd      	mov	sp, r7
 800ec48:	bd90      	pop	{r4, r7, pc}
 800ec4a:	bf00      	nop

0800ec4c <dwc_otg_get_param_host_nperio_tx_fifo_size>:

int32_t dwc_otg_get_param_host_nperio_tx_fifo_size(dwc_otg_core_if_t * core_if)
{
 800ec4c:	b480      	push	{r7}
 800ec4e:	b083      	sub	sp, #12
 800ec50:	af00      	add	r7, sp, #0
 800ec52:	6078      	str	r0, [r7, #4]
	return core_if->core_params->host_nperio_tx_fifo_size;
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
}
 800ec5a:	4618      	mov	r0, r3
 800ec5c:	f107 070c 	add.w	r7, r7, #12
 800ec60:	46bd      	mov	sp, r7
 800ec62:	bc80      	pop	{r7}
 800ec64:	4770      	bx	lr
 800ec66:	bf00      	nop

0800ec68 <dwc_otg_set_param_host_perio_tx_fifo_size>:

int dwc_otg_set_param_host_perio_tx_fifo_size(dwc_otg_core_if_t * core_if,
					      int32_t val)
{
 800ec68:	b590      	push	{r4, r7, lr}
 800ec6a:	b085      	sub	sp, #20
 800ec6c:	af00      	add	r7, sp, #0
 800ec6e:	6078      	str	r0, [r7, #4]
 800ec70:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800ec72:	f04f 0300 	mov.w	r3, #0
 800ec76:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 16, 32768)) {
 800ec78:	683b      	ldr	r3, [r7, #0]
 800ec7a:	2b0f      	cmp	r3, #15
 800ec7c:	dd03      	ble.n	800ec86 <dwc_otg_set_param_host_perio_tx_fifo_size+0x1e>
 800ec7e:	683b      	ldr	r3, [r7, #0]
 800ec80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ec84:	dd02      	ble.n	800ec8c <dwc_otg_set_param_host_perio_tx_fifo_size+0x24>
		DWC_WARN("Wrong value for host_perio_tx_fifo_size\n");
		DWC_WARN("host_perio_tx_fifo_size must be 16-32768\n");
		return -DWC_E_INVALID;
 800ec86:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ec8a:	e025      	b.n	800ecd8 <dwc_otg_set_param_host_perio_tx_fifo_size+0x70>
	}

	if (val >
 800ec8c:	683c      	ldr	r4, [r7, #0]
	    ((DWC_READ_REG32(&core_if->core_global_regs->hptxfsiz) >> 16))) {
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	685b      	ldr	r3, [r3, #4]
 800ec92:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800ec96:	4618      	mov	r0, r3
 800ec98:	f7f8 ffd4 	bl	8007c44 <DWC_READ_REG32>
 800ec9c:	4603      	mov	r3, r0
 800ec9e:	ea4f 4313 	mov.w	r3, r3, lsr #16
		DWC_WARN("Wrong value for host_perio_tx_fifo_size\n");
		DWC_WARN("host_perio_tx_fifo_size must be 16-32768\n");
		return -DWC_E_INVALID;
	}

	if (val >
 800eca2:	429c      	cmp	r4, r3
 800eca4:	d913      	bls.n	800ecce <dwc_otg_set_param_host_perio_tx_fifo_size+0x66>
	    ((DWC_READ_REG32(&core_if->core_global_regs->hptxfsiz) >> 16))) {
		if (dwc_otg_param_initialized
		    (core_if->core_params->host_perio_tx_fifo_size)) {
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	681b      	ldr	r3, [r3, #0]
 800ecaa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ecac:	4618      	mov	r0, r3
 800ecae:	f7ff fb91 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for host_perio_tx_fifo_size. Check HW configuration.\n",
			     val);
		}
		val =
		    (DWC_READ_REG32(&core_if->core_global_regs->hptxfsiz) >>
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	685b      	ldr	r3, [r3, #4]
 800ecb6:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800ecba:	4618      	mov	r0, r3
 800ecbc:	f7f8 ffc2 	bl	8007c44 <DWC_READ_REG32>
 800ecc0:	4603      	mov	r3, r0
 800ecc2:	ea4f 4313 	mov.w	r3, r3, lsr #16
		    (core_if->core_params->host_perio_tx_fifo_size)) {
			DWC_ERROR
			    ("%d invalid for host_perio_tx_fifo_size. Check HW configuration.\n",
			     val);
		}
		val =
 800ecc6:	603b      	str	r3, [r7, #0]
		    (DWC_READ_REG32(&core_if->core_global_regs->hptxfsiz) >>
		     16);
		retval = -DWC_E_INVALID;
 800ecc8:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800eccc:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->host_perio_tx_fifo_size = val;
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	681b      	ldr	r3, [r3, #0]
 800ecd2:	683a      	ldr	r2, [r7, #0]
 800ecd4:	675a      	str	r2, [r3, #116]	; 0x74
	return retval;
 800ecd6:	68fb      	ldr	r3, [r7, #12]
}
 800ecd8:	4618      	mov	r0, r3
 800ecda:	f107 0714 	add.w	r7, r7, #20
 800ecde:	46bd      	mov	sp, r7
 800ece0:	bd90      	pop	{r4, r7, pc}
 800ece2:	bf00      	nop

0800ece4 <dwc_otg_get_param_host_perio_tx_fifo_size>:

int32_t dwc_otg_get_param_host_perio_tx_fifo_size(dwc_otg_core_if_t * core_if)
{
 800ece4:	b480      	push	{r7}
 800ece6:	b083      	sub	sp, #12
 800ece8:	af00      	add	r7, sp, #0
 800ecea:	6078      	str	r0, [r7, #4]
	return core_if->core_params->host_perio_tx_fifo_size;
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	681b      	ldr	r3, [r3, #0]
 800ecf0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
}
 800ecf2:	4618      	mov	r0, r3
 800ecf4:	f107 070c 	add.w	r7, r7, #12
 800ecf8:	46bd      	mov	sp, r7
 800ecfa:	bc80      	pop	{r7}
 800ecfc:	4770      	bx	lr
 800ecfe:	bf00      	nop

0800ed00 <dwc_otg_set_param_max_transfer_size>:

int dwc_otg_set_param_max_transfer_size(dwc_otg_core_if_t * core_if,
					int32_t val)
{
 800ed00:	b580      	push	{r7, lr}
 800ed02:	b084      	sub	sp, #16
 800ed04:	af00      	add	r7, sp, #0
 800ed06:	6078      	str	r0, [r7, #4]
 800ed08:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800ed0a:	f04f 0300 	mov.w	r3, #0
 800ed0e:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 2047, 524288)) {
 800ed10:	683a      	ldr	r2, [r7, #0]
 800ed12:	f240 73fe 	movw	r3, #2046	; 0x7fe
 800ed16:	429a      	cmp	r2, r3
 800ed18:	dd03      	ble.n	800ed22 <dwc_otg_set_param_max_transfer_size+0x22>
 800ed1a:	683b      	ldr	r3, [r7, #0]
 800ed1c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800ed20:	dd02      	ble.n	800ed28 <dwc_otg_set_param_max_transfer_size+0x28>
		DWC_WARN("Wrong value for max_transfer_size\n");
		DWC_WARN("max_transfer_size must be 2047-524288\n");
		return -DWC_E_INVALID;
 800ed22:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ed26:	e02b      	b.n	800ed80 <dwc_otg_set_param_max_transfer_size+0x80>
	}

	if (val >= (1 << (core_if->hwcfg3.b.xfer_size_cntr_width + 11))) {
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800ed2e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800ed32:	b2db      	uxtb	r3, r3
 800ed34:	f103 030b 	add.w	r3, r3, #11
 800ed38:	f04f 0201 	mov.w	r2, #1
 800ed3c:	fa02 f203 	lsl.w	r2, r2, r3
 800ed40:	683b      	ldr	r3, [r7, #0]
 800ed42:	429a      	cmp	r2, r3
 800ed44:	dc17      	bgt.n	800ed76 <dwc_otg_set_param_max_transfer_size+0x76>
		if (dwc_otg_param_initialized
		    (core_if->core_params->max_transfer_size)) {
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	681b      	ldr	r3, [r3, #0]
 800ed4a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ed4c:	4618      	mov	r0, r3
 800ed4e:	f7ff fb41 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for max_transfer_size. Check HW configuration.\n",
			     val);
		}
		val =
		    ((1 << (core_if->hwcfg3.b.packet_size_cntr_width + 11)) -
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800ed58:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800ed5c:	b2db      	uxtb	r3, r3
 800ed5e:	f103 030b 	add.w	r3, r3, #11
 800ed62:	f04f 0201 	mov.w	r2, #1
 800ed66:	fa02 f303 	lsl.w	r3, r2, r3
		    (core_if->core_params->max_transfer_size)) {
			DWC_ERROR
			    ("%d invalid for max_transfer_size. Check HW configuration.\n",
			     val);
		}
		val =
 800ed6a:	f103 33ff 	add.w	r3, r3, #4294967295
 800ed6e:	603b      	str	r3, [r7, #0]
		    ((1 << (core_if->hwcfg3.b.packet_size_cntr_width + 11)) -
		     1);
		retval = -DWC_E_INVALID;
 800ed70:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ed74:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->max_transfer_size = val;
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	681b      	ldr	r3, [r3, #0]
 800ed7a:	683a      	ldr	r2, [r7, #0]
 800ed7c:	679a      	str	r2, [r3, #120]	; 0x78
	return retval;
 800ed7e:	68fb      	ldr	r3, [r7, #12]
}
 800ed80:	4618      	mov	r0, r3
 800ed82:	f107 0710 	add.w	r7, r7, #16
 800ed86:	46bd      	mov	sp, r7
 800ed88:	bd80      	pop	{r7, pc}
 800ed8a:	bf00      	nop

0800ed8c <dwc_otg_get_param_max_transfer_size>:

int32_t dwc_otg_get_param_max_transfer_size(dwc_otg_core_if_t * core_if)
{
 800ed8c:	b480      	push	{r7}
 800ed8e:	b083      	sub	sp, #12
 800ed90:	af00      	add	r7, sp, #0
 800ed92:	6078      	str	r0, [r7, #4]
	return core_if->core_params->max_transfer_size;
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	681b      	ldr	r3, [r3, #0]
 800ed98:	6f9b      	ldr	r3, [r3, #120]	; 0x78
}
 800ed9a:	4618      	mov	r0, r3
 800ed9c:	f107 070c 	add.w	r7, r7, #12
 800eda0:	46bd      	mov	sp, r7
 800eda2:	bc80      	pop	{r7}
 800eda4:	4770      	bx	lr
 800eda6:	bf00      	nop

0800eda8 <dwc_otg_set_param_max_packet_count>:

int dwc_otg_set_param_max_packet_count(dwc_otg_core_if_t * core_if, int32_t val)
{
 800eda8:	b580      	push	{r7, lr}
 800edaa:	b084      	sub	sp, #16
 800edac:	af00      	add	r7, sp, #0
 800edae:	6078      	str	r0, [r7, #4]
 800edb0:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800edb2:	f04f 0300 	mov.w	r3, #0
 800edb6:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 15, 511)) {
 800edb8:	683b      	ldr	r3, [r7, #0]
 800edba:	2b0e      	cmp	r3, #14
 800edbc:	dd04      	ble.n	800edc8 <dwc_otg_set_param_max_packet_count+0x20>
 800edbe:	683a      	ldr	r2, [r7, #0]
 800edc0:	f240 13ff 	movw	r3, #511	; 0x1ff
 800edc4:	429a      	cmp	r2, r3
 800edc6:	dd02      	ble.n	800edce <dwc_otg_set_param_max_packet_count+0x26>
		DWC_WARN("Wrong value for max_packet_count\n");
		DWC_WARN("max_packet_count must be 15-511\n");
		return -DWC_E_INVALID;
 800edc8:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800edcc:	e02b      	b.n	800ee26 <dwc_otg_set_param_max_packet_count+0x7e>
	}

	if (val > (1 << (core_if->hwcfg3.b.packet_size_cntr_width + 4))) {
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800edd4:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800edd8:	b2db      	uxtb	r3, r3
 800edda:	f103 0304 	add.w	r3, r3, #4
 800edde:	f04f 0201 	mov.w	r2, #1
 800ede2:	fa02 f203 	lsl.w	r2, r2, r3
 800ede6:	683b      	ldr	r3, [r7, #0]
 800ede8:	429a      	cmp	r2, r3
 800edea:	da17      	bge.n	800ee1c <dwc_otg_set_param_max_packet_count+0x74>
		if (dwc_otg_param_initialized
		    (core_if->core_params->max_packet_count)) {
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	681b      	ldr	r3, [r3, #0]
 800edf0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800edf2:	4618      	mov	r0, r3
 800edf4:	f7ff faee 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for max_packet_count. Check HW configuration.\n",
			     val);
		}
		val =
		    ((1 << (core_if->hwcfg3.b.packet_size_cntr_width + 4)) - 1);
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800edfe:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800ee02:	b2db      	uxtb	r3, r3
 800ee04:	f103 0304 	add.w	r3, r3, #4
 800ee08:	f04f 0201 	mov.w	r2, #1
 800ee0c:	fa02 f303 	lsl.w	r3, r2, r3
		    (core_if->core_params->max_packet_count)) {
			DWC_ERROR
			    ("%d invalid for max_packet_count. Check HW configuration.\n",
			     val);
		}
		val =
 800ee10:	f103 33ff 	add.w	r3, r3, #4294967295
 800ee14:	603b      	str	r3, [r7, #0]
		    ((1 << (core_if->hwcfg3.b.packet_size_cntr_width + 4)) - 1);
		retval = -DWC_E_INVALID;
 800ee16:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ee1a:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->max_packet_count = val;
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	681b      	ldr	r3, [r3, #0]
 800ee20:	683a      	ldr	r2, [r7, #0]
 800ee22:	67da      	str	r2, [r3, #124]	; 0x7c
	return retval;
 800ee24:	68fb      	ldr	r3, [r7, #12]
}
 800ee26:	4618      	mov	r0, r3
 800ee28:	f107 0710 	add.w	r7, r7, #16
 800ee2c:	46bd      	mov	sp, r7
 800ee2e:	bd80      	pop	{r7, pc}

0800ee30 <dwc_otg_get_param_max_packet_count>:

int32_t dwc_otg_get_param_max_packet_count(dwc_otg_core_if_t * core_if)
{
 800ee30:	b480      	push	{r7}
 800ee32:	b083      	sub	sp, #12
 800ee34:	af00      	add	r7, sp, #0
 800ee36:	6078      	str	r0, [r7, #4]
	return core_if->core_params->max_packet_count;
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	681b      	ldr	r3, [r3, #0]
 800ee3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
}
 800ee3e:	4618      	mov	r0, r3
 800ee40:	f107 070c 	add.w	r7, r7, #12
 800ee44:	46bd      	mov	sp, r7
 800ee46:	bc80      	pop	{r7}
 800ee48:	4770      	bx	lr
 800ee4a:	bf00      	nop

0800ee4c <dwc_otg_set_param_host_channels>:

int dwc_otg_set_param_host_channels(dwc_otg_core_if_t * core_if, int32_t val)
{
 800ee4c:	b580      	push	{r7, lr}
 800ee4e:	b084      	sub	sp, #16
 800ee50:	af00      	add	r7, sp, #0
 800ee52:	6078      	str	r0, [r7, #4]
 800ee54:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800ee56:	f04f 0300 	mov.w	r3, #0
 800ee5a:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 1, 16)) {
 800ee5c:	683b      	ldr	r3, [r7, #0]
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	dd02      	ble.n	800ee68 <dwc_otg_set_param_host_channels+0x1c>
 800ee62:	683b      	ldr	r3, [r7, #0]
 800ee64:	2b10      	cmp	r3, #16
 800ee66:	dd02      	ble.n	800ee6e <dwc_otg_set_param_host_channels+0x22>
		DWC_WARN("Wrong value for host_channels\n");
		DWC_WARN("host_channels must be 1-16\n");
		return -DWC_E_INVALID;
 800ee68:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ee6c:	e021      	b.n	800eeb2 <dwc_otg_set_param_host_channels+0x66>
	}

	if (val > (core_if->hwcfg2.b.num_host_chan + 1)) {
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ee72:	f3c3 3383 	ubfx	r3, r3, #14, #4
 800ee76:	b2db      	uxtb	r3, r3
 800ee78:	f103 0201 	add.w	r2, r3, #1
 800ee7c:	683b      	ldr	r3, [r7, #0]
 800ee7e:	429a      	cmp	r2, r3
 800ee80:	da11      	bge.n	800eea6 <dwc_otg_set_param_host_channels+0x5a>
		if (dwc_otg_param_initialized
		    (core_if->core_params->host_channels)) {
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	681b      	ldr	r3, [r3, #0]
 800ee86:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ee8a:	4618      	mov	r0, r3
 800ee8c:	f7ff faa2 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for host_channels. Check HW configurations.\n",
			     val);
		}
		val = (core_if->hwcfg2.b.num_host_chan + 1);
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ee94:	f3c3 3383 	ubfx	r3, r3, #14, #4
 800ee98:	b2db      	uxtb	r3, r3
 800ee9a:	f103 0301 	add.w	r3, r3, #1
 800ee9e:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800eea0:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800eea4:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->host_channels = val;
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	683a      	ldr	r2, [r7, #0]
 800eeac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	return retval;
 800eeb0:	68fb      	ldr	r3, [r7, #12]
}
 800eeb2:	4618      	mov	r0, r3
 800eeb4:	f107 0710 	add.w	r7, r7, #16
 800eeb8:	46bd      	mov	sp, r7
 800eeba:	bd80      	pop	{r7, pc}

0800eebc <dwc_otg_get_param_host_channels>:

int32_t dwc_otg_get_param_host_channels(dwc_otg_core_if_t * core_if)
{
 800eebc:	b480      	push	{r7}
 800eebe:	b083      	sub	sp, #12
 800eec0:	af00      	add	r7, sp, #0
 800eec2:	6078      	str	r0, [r7, #4]
	return core_if->core_params->host_channels;
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800eecc:	4618      	mov	r0, r3
 800eece:	f107 070c 	add.w	r7, r7, #12
 800eed2:	46bd      	mov	sp, r7
 800eed4:	bc80      	pop	{r7}
 800eed6:	4770      	bx	lr

0800eed8 <dwc_otg_set_param_dev_endpoints>:

int dwc_otg_set_param_dev_endpoints(dwc_otg_core_if_t * core_if, int32_t val)
{
 800eed8:	b580      	push	{r7, lr}
 800eeda:	b084      	sub	sp, #16
 800eedc:	af00      	add	r7, sp, #0
 800eede:	6078      	str	r0, [r7, #4]
 800eee0:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800eee2:	f04f 0300 	mov.w	r3, #0
 800eee6:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 1, 15)) {
 800eee8:	683b      	ldr	r3, [r7, #0]
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	dd02      	ble.n	800eef4 <dwc_otg_set_param_dev_endpoints+0x1c>
 800eeee:	683b      	ldr	r3, [r7, #0]
 800eef0:	2b0f      	cmp	r3, #15
 800eef2:	dd02      	ble.n	800eefa <dwc_otg_set_param_dev_endpoints+0x22>
		DWC_WARN("Wrong value for dev_endpoints\n");
		DWC_WARN("dev_endpoints must be 1-15\n");
		return -DWC_E_INVALID;
 800eef4:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800eef8:	e020      	b.n	800ef3c <dwc_otg_set_param_dev_endpoints+0x64>
	}

	if (val > (core_if->hwcfg2.b.num_dev_ep)) {
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ef00:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800ef04:	b2db      	uxtb	r3, r3
 800ef06:	461a      	mov	r2, r3
 800ef08:	683b      	ldr	r3, [r7, #0]
 800ef0a:	429a      	cmp	r2, r3
 800ef0c:	da10      	bge.n	800ef30 <dwc_otg_set_param_dev_endpoints+0x58>
		if (dwc_otg_param_initialized
		    (core_if->core_params->dev_endpoints)) {
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	681b      	ldr	r3, [r3, #0]
 800ef12:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ef16:	4618      	mov	r0, r3
 800ef18:	f7ff fa5c 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for dev_endpoints. Check HW configurations.\n",
			     val);
		}
		val = core_if->hwcfg2.b.num_dev_ep;
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ef22:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800ef26:	b2db      	uxtb	r3, r3
 800ef28:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800ef2a:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ef2e:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->dev_endpoints = val;
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	681b      	ldr	r3, [r3, #0]
 800ef34:	683a      	ldr	r2, [r7, #0]
 800ef36:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	return retval;
 800ef3a:	68fb      	ldr	r3, [r7, #12]
}
 800ef3c:	4618      	mov	r0, r3
 800ef3e:	f107 0710 	add.w	r7, r7, #16
 800ef42:	46bd      	mov	sp, r7
 800ef44:	bd80      	pop	{r7, pc}
 800ef46:	bf00      	nop

0800ef48 <dwc_otg_get_param_dev_endpoints>:

int32_t dwc_otg_get_param_dev_endpoints(dwc_otg_core_if_t * core_if)
{
 800ef48:	b480      	push	{r7}
 800ef4a:	b083      	sub	sp, #12
 800ef4c:	af00      	add	r7, sp, #0
 800ef4e:	6078      	str	r0, [r7, #4]
	return core_if->core_params->dev_endpoints;
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	681b      	ldr	r3, [r3, #0]
 800ef54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
}
 800ef58:	4618      	mov	r0, r3
 800ef5a:	f107 070c 	add.w	r7, r7, #12
 800ef5e:	46bd      	mov	sp, r7
 800ef60:	bc80      	pop	{r7}
 800ef62:	4770      	bx	lr

0800ef64 <dwc_otg_set_param_phy_type>:

int dwc_otg_set_param_phy_type(dwc_otg_core_if_t * core_if, int32_t val)
{
 800ef64:	b580      	push	{r7, lr}
 800ef66:	b084      	sub	sp, #16
 800ef68:	af00      	add	r7, sp, #0
 800ef6a:	6078      	str	r0, [r7, #4]
 800ef6c:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800ef6e:	f04f 0300 	mov.w	r3, #0
 800ef72:	60fb      	str	r3, [r7, #12]
	int valid = 0;
 800ef74:	f04f 0300 	mov.w	r3, #0
 800ef78:	60bb      	str	r3, [r7, #8]

	if (DWC_OTG_PARAM_TEST(val, 0, 2)) {
 800ef7a:	683b      	ldr	r3, [r7, #0]
 800ef7c:	2b00      	cmp	r3, #0
 800ef7e:	db02      	blt.n	800ef86 <dwc_otg_set_param_phy_type+0x22>
 800ef80:	683b      	ldr	r3, [r7, #0]
 800ef82:	2b02      	cmp	r3, #2
 800ef84:	dd02      	ble.n	800ef8c <dwc_otg_set_param_phy_type+0x28>
		DWC_WARN("Wrong value for phy_type\n");
		DWC_WARN("phy_type must be 0,1 or 2\n");
		return -DWC_E_INVALID;
 800ef86:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800ef8a:	e06d      	b.n	800f068 <dwc_otg_set_param_phy_type+0x104>
	}
#ifndef NO_FS_PHY_HW_CHECKS
	if ((val == DWC_PHY_TYPE_PARAM_UTMI) &&
 800ef8c:	683b      	ldr	r3, [r7, #0]
 800ef8e:	2b01      	cmp	r3, #1
 800ef90:	d113      	bne.n	800efba <dwc_otg_set_param_phy_type+0x56>
	    ((core_if->hwcfg2.b.hs_phy_type == 1) ||
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ef98:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800ef9c:	b2db      	uxtb	r3, r3
		DWC_WARN("Wrong value for phy_type\n");
		DWC_WARN("phy_type must be 0,1 or 2\n");
		return -DWC_E_INVALID;
	}
#ifndef NO_FS_PHY_HW_CHECKS
	if ((val == DWC_PHY_TYPE_PARAM_UTMI) &&
 800ef9e:	2b40      	cmp	r3, #64	; 0x40
 800efa0:	d007      	beq.n	800efb2 <dwc_otg_set_param_phy_type+0x4e>
	    ((core_if->hwcfg2.b.hs_phy_type == 1) ||
	     (core_if->hwcfg2.b.hs_phy_type == 3))) {
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800efa8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800efac:	b2db      	uxtb	r3, r3
		DWC_WARN("phy_type must be 0,1 or 2\n");
		return -DWC_E_INVALID;
	}
#ifndef NO_FS_PHY_HW_CHECKS
	if ((val == DWC_PHY_TYPE_PARAM_UTMI) &&
	    ((core_if->hwcfg2.b.hs_phy_type == 1) ||
 800efae:	2bc0      	cmp	r3, #192	; 0xc0
 800efb0:	d103      	bne.n	800efba <dwc_otg_set_param_phy_type+0x56>
	     (core_if->hwcfg2.b.hs_phy_type == 3))) {
		valid = 1;
 800efb2:	f04f 0301 	mov.w	r3, #1
 800efb6:	60bb      	str	r3, [r7, #8]
 800efb8:	e024      	b.n	800f004 <dwc_otg_set_param_phy_type+0xa0>
	} else if ((val == DWC_PHY_TYPE_PARAM_ULPI) &&
 800efba:	683b      	ldr	r3, [r7, #0]
 800efbc:	2b02      	cmp	r3, #2
 800efbe:	d113      	bne.n	800efe8 <dwc_otg_set_param_phy_type+0x84>
		   ((core_if->hwcfg2.b.hs_phy_type == 2) ||
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800efc6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800efca:	b2db      	uxtb	r3, r3
#ifndef NO_FS_PHY_HW_CHECKS
	if ((val == DWC_PHY_TYPE_PARAM_UTMI) &&
	    ((core_if->hwcfg2.b.hs_phy_type == 1) ||
	     (core_if->hwcfg2.b.hs_phy_type == 3))) {
		valid = 1;
	} else if ((val == DWC_PHY_TYPE_PARAM_ULPI) &&
 800efcc:	2b80      	cmp	r3, #128	; 0x80
 800efce:	d007      	beq.n	800efe0 <dwc_otg_set_param_phy_type+0x7c>
		   ((core_if->hwcfg2.b.hs_phy_type == 2) ||
		    (core_if->hwcfg2.b.hs_phy_type == 3))) {
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800efd6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800efda:	b2db      	uxtb	r3, r3
	if ((val == DWC_PHY_TYPE_PARAM_UTMI) &&
	    ((core_if->hwcfg2.b.hs_phy_type == 1) ||
	     (core_if->hwcfg2.b.hs_phy_type == 3))) {
		valid = 1;
	} else if ((val == DWC_PHY_TYPE_PARAM_ULPI) &&
		   ((core_if->hwcfg2.b.hs_phy_type == 2) ||
 800efdc:	2bc0      	cmp	r3, #192	; 0xc0
 800efde:	d103      	bne.n	800efe8 <dwc_otg_set_param_phy_type+0x84>
		    (core_if->hwcfg2.b.hs_phy_type == 3))) {
		valid = 1;
 800efe0:	f04f 0301 	mov.w	r3, #1
 800efe4:	60bb      	str	r3, [r7, #8]
 800efe6:	e00d      	b.n	800f004 <dwc_otg_set_param_phy_type+0xa0>
	} else if ((val == DWC_PHY_TYPE_PARAM_FS) &&
 800efe8:	683b      	ldr	r3, [r7, #0]
 800efea:	2b00      	cmp	r3, #0
 800efec:	d10a      	bne.n	800f004 <dwc_otg_set_param_phy_type+0xa0>
		   (core_if->hwcfg2.b.fs_phy_type == 1)) {
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800eff4:	f003 0303 	and.w	r3, r3, #3
 800eff8:	b2db      	uxtb	r3, r3
		valid = 1;
	} else if ((val == DWC_PHY_TYPE_PARAM_ULPI) &&
		   ((core_if->hwcfg2.b.hs_phy_type == 2) ||
		    (core_if->hwcfg2.b.hs_phy_type == 3))) {
		valid = 1;
	} else if ((val == DWC_PHY_TYPE_PARAM_FS) &&
 800effa:	2b01      	cmp	r3, #1
 800effc:	d102      	bne.n	800f004 <dwc_otg_set_param_phy_type+0xa0>
		   (core_if->hwcfg2.b.fs_phy_type == 1)) {
		valid = 1;
 800effe:	f04f 0301 	mov.w	r3, #1
 800f002:	60bb      	str	r3, [r7, #8]
	}
	if (!valid) {
 800f004:	68bb      	ldr	r3, [r7, #8]
 800f006:	2b00      	cmp	r3, #0
 800f008:	d128      	bne.n	800f05c <dwc_otg_set_param_phy_type+0xf8>
		if (dwc_otg_param_initialized(core_if->core_params->phy_type)) {
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f012:	4618      	mov	r0, r3
 800f014:	f7ff f9de 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for phy_type. Check HW configurations.\n",
			     val);
		}
		if (core_if->hwcfg2.b.hs_phy_type) {
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800f01e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800f022:	b2db      	uxtb	r3, r3
 800f024:	2b00      	cmp	r3, #0
 800f026:	d016      	beq.n	800f056 <dwc_otg_set_param_phy_type+0xf2>
			if ((core_if->hwcfg2.b.hs_phy_type == 3) ||
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800f02e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800f032:	b2db      	uxtb	r3, r3
 800f034:	2bc0      	cmp	r3, #192	; 0xc0
 800f036:	d007      	beq.n	800f048 <dwc_otg_set_param_phy_type+0xe4>
			    (core_if->hwcfg2.b.hs_phy_type == 1)) {
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800f03e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800f042:	b2db      	uxtb	r3, r3
			DWC_ERROR
			    ("%d invalid for phy_type. Check HW configurations.\n",
			     val);
		}
		if (core_if->hwcfg2.b.hs_phy_type) {
			if ((core_if->hwcfg2.b.hs_phy_type == 3) ||
 800f044:	2b40      	cmp	r3, #64	; 0x40
 800f046:	d103      	bne.n	800f050 <dwc_otg_set_param_phy_type+0xec>
			    (core_if->hwcfg2.b.hs_phy_type == 1)) {
				val = DWC_PHY_TYPE_PARAM_UTMI;
 800f048:	f04f 0301 	mov.w	r3, #1
 800f04c:	603b      	str	r3, [r7, #0]
 800f04e:	e002      	b.n	800f056 <dwc_otg_set_param_phy_type+0xf2>
			} else {
				val = DWC_PHY_TYPE_PARAM_ULPI;
 800f050:	f04f 0302 	mov.w	r3, #2
 800f054:	603b      	str	r3, [r7, #0]
			}
		}
		retval = -DWC_E_INVALID;
 800f056:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f05a:	60fb      	str	r3, [r7, #12]
	}
#endif
	core_if->core_params->phy_type = val;
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	683a      	ldr	r2, [r7, #0]
 800f062:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	return retval;
 800f066:	68fb      	ldr	r3, [r7, #12]
}
 800f068:	4618      	mov	r0, r3
 800f06a:	f107 0710 	add.w	r7, r7, #16
 800f06e:	46bd      	mov	sp, r7
 800f070:	bd80      	pop	{r7, pc}
 800f072:	bf00      	nop

0800f074 <dwc_otg_get_param_phy_type>:

int32_t dwc_otg_get_param_phy_type(dwc_otg_core_if_t * core_if)
{
 800f074:	b480      	push	{r7}
 800f076:	b083      	sub	sp, #12
 800f078:	af00      	add	r7, sp, #0
 800f07a:	6078      	str	r0, [r7, #4]
	return core_if->core_params->phy_type;
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	681b      	ldr	r3, [r3, #0]
 800f080:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 800f084:	4618      	mov	r0, r3
 800f086:	f107 070c 	add.w	r7, r7, #12
 800f08a:	46bd      	mov	sp, r7
 800f08c:	bc80      	pop	{r7}
 800f08e:	4770      	bx	lr

0800f090 <dwc_otg_set_param_speed>:

int dwc_otg_set_param_speed(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f090:	b580      	push	{r7, lr}
 800f092:	b084      	sub	sp, #16
 800f094:	af00      	add	r7, sp, #0
 800f096:	6078      	str	r0, [r7, #4]
 800f098:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800f09a:	f04f 0300 	mov.w	r3, #0
 800f09e:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800f0a0:	683b      	ldr	r3, [r7, #0]
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	db02      	blt.n	800f0ac <dwc_otg_set_param_speed+0x1c>
 800f0a6:	683b      	ldr	r3, [r7, #0]
 800f0a8:	2b01      	cmp	r3, #1
 800f0aa:	dd02      	ble.n	800f0b2 <dwc_otg_set_param_speed+0x22>
		DWC_WARN("Wrong value for speed parameter\n");
		DWC_WARN("max_speed parameter must be 0 or 1\n");
		return -DWC_E_INVALID;
 800f0ac:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f0b0:	e020      	b.n	800f0f4 <dwc_otg_set_param_speed+0x64>
	}
	if ((val == 0)
 800f0b2:	683b      	ldr	r3, [r7, #0]
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d118      	bne.n	800f0ea <dwc_otg_set_param_speed+0x5a>
	    && dwc_otg_get_param_phy_type(core_if) == DWC_PHY_TYPE_PARAM_FS) {
 800f0b8:	6878      	ldr	r0, [r7, #4]
 800f0ba:	f7ff ffdb 	bl	800f074 <dwc_otg_get_param_phy_type>
 800f0be:	4603      	mov	r3, r0
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	d112      	bne.n	800f0ea <dwc_otg_set_param_speed+0x5a>
		if (dwc_otg_param_initialized(core_if->core_params->speed)) {
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	695b      	ldr	r3, [r3, #20]
 800f0ca:	4618      	mov	r0, r3
 800f0cc:	f7ff f982 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for speed paremter. Check HW configuration.\n",
			     val);
		}
		val =
		    (dwc_otg_get_param_phy_type(core_if) ==
 800f0d0:	6878      	ldr	r0, [r7, #4]
 800f0d2:	f7ff ffcf 	bl	800f074 <dwc_otg_get_param_phy_type>
 800f0d6:	4603      	mov	r3, r0
		     DWC_PHY_TYPE_PARAM_FS ? 1 : 0);
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	bf14      	ite	ne
 800f0dc:	2300      	movne	r3, #0
 800f0de:	2301      	moveq	r3, #1
 800f0e0:	b2db      	uxtb	r3, r3
		if (dwc_otg_param_initialized(core_if->core_params->speed)) {
			DWC_ERROR
			    ("%d invalid for speed paremter. Check HW configuration.\n",
			     val);
		}
		val =
 800f0e2:	603b      	str	r3, [r7, #0]
		    (dwc_otg_get_param_phy_type(core_if) ==
		     DWC_PHY_TYPE_PARAM_FS ? 1 : 0);
		retval = -DWC_E_INVALID;
 800f0e4:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f0e8:	60fb      	str	r3, [r7, #12]
	}
	core_if->core_params->speed = val;
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	681b      	ldr	r3, [r3, #0]
 800f0ee:	683a      	ldr	r2, [r7, #0]
 800f0f0:	615a      	str	r2, [r3, #20]
	return retval;
 800f0f2:	68fb      	ldr	r3, [r7, #12]
}
 800f0f4:	4618      	mov	r0, r3
 800f0f6:	f107 0710 	add.w	r7, r7, #16
 800f0fa:	46bd      	mov	sp, r7
 800f0fc:	bd80      	pop	{r7, pc}
 800f0fe:	bf00      	nop

0800f100 <dwc_otg_get_param_speed>:

int32_t dwc_otg_get_param_speed(dwc_otg_core_if_t * core_if)
{
 800f100:	b480      	push	{r7}
 800f102:	b083      	sub	sp, #12
 800f104:	af00      	add	r7, sp, #0
 800f106:	6078      	str	r0, [r7, #4]
	return core_if->core_params->speed;
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	695b      	ldr	r3, [r3, #20]
}
 800f10e:	4618      	mov	r0, r3
 800f110:	f107 070c 	add.w	r7, r7, #12
 800f114:	46bd      	mov	sp, r7
 800f116:	bc80      	pop	{r7}
 800f118:	4770      	bx	lr
 800f11a:	bf00      	nop

0800f11c <dwc_otg_set_param_host_ls_low_power_phy_clk>:

int dwc_otg_set_param_host_ls_low_power_phy_clk(dwc_otg_core_if_t * core_if,
						int32_t val)
{
 800f11c:	b580      	push	{r7, lr}
 800f11e:	b084      	sub	sp, #16
 800f120:	af00      	add	r7, sp, #0
 800f122:	6078      	str	r0, [r7, #4]
 800f124:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800f126:	f04f 0300 	mov.w	r3, #0
 800f12a:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800f12c:	683b      	ldr	r3, [r7, #0]
 800f12e:	2b00      	cmp	r3, #0
 800f130:	db02      	blt.n	800f138 <dwc_otg_set_param_host_ls_low_power_phy_clk+0x1c>
 800f132:	683b      	ldr	r3, [r7, #0]
 800f134:	2b01      	cmp	r3, #1
 800f136:	dd02      	ble.n	800f13e <dwc_otg_set_param_host_ls_low_power_phy_clk+0x22>
		DWC_WARN
		    ("Wrong value for host_ls_low_power_phy_clk parameter\n");
		DWC_WARN("host_ls_low_power_phy_clk must be 0 or 1\n");
		return -DWC_E_INVALID;
 800f138:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f13c:	e020      	b.n	800f180 <dwc_otg_set_param_host_ls_low_power_phy_clk+0x64>
	}

	if ((val == DWC_HOST_LS_LOW_POWER_PHY_CLK_PARAM_48MHZ)
 800f13e:	683b      	ldr	r3, [r7, #0]
 800f140:	2b00      	cmp	r3, #0
 800f142:	d118      	bne.n	800f176 <dwc_otg_set_param_host_ls_low_power_phy_clk+0x5a>
	    && (dwc_otg_get_param_phy_type(core_if) == DWC_PHY_TYPE_PARAM_FS)) {
 800f144:	6878      	ldr	r0, [r7, #4]
 800f146:	f7ff ff95 	bl	800f074 <dwc_otg_get_param_phy_type>
 800f14a:	4603      	mov	r3, r0
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	d112      	bne.n	800f176 <dwc_otg_set_param_host_ls_low_power_phy_clk+0x5a>
		if (dwc_otg_param_initialized
		    (core_if->core_params->host_ls_low_power_phy_clk)) {
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	681b      	ldr	r3, [r3, #0]
 800f154:	69db      	ldr	r3, [r3, #28]
 800f156:	4618      	mov	r0, r3
 800f158:	f7ff f93c 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for host_ls_low_power_phy_clk. Check HW configuration.\n",
			     val);
		}
		val =
		    (dwc_otg_get_param_phy_type(core_if) ==
 800f15c:	6878      	ldr	r0, [r7, #4]
 800f15e:	f7ff ff89 	bl	800f074 <dwc_otg_get_param_phy_type>
 800f162:	4603      	mov	r3, r0
		     DWC_PHY_TYPE_PARAM_FS) ?
		    DWC_HOST_LS_LOW_POWER_PHY_CLK_PARAM_6MHZ :
 800f164:	2b00      	cmp	r3, #0
 800f166:	bf14      	ite	ne
 800f168:	2300      	movne	r3, #0
 800f16a:	2301      	moveq	r3, #1
 800f16c:	b2db      	uxtb	r3, r3
		    (core_if->core_params->host_ls_low_power_phy_clk)) {
			DWC_ERROR
			    ("%d invalid for host_ls_low_power_phy_clk. Check HW configuration.\n",
			     val);
		}
		val =
 800f16e:	603b      	str	r3, [r7, #0]
		    (dwc_otg_get_param_phy_type(core_if) ==
		     DWC_PHY_TYPE_PARAM_FS) ?
		    DWC_HOST_LS_LOW_POWER_PHY_CLK_PARAM_6MHZ :
		    DWC_HOST_LS_LOW_POWER_PHY_CLK_PARAM_48MHZ;
		retval = -DWC_E_INVALID;
 800f170:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f174:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->host_ls_low_power_phy_clk = val;
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	683a      	ldr	r2, [r7, #0]
 800f17c:	61da      	str	r2, [r3, #28]
	return retval;
 800f17e:	68fb      	ldr	r3, [r7, #12]
}
 800f180:	4618      	mov	r0, r3
 800f182:	f107 0710 	add.w	r7, r7, #16
 800f186:	46bd      	mov	sp, r7
 800f188:	bd80      	pop	{r7, pc}
 800f18a:	bf00      	nop

0800f18c <dwc_otg_get_param_host_ls_low_power_phy_clk>:

int32_t dwc_otg_get_param_host_ls_low_power_phy_clk(dwc_otg_core_if_t * core_if)
{
 800f18c:	b480      	push	{r7}
 800f18e:	b083      	sub	sp, #12
 800f190:	af00      	add	r7, sp, #0
 800f192:	6078      	str	r0, [r7, #4]
	return core_if->core_params->host_ls_low_power_phy_clk;
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	681b      	ldr	r3, [r3, #0]
 800f198:	69db      	ldr	r3, [r3, #28]
}
 800f19a:	4618      	mov	r0, r3
 800f19c:	f107 070c 	add.w	r7, r7, #12
 800f1a0:	46bd      	mov	sp, r7
 800f1a2:	bc80      	pop	{r7}
 800f1a4:	4770      	bx	lr
 800f1a6:	bf00      	nop

0800f1a8 <dwc_otg_set_param_phy_ulpi_ddr>:

int dwc_otg_set_param_phy_ulpi_ddr(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f1a8:	b480      	push	{r7}
 800f1aa:	b083      	sub	sp, #12
 800f1ac:	af00      	add	r7, sp, #0
 800f1ae:	6078      	str	r0, [r7, #4]
 800f1b0:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800f1b2:	683b      	ldr	r3, [r7, #0]
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	db02      	blt.n	800f1be <dwc_otg_set_param_phy_ulpi_ddr+0x16>
 800f1b8:	683b      	ldr	r3, [r7, #0]
 800f1ba:	2b01      	cmp	r3, #1
 800f1bc:	dd02      	ble.n	800f1c4 <dwc_otg_set_param_phy_ulpi_ddr+0x1c>
		DWC_WARN("Wrong value for phy_ulpi_ddr\n");
		DWC_WARN("phy_upli_ddr must be 0 or 1\n");
		return -DWC_E_INVALID;
 800f1be:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f1c2:	e006      	b.n	800f1d2 <dwc_otg_set_param_phy_ulpi_ddr+0x2a>
	}

	core_if->core_params->phy_ulpi_ddr = val;
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	681b      	ldr	r3, [r3, #0]
 800f1c8:	683a      	ldr	r2, [r7, #0]
 800f1ca:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	return 0;
 800f1ce:	f04f 0300 	mov.w	r3, #0
}
 800f1d2:	4618      	mov	r0, r3
 800f1d4:	f107 070c 	add.w	r7, r7, #12
 800f1d8:	46bd      	mov	sp, r7
 800f1da:	bc80      	pop	{r7}
 800f1dc:	4770      	bx	lr
 800f1de:	bf00      	nop

0800f1e0 <dwc_otg_get_param_phy_ulpi_ddr>:

int32_t dwc_otg_get_param_phy_ulpi_ddr(dwc_otg_core_if_t * core_if)
{
 800f1e0:	b480      	push	{r7}
 800f1e2:	b083      	sub	sp, #12
 800f1e4:	af00      	add	r7, sp, #0
 800f1e6:	6078      	str	r0, [r7, #4]
	return core_if->core_params->phy_ulpi_ddr;
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	681b      	ldr	r3, [r3, #0]
 800f1ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 800f1f0:	4618      	mov	r0, r3
 800f1f2:	f107 070c 	add.w	r7, r7, #12
 800f1f6:	46bd      	mov	sp, r7
 800f1f8:	bc80      	pop	{r7}
 800f1fa:	4770      	bx	lr

0800f1fc <dwc_otg_set_param_phy_ulpi_ext_vbus>:

int dwc_otg_set_param_phy_ulpi_ext_vbus(dwc_otg_core_if_t * core_if,
					int32_t val)
{
 800f1fc:	b480      	push	{r7}
 800f1fe:	b083      	sub	sp, #12
 800f200:	af00      	add	r7, sp, #0
 800f202:	6078      	str	r0, [r7, #4]
 800f204:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800f206:	683b      	ldr	r3, [r7, #0]
 800f208:	2b00      	cmp	r3, #0
 800f20a:	db02      	blt.n	800f212 <dwc_otg_set_param_phy_ulpi_ext_vbus+0x16>
 800f20c:	683b      	ldr	r3, [r7, #0]
 800f20e:	2b01      	cmp	r3, #1
 800f210:	dd02      	ble.n	800f218 <dwc_otg_set_param_phy_ulpi_ext_vbus+0x1c>
		DWC_WARN("Wrong valaue for phy_ulpi_ext_vbus\n");
		DWC_WARN("phy_ulpi_ext_vbus must be 0 or 1\n");
		return -DWC_E_INVALID;
 800f212:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f216:	e006      	b.n	800f226 <dwc_otg_set_param_phy_ulpi_ext_vbus+0x2a>
	}

	core_if->core_params->phy_ulpi_ext_vbus = val;
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	681b      	ldr	r3, [r3, #0]
 800f21c:	683a      	ldr	r2, [r7, #0]
 800f21e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	return 0;
 800f222:	f04f 0300 	mov.w	r3, #0
}
 800f226:	4618      	mov	r0, r3
 800f228:	f107 070c 	add.w	r7, r7, #12
 800f22c:	46bd      	mov	sp, r7
 800f22e:	bc80      	pop	{r7}
 800f230:	4770      	bx	lr
 800f232:	bf00      	nop

0800f234 <dwc_otg_get_param_phy_ulpi_ext_vbus>:

int32_t dwc_otg_get_param_phy_ulpi_ext_vbus(dwc_otg_core_if_t * core_if)
{
 800f234:	b480      	push	{r7}
 800f236:	b083      	sub	sp, #12
 800f238:	af00      	add	r7, sp, #0
 800f23a:	6078      	str	r0, [r7, #4]
	return core_if->core_params->phy_ulpi_ext_vbus;
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	681b      	ldr	r3, [r3, #0]
 800f240:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
}
 800f244:	4618      	mov	r0, r3
 800f246:	f107 070c 	add.w	r7, r7, #12
 800f24a:	46bd      	mov	sp, r7
 800f24c:	bc80      	pop	{r7}
 800f24e:	4770      	bx	lr

0800f250 <dwc_otg_set_param_phy_utmi_width>:

int dwc_otg_set_param_phy_utmi_width(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f250:	b480      	push	{r7}
 800f252:	b083      	sub	sp, #12
 800f254:	af00      	add	r7, sp, #0
 800f256:	6078      	str	r0, [r7, #4]
 800f258:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 8, 8) && DWC_OTG_PARAM_TEST(val, 16, 16)) {
 800f25a:	683b      	ldr	r3, [r7, #0]
 800f25c:	2b07      	cmp	r3, #7
 800f25e:	dd02      	ble.n	800f266 <dwc_otg_set_param_phy_utmi_width+0x16>
 800f260:	683b      	ldr	r3, [r7, #0]
 800f262:	2b08      	cmp	r3, #8
 800f264:	dd08      	ble.n	800f278 <dwc_otg_set_param_phy_utmi_width+0x28>
 800f266:	683b      	ldr	r3, [r7, #0]
 800f268:	2b0f      	cmp	r3, #15
 800f26a:	dd02      	ble.n	800f272 <dwc_otg_set_param_phy_utmi_width+0x22>
 800f26c:	683b      	ldr	r3, [r7, #0]
 800f26e:	2b10      	cmp	r3, #16
 800f270:	dd02      	ble.n	800f278 <dwc_otg_set_param_phy_utmi_width+0x28>
		DWC_WARN("Wrong valaue for phy_utmi_width\n");
		DWC_WARN("phy_utmi_width must be 8 or 16\n");
		return -DWC_E_INVALID;
 800f272:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f276:	e006      	b.n	800f286 <dwc_otg_set_param_phy_utmi_width+0x36>
	}

	core_if->core_params->phy_utmi_width = val;
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	683a      	ldr	r2, [r7, #0]
 800f27e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	return 0;
 800f282:	f04f 0300 	mov.w	r3, #0
}
 800f286:	4618      	mov	r0, r3
 800f288:	f107 070c 	add.w	r7, r7, #12
 800f28c:	46bd      	mov	sp, r7
 800f28e:	bc80      	pop	{r7}
 800f290:	4770      	bx	lr
 800f292:	bf00      	nop

0800f294 <dwc_otg_get_param_phy_utmi_width>:

int32_t dwc_otg_get_param_phy_utmi_width(dwc_otg_core_if_t * core_if)
{
 800f294:	b480      	push	{r7}
 800f296:	b083      	sub	sp, #12
 800f298:	af00      	add	r7, sp, #0
 800f29a:	6078      	str	r0, [r7, #4]
	return core_if->core_params->phy_utmi_width;
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	681b      	ldr	r3, [r3, #0]
 800f2a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
}
 800f2a4:	4618      	mov	r0, r3
 800f2a6:	f107 070c 	add.w	r7, r7, #12
 800f2aa:	46bd      	mov	sp, r7
 800f2ac:	bc80      	pop	{r7}
 800f2ae:	4770      	bx	lr

0800f2b0 <dwc_otg_set_param_ulpi_fs_ls>:

int dwc_otg_set_param_ulpi_fs_ls(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f2b0:	b480      	push	{r7}
 800f2b2:	b083      	sub	sp, #12
 800f2b4:	af00      	add	r7, sp, #0
 800f2b6:	6078      	str	r0, [r7, #4]
 800f2b8:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800f2ba:	683b      	ldr	r3, [r7, #0]
 800f2bc:	2b00      	cmp	r3, #0
 800f2be:	db02      	blt.n	800f2c6 <dwc_otg_set_param_ulpi_fs_ls+0x16>
 800f2c0:	683b      	ldr	r3, [r7, #0]
 800f2c2:	2b01      	cmp	r3, #1
 800f2c4:	dd02      	ble.n	800f2cc <dwc_otg_set_param_ulpi_fs_ls+0x1c>
		DWC_WARN("Wrong valaue for ulpi_fs_ls\n");
		DWC_WARN("ulpi_fs_ls must be 0 or 1\n");
		return -DWC_E_INVALID;
 800f2c6:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f2ca:	e006      	b.n	800f2da <dwc_otg_set_param_ulpi_fs_ls+0x2a>
	}

	core_if->core_params->ulpi_fs_ls = val;
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	681b      	ldr	r3, [r3, #0]
 800f2d0:	683a      	ldr	r2, [r7, #0]
 800f2d2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	return 0;
 800f2d6:	f04f 0300 	mov.w	r3, #0
}
 800f2da:	4618      	mov	r0, r3
 800f2dc:	f107 070c 	add.w	r7, r7, #12
 800f2e0:	46bd      	mov	sp, r7
 800f2e2:	bc80      	pop	{r7}
 800f2e4:	4770      	bx	lr
 800f2e6:	bf00      	nop

0800f2e8 <dwc_otg_get_param_ulpi_fs_ls>:

int32_t dwc_otg_get_param_ulpi_fs_ls(dwc_otg_core_if_t * core_if)
{
 800f2e8:	b480      	push	{r7}
 800f2ea:	b083      	sub	sp, #12
 800f2ec:	af00      	add	r7, sp, #0
 800f2ee:	6078      	str	r0, [r7, #4]
	return core_if->core_params->ulpi_fs_ls;
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	681b      	ldr	r3, [r3, #0]
 800f2f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 800f2f8:	4618      	mov	r0, r3
 800f2fa:	f107 070c 	add.w	r7, r7, #12
 800f2fe:	46bd      	mov	sp, r7
 800f300:	bc80      	pop	{r7}
 800f302:	4770      	bx	lr

0800f304 <dwc_otg_set_param_ts_dline>:

int dwc_otg_set_param_ts_dline(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f304:	b480      	push	{r7}
 800f306:	b083      	sub	sp, #12
 800f308:	af00      	add	r7, sp, #0
 800f30a:	6078      	str	r0, [r7, #4]
 800f30c:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800f30e:	683b      	ldr	r3, [r7, #0]
 800f310:	2b00      	cmp	r3, #0
 800f312:	db02      	blt.n	800f31a <dwc_otg_set_param_ts_dline+0x16>
 800f314:	683b      	ldr	r3, [r7, #0]
 800f316:	2b01      	cmp	r3, #1
 800f318:	dd02      	ble.n	800f320 <dwc_otg_set_param_ts_dline+0x1c>
		DWC_WARN("Wrong valaue for ts_dline\n");
		DWC_WARN("ts_dline must be 0 or 1\n");
		return -DWC_E_INVALID;
 800f31a:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f31e:	e006      	b.n	800f32e <dwc_otg_set_param_ts_dline+0x2a>
	}

	core_if->core_params->ts_dline = val;
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	683a      	ldr	r2, [r7, #0]
 800f326:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	return 0;
 800f32a:	f04f 0300 	mov.w	r3, #0
}
 800f32e:	4618      	mov	r0, r3
 800f330:	f107 070c 	add.w	r7, r7, #12
 800f334:	46bd      	mov	sp, r7
 800f336:	bc80      	pop	{r7}
 800f338:	4770      	bx	lr
 800f33a:	bf00      	nop

0800f33c <dwc_otg_get_param_ts_dline>:

int32_t dwc_otg_get_param_ts_dline(dwc_otg_core_if_t * core_if)
{
 800f33c:	b480      	push	{r7}
 800f33e:	b083      	sub	sp, #12
 800f340:	af00      	add	r7, sp, #0
 800f342:	6078      	str	r0, [r7, #4]
	return core_if->core_params->ts_dline;
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
}
 800f34c:	4618      	mov	r0, r3
 800f34e:	f107 070c 	add.w	r7, r7, #12
 800f352:	46bd      	mov	sp, r7
 800f354:	bc80      	pop	{r7}
 800f356:	4770      	bx	lr

0800f358 <dwc_otg_set_param_i2c_enable>:

int dwc_otg_set_param_i2c_enable(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f358:	b580      	push	{r7, lr}
 800f35a:	b084      	sub	sp, #16
 800f35c:	af00      	add	r7, sp, #0
 800f35e:	6078      	str	r0, [r7, #4]
 800f360:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800f362:	f04f 0300 	mov.w	r3, #0
 800f366:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800f368:	683b      	ldr	r3, [r7, #0]
 800f36a:	2b00      	cmp	r3, #0
 800f36c:	db02      	blt.n	800f374 <dwc_otg_set_param_i2c_enable+0x1c>
 800f36e:	683b      	ldr	r3, [r7, #0]
 800f370:	2b01      	cmp	r3, #1
 800f372:	dd02      	ble.n	800f37a <dwc_otg_set_param_i2c_enable+0x22>
		DWC_WARN("Wrong valaue for i2c_enable\n");
		DWC_WARN("i2c_enable must be 0 or 1\n");
		return -DWC_E_INVALID;
 800f374:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f378:	e01d      	b.n	800f3b6 <dwc_otg_set_param_i2c_enable+0x5e>
	}
#ifndef NO_FS_PHY_HW_CHECK
	if (val == 1 && core_if->hwcfg3.b.i2c == 0) {
 800f37a:	683b      	ldr	r3, [r7, #0]
 800f37c:	2b01      	cmp	r3, #1
 800f37e:	d114      	bne.n	800f3aa <dwc_otg_set_param_i2c_enable+0x52>
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800f386:	f003 0301 	and.w	r3, r3, #1
 800f38a:	b2db      	uxtb	r3, r3
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	d10c      	bne.n	800f3aa <dwc_otg_set_param_i2c_enable+0x52>
		if (dwc_otg_param_initialized(core_if->core_params->i2c_enable)) {
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	681b      	ldr	r3, [r3, #0]
 800f394:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800f398:	4618      	mov	r0, r3
 800f39a:	f7ff f81b 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for i2c_enable. Check HW configuration.\n",
			     val);
		}
		val = 0;
 800f39e:	f04f 0300 	mov.w	r3, #0
 800f3a2:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800f3a4:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f3a8:	60fb      	str	r3, [r7, #12]
	}
#endif

	core_if->core_params->i2c_enable = val;
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	681b      	ldr	r3, [r3, #0]
 800f3ae:	683a      	ldr	r2, [r7, #0]
 800f3b0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	return retval;
 800f3b4:	68fb      	ldr	r3, [r7, #12]
}
 800f3b6:	4618      	mov	r0, r3
 800f3b8:	f107 0710 	add.w	r7, r7, #16
 800f3bc:	46bd      	mov	sp, r7
 800f3be:	bd80      	pop	{r7, pc}

0800f3c0 <dwc_otg_get_param_i2c_enable>:

int32_t dwc_otg_get_param_i2c_enable(dwc_otg_core_if_t * core_if)
{
 800f3c0:	b480      	push	{r7}
 800f3c2:	b083      	sub	sp, #12
 800f3c4:	af00      	add	r7, sp, #0
 800f3c6:	6078      	str	r0, [r7, #4]
	return core_if->core_params->i2c_enable;
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	681b      	ldr	r3, [r3, #0]
 800f3cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 800f3d0:	4618      	mov	r0, r3
 800f3d2:	f107 070c 	add.w	r7, r7, #12
 800f3d6:	46bd      	mov	sp, r7
 800f3d8:	bc80      	pop	{r7}
 800f3da:	4770      	bx	lr

0800f3dc <dwc_otg_set_param_dev_perio_tx_fifo_size>:

int dwc_otg_set_param_dev_perio_tx_fifo_size(dwc_otg_core_if_t * core_if,
					     int32_t val, int fifo_num)
{
 800f3dc:	b590      	push	{r4, r7, lr}
 800f3de:	b087      	sub	sp, #28
 800f3e0:	af00      	add	r7, sp, #0
 800f3e2:	60f8      	str	r0, [r7, #12]
 800f3e4:	60b9      	str	r1, [r7, #8]
 800f3e6:	607a      	str	r2, [r7, #4]
	int retval = 0;
 800f3e8:	f04f 0300 	mov.w	r3, #0
 800f3ec:	617b      	str	r3, [r7, #20]

	if (DWC_OTG_PARAM_TEST(val, 4, 768)) {
 800f3ee:	68bb      	ldr	r3, [r7, #8]
 800f3f0:	2b03      	cmp	r3, #3
 800f3f2:	dd03      	ble.n	800f3fc <dwc_otg_set_param_dev_perio_tx_fifo_size+0x20>
 800f3f4:	68bb      	ldr	r3, [r7, #8]
 800f3f6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f3fa:	dd02      	ble.n	800f402 <dwc_otg_set_param_dev_perio_tx_fifo_size+0x26>
		DWC_WARN("Wrong value for dev_perio_tx_fifo_size\n");
		DWC_WARN("dev_perio_tx_fifo_size must be 4-768\n");
		return -DWC_E_INVALID;
 800f3fc:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f400:	e035      	b.n	800f46e <dwc_otg_set_param_dev_perio_tx_fifo_size+0x92>
	}

	if (val >
 800f402:	68bc      	ldr	r4, [r7, #8]
	    (DWC_READ_REG32(&core_if->core_global_regs->dtxfsiz[fifo_num]))) {
 800f404:	68fb      	ldr	r3, [r7, #12]
 800f406:	685a      	ldr	r2, [r3, #4]
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800f40e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800f412:	18d3      	adds	r3, r2, r3
 800f414:	f103 0304 	add.w	r3, r3, #4
 800f418:	4618      	mov	r0, r3
 800f41a:	f7f8 fc13 	bl	8007c44 <DWC_READ_REG32>
 800f41e:	4603      	mov	r3, r0
		DWC_WARN("Wrong value for dev_perio_tx_fifo_size\n");
		DWC_WARN("dev_perio_tx_fifo_size must be 4-768\n");
		return -DWC_E_INVALID;
	}

	if (val >
 800f420:	429c      	cmp	r4, r3
 800f422:	d91b      	bls.n	800f45c <dwc_otg_set_param_dev_perio_tx_fifo_size+0x80>
	    (DWC_READ_REG32(&core_if->core_global_regs->dtxfsiz[fifo_num]))) {
		if (dwc_otg_param_initialized
		    (core_if->core_params->dev_perio_tx_fifo_size[fifo_num])) {
 800f424:	68fb      	ldr	r3, [r7, #12]
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	687a      	ldr	r2, [r7, #4]
 800f42a:	f102 020c 	add.w	r2, r2, #12
 800f42e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f432:	4618      	mov	r0, r3
 800f434:	f7fe ffce 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("`%d' invalid for parameter `dev_perio_fifo_size_%d'. Check HW configuration.\n",
			     val, fifo_num);
		}
		val = (DWC_READ_REG32(&core_if->core_global_regs->dtxfsiz[fifo_num]));
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	685a      	ldr	r2, [r3, #4]
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800f442:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800f446:	18d3      	adds	r3, r2, r3
 800f448:	f103 0304 	add.w	r3, r3, #4
 800f44c:	4618      	mov	r0, r3
 800f44e:	f7f8 fbf9 	bl	8007c44 <DWC_READ_REG32>
 800f452:	4603      	mov	r3, r0
 800f454:	60bb      	str	r3, [r7, #8]
		retval = -DWC_E_INVALID;
 800f456:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f45a:	617b      	str	r3, [r7, #20]
	}

	core_if->core_params->dev_perio_tx_fifo_size[fifo_num] = val;
 800f45c:	68fb      	ldr	r3, [r7, #12]
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	68b9      	ldr	r1, [r7, #8]
 800f462:	687a      	ldr	r2, [r7, #4]
 800f464:	f102 020c 	add.w	r2, r2, #12
 800f468:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	return retval;
 800f46c:	697b      	ldr	r3, [r7, #20]
}
 800f46e:	4618      	mov	r0, r3
 800f470:	f107 071c 	add.w	r7, r7, #28
 800f474:	46bd      	mov	sp, r7
 800f476:	bd90      	pop	{r4, r7, pc}

0800f478 <dwc_otg_get_param_dev_perio_tx_fifo_size>:

int32_t dwc_otg_get_param_dev_perio_tx_fifo_size(dwc_otg_core_if_t * core_if,
						 int fifo_num)
{
 800f478:	b480      	push	{r7}
 800f47a:	b083      	sub	sp, #12
 800f47c:	af00      	add	r7, sp, #0
 800f47e:	6078      	str	r0, [r7, #4]
 800f480:	6039      	str	r1, [r7, #0]
	return core_if->core_params->dev_perio_tx_fifo_size[fifo_num];
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	681b      	ldr	r3, [r3, #0]
 800f486:	683a      	ldr	r2, [r7, #0]
 800f488:	f102 020c 	add.w	r2, r2, #12
 800f48c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
 800f490:	4618      	mov	r0, r3
 800f492:	f107 070c 	add.w	r7, r7, #12
 800f496:	46bd      	mov	sp, r7
 800f498:	bc80      	pop	{r7}
 800f49a:	4770      	bx	lr

0800f49c <dwc_otg_set_param_en_multiple_tx_fifo>:

int dwc_otg_set_param_en_multiple_tx_fifo(dwc_otg_core_if_t * core_if,
					  int32_t val)
{
 800f49c:	b580      	push	{r7, lr}
 800f49e:	b084      	sub	sp, #16
 800f4a0:	af00      	add	r7, sp, #0
 800f4a2:	6078      	str	r0, [r7, #4]
 800f4a4:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800f4a6:	f04f 0300 	mov.w	r3, #0
 800f4aa:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800f4ac:	683b      	ldr	r3, [r7, #0]
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	db02      	blt.n	800f4b8 <dwc_otg_set_param_en_multiple_tx_fifo+0x1c>
 800f4b2:	683b      	ldr	r3, [r7, #0]
 800f4b4:	2b01      	cmp	r3, #1
 800f4b6:	dd02      	ble.n	800f4be <dwc_otg_set_param_en_multiple_tx_fifo+0x22>
		DWC_WARN("Wrong valaue for en_multiple_tx_fifo,\n");
		DWC_WARN("en_multiple_tx_fifo must be 0 or 1\n");
		return -DWC_E_INVALID;
 800f4b8:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f4bc:	e01d      	b.n	800f4fa <dwc_otg_set_param_en_multiple_tx_fifo+0x5e>
	}

	if (val == 1 && core_if->hwcfg4.b.ded_fifo_en == 0) {
 800f4be:	683b      	ldr	r3, [r7, #0]
 800f4c0:	2b01      	cmp	r3, #1
 800f4c2:	d114      	bne.n	800f4ee <dwc_otg_set_param_en_multiple_tx_fifo+0x52>
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800f4ca:	f003 0302 	and.w	r3, r3, #2
 800f4ce:	b2db      	uxtb	r3, r3
 800f4d0:	2b00      	cmp	r3, #0
 800f4d2:	d10c      	bne.n	800f4ee <dwc_otg_set_param_en_multiple_tx_fifo+0x52>
		if (dwc_otg_param_initialized
		    (core_if->core_params->en_multiple_tx_fifo)) {
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800f4dc:	4618      	mov	r0, r3
 800f4de:	f7fe ff79 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter en_multiple_tx_fifo. Check HW configuration.\n",
			     val);
		}
		val = 0;
 800f4e2:	f04f 0300 	mov.w	r3, #0
 800f4e6:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800f4e8:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f4ec:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->en_multiple_tx_fifo = val;
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	681b      	ldr	r3, [r3, #0]
 800f4f2:	683a      	ldr	r2, [r7, #0]
 800f4f4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	return retval;
 800f4f8:	68fb      	ldr	r3, [r7, #12]
}
 800f4fa:	4618      	mov	r0, r3
 800f4fc:	f107 0710 	add.w	r7, r7, #16
 800f500:	46bd      	mov	sp, r7
 800f502:	bd80      	pop	{r7, pc}

0800f504 <dwc_otg_get_param_en_multiple_tx_fifo>:

int32_t dwc_otg_get_param_en_multiple_tx_fifo(dwc_otg_core_if_t * core_if)
{
 800f504:	b480      	push	{r7}
 800f506:	b083      	sub	sp, #12
 800f508:	af00      	add	r7, sp, #0
 800f50a:	6078      	str	r0, [r7, #4]
	return core_if->core_params->en_multiple_tx_fifo;
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	681b      	ldr	r3, [r3, #0]
 800f510:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
}
 800f514:	4618      	mov	r0, r3
 800f516:	f107 070c 	add.w	r7, r7, #12
 800f51a:	46bd      	mov	sp, r7
 800f51c:	bc80      	pop	{r7}
 800f51e:	4770      	bx	lr

0800f520 <dwc_otg_set_param_dev_tx_fifo_size>:

int dwc_otg_set_param_dev_tx_fifo_size(dwc_otg_core_if_t * core_if, int32_t val,
				       int fifo_num)
{
 800f520:	b590      	push	{r4, r7, lr}
 800f522:	b087      	sub	sp, #28
 800f524:	af00      	add	r7, sp, #0
 800f526:	60f8      	str	r0, [r7, #12]
 800f528:	60b9      	str	r1, [r7, #8]
 800f52a:	607a      	str	r2, [r7, #4]
	int retval = 0;
 800f52c:	f04f 0300 	mov.w	r3, #0
 800f530:	617b      	str	r3, [r7, #20]

	if (DWC_OTG_PARAM_TEST(val, 4, 768)) {
 800f532:	68bb      	ldr	r3, [r7, #8]
 800f534:	2b03      	cmp	r3, #3
 800f536:	dd03      	ble.n	800f540 <dwc_otg_set_param_dev_tx_fifo_size+0x20>
 800f538:	68bb      	ldr	r3, [r7, #8]
 800f53a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f53e:	dd02      	ble.n	800f546 <dwc_otg_set_param_dev_tx_fifo_size+0x26>
		DWC_WARN("Wrong value for dev_tx_fifo_size\n");
		DWC_WARN("dev_tx_fifo_size must be 4-768\n");
		return -DWC_E_INVALID;
 800f540:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f544:	e035      	b.n	800f5b2 <dwc_otg_set_param_dev_tx_fifo_size+0x92>
	}

	if (val >
 800f546:	68bc      	ldr	r4, [r7, #8]
	    (DWC_READ_REG32(&core_if->core_global_regs->dtxfsiz[fifo_num]))) {
 800f548:	68fb      	ldr	r3, [r7, #12]
 800f54a:	685a      	ldr	r2, [r3, #4]
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800f552:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800f556:	18d3      	adds	r3, r2, r3
 800f558:	f103 0304 	add.w	r3, r3, #4
 800f55c:	4618      	mov	r0, r3
 800f55e:	f7f8 fb71 	bl	8007c44 <DWC_READ_REG32>
 800f562:	4603      	mov	r3, r0
		DWC_WARN("Wrong value for dev_tx_fifo_size\n");
		DWC_WARN("dev_tx_fifo_size must be 4-768\n");
		return -DWC_E_INVALID;
	}

	if (val >
 800f564:	429c      	cmp	r4, r3
 800f566:	d91b      	bls.n	800f5a0 <dwc_otg_set_param_dev_tx_fifo_size+0x80>
	    (DWC_READ_REG32(&core_if->core_global_regs->dtxfsiz[fifo_num]))) {
		if (dwc_otg_param_initialized
		    (core_if->core_params->dev_tx_fifo_size[fifo_num])) {
 800f568:	68fb      	ldr	r3, [r7, #12]
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	687a      	ldr	r2, [r7, #4]
 800f56e:	f102 022a 	add.w	r2, r2, #42	; 0x2a
 800f572:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f576:	4618      	mov	r0, r3
 800f578:	f7fe ff2c 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("`%d' invalid for parameter `dev_tx_fifo_size_%d'. Check HW configuration.\n",
			     val, fifo_num);
		}
		val = (DWC_READ_REG32(&core_if->core_global_regs->dtxfsiz[fifo_num]));
 800f57c:	68fb      	ldr	r3, [r7, #12]
 800f57e:	685a      	ldr	r2, [r3, #4]
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	f103 0340 	add.w	r3, r3, #64	; 0x40
 800f586:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800f58a:	18d3      	adds	r3, r2, r3
 800f58c:	f103 0304 	add.w	r3, r3, #4
 800f590:	4618      	mov	r0, r3
 800f592:	f7f8 fb57 	bl	8007c44 <DWC_READ_REG32>
 800f596:	4603      	mov	r3, r0
 800f598:	60bb      	str	r3, [r7, #8]
		retval = -DWC_E_INVALID;
 800f59a:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f59e:	617b      	str	r3, [r7, #20]
	}

	core_if->core_params->dev_tx_fifo_size[fifo_num] = val;
 800f5a0:	68fb      	ldr	r3, [r7, #12]
 800f5a2:	681b      	ldr	r3, [r3, #0]
 800f5a4:	68b9      	ldr	r1, [r7, #8]
 800f5a6:	687a      	ldr	r2, [r7, #4]
 800f5a8:	f102 022a 	add.w	r2, r2, #42	; 0x2a
 800f5ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	return retval;
 800f5b0:	697b      	ldr	r3, [r7, #20]
}
 800f5b2:	4618      	mov	r0, r3
 800f5b4:	f107 071c 	add.w	r7, r7, #28
 800f5b8:	46bd      	mov	sp, r7
 800f5ba:	bd90      	pop	{r4, r7, pc}

0800f5bc <dwc_otg_get_param_dev_tx_fifo_size>:

int32_t dwc_otg_get_param_dev_tx_fifo_size(dwc_otg_core_if_t * core_if,
					   int fifo_num)
{
 800f5bc:	b480      	push	{r7}
 800f5be:	b083      	sub	sp, #12
 800f5c0:	af00      	add	r7, sp, #0
 800f5c2:	6078      	str	r0, [r7, #4]
 800f5c4:	6039      	str	r1, [r7, #0]
	return core_if->core_params->dev_tx_fifo_size[fifo_num];
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	681b      	ldr	r3, [r3, #0]
 800f5ca:	683a      	ldr	r2, [r7, #0]
 800f5cc:	f102 022a 	add.w	r2, r2, #42	; 0x2a
 800f5d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
 800f5d4:	4618      	mov	r0, r3
 800f5d6:	f107 070c 	add.w	r7, r7, #12
 800f5da:	46bd      	mov	sp, r7
 800f5dc:	bc80      	pop	{r7}
 800f5de:	4770      	bx	lr

0800f5e0 <dwc_otg_set_param_thr_ctl>:

int dwc_otg_set_param_thr_ctl(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f5e0:	b580      	push	{r7, lr}
 800f5e2:	b084      	sub	sp, #16
 800f5e4:	af00      	add	r7, sp, #0
 800f5e6:	6078      	str	r0, [r7, #4]
 800f5e8:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800f5ea:	f04f 0300 	mov.w	r3, #0
 800f5ee:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 0, 7)) {
 800f5f0:	683b      	ldr	r3, [r7, #0]
 800f5f2:	2b00      	cmp	r3, #0
 800f5f4:	db02      	blt.n	800f5fc <dwc_otg_set_param_thr_ctl+0x1c>
 800f5f6:	683b      	ldr	r3, [r7, #0]
 800f5f8:	2b07      	cmp	r3, #7
 800f5fa:	dd02      	ble.n	800f602 <dwc_otg_set_param_thr_ctl+0x22>
		DWC_WARN("Wrong value for thr_ctl\n");
		DWC_WARN("thr_ctl must be 0-7\n");
		return -DWC_E_INVALID;
 800f5fc:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f600:	e023      	b.n	800f64a <dwc_otg_set_param_thr_ctl+0x6a>
	}

	if ((val != 0) &&
 800f602:	683b      	ldr	r3, [r7, #0]
 800f604:	2b00      	cmp	r3, #0
 800f606:	d01a      	beq.n	800f63e <dwc_otg_set_param_thr_ctl+0x5e>
	    (!dwc_otg_get_param_dma_enable(core_if) ||
 800f608:	6878      	ldr	r0, [r7, #4]
 800f60a:	f7ff f90b 	bl	800e824 <dwc_otg_get_param_dma_enable>
 800f60e:	4603      	mov	r3, r0
		DWC_WARN("Wrong value for thr_ctl\n");
		DWC_WARN("thr_ctl must be 0-7\n");
		return -DWC_E_INVALID;
	}

	if ((val != 0) &&
 800f610:	2b00      	cmp	r3, #0
 800f612:	d007      	beq.n	800f624 <dwc_otg_set_param_thr_ctl+0x44>
	    (!dwc_otg_get_param_dma_enable(core_if) ||
	     !core_if->hwcfg4.b.ded_fifo_en)) {
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800f61a:	f003 0302 	and.w	r3, r3, #2
 800f61e:	b2db      	uxtb	r3, r3
		DWC_WARN("thr_ctl must be 0-7\n");
		return -DWC_E_INVALID;
	}

	if ((val != 0) &&
	    (!dwc_otg_get_param_dma_enable(core_if) ||
 800f620:	2b00      	cmp	r3, #0
 800f622:	d10c      	bne.n	800f63e <dwc_otg_set_param_thr_ctl+0x5e>
	     !core_if->hwcfg4.b.ded_fifo_en)) {
		if (dwc_otg_param_initialized(core_if->core_params->thr_ctl)) {
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	681b      	ldr	r3, [r3, #0]
 800f628:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800f62c:	4618      	mov	r0, r3
 800f62e:	f7fe fed1 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter thr_ctl. Check HW configuration.\n",
			     val);
		}
		val = 0;
 800f632:	f04f 0300 	mov.w	r3, #0
 800f636:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800f638:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f63c:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->thr_ctl = val;
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	681b      	ldr	r3, [r3, #0]
 800f642:	683a      	ldr	r2, [r7, #0]
 800f644:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	return retval;
 800f648:	68fb      	ldr	r3, [r7, #12]
}
 800f64a:	4618      	mov	r0, r3
 800f64c:	f107 0710 	add.w	r7, r7, #16
 800f650:	46bd      	mov	sp, r7
 800f652:	bd80      	pop	{r7, pc}

0800f654 <dwc_otg_get_param_thr_ctl>:

int32_t dwc_otg_get_param_thr_ctl(dwc_otg_core_if_t * core_if)
{
 800f654:	b480      	push	{r7}
 800f656:	b083      	sub	sp, #12
 800f658:	af00      	add	r7, sp, #0
 800f65a:	6078      	str	r0, [r7, #4]
	return core_if->core_params->thr_ctl;
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	681b      	ldr	r3, [r3, #0]
 800f660:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
}
 800f664:	4618      	mov	r0, r3
 800f666:	f107 070c 	add.w	r7, r7, #12
 800f66a:	46bd      	mov	sp, r7
 800f66c:	bc80      	pop	{r7}
 800f66e:	4770      	bx	lr

0800f670 <dwc_otg_set_param_lpm_enable>:

int dwc_otg_set_param_lpm_enable(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f670:	b580      	push	{r7, lr}
 800f672:	b084      	sub	sp, #16
 800f674:	af00      	add	r7, sp, #0
 800f676:	6078      	str	r0, [r7, #4]
 800f678:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800f67a:	f04f 0300 	mov.w	r3, #0
 800f67e:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800f680:	683b      	ldr	r3, [r7, #0]
 800f682:	2b00      	cmp	r3, #0
 800f684:	db02      	blt.n	800f68c <dwc_otg_set_param_lpm_enable+0x1c>
 800f686:	683b      	ldr	r3, [r7, #0]
 800f688:	2b01      	cmp	r3, #1
 800f68a:	dd02      	ble.n	800f692 <dwc_otg_set_param_lpm_enable+0x22>
		DWC_WARN("Wrong value for lpm_enable\n");
		DWC_WARN("lpm_enable must be 0 or 1\n");
		return -DWC_E_INVALID;
 800f68c:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f690:	e01d      	b.n	800f6ce <dwc_otg_set_param_lpm_enable+0x5e>
	}

	if (val && !core_if->hwcfg3.b.otg_lpm_en) {
 800f692:	683b      	ldr	r3, [r7, #0]
 800f694:	2b00      	cmp	r3, #0
 800f696:	d014      	beq.n	800f6c2 <dwc_otg_set_param_lpm_enable+0x52>
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800f69e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800f6a2:	b2db      	uxtb	r3, r3
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d10c      	bne.n	800f6c2 <dwc_otg_set_param_lpm_enable+0x52>
		if (dwc_otg_param_initialized(core_if->core_params->lpm_enable)) {
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800f6b0:	4618      	mov	r0, r3
 800f6b2:	f7fe fe8f 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter lpm_enable. Check HW configuration.\n",
			     val);
		}
		val = 0;
 800f6b6:	f04f 0300 	mov.w	r3, #0
 800f6ba:	603b      	str	r3, [r7, #0]
		retval = -DWC_E_INVALID;
 800f6bc:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f6c0:	60fb      	str	r3, [r7, #12]
	}

	core_if->core_params->lpm_enable = val;
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	681b      	ldr	r3, [r3, #0]
 800f6c6:	683a      	ldr	r2, [r7, #0]
 800f6c8:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	return retval;
 800f6cc:	68fb      	ldr	r3, [r7, #12]
}
 800f6ce:	4618      	mov	r0, r3
 800f6d0:	f107 0710 	add.w	r7, r7, #16
 800f6d4:	46bd      	mov	sp, r7
 800f6d6:	bd80      	pop	{r7, pc}

0800f6d8 <dwc_otg_get_param_lpm_enable>:

int32_t dwc_otg_get_param_lpm_enable(dwc_otg_core_if_t * core_if)
{
 800f6d8:	b480      	push	{r7}
 800f6da:	b083      	sub	sp, #12
 800f6dc:	af00      	add	r7, sp, #0
 800f6de:	6078      	str	r0, [r7, #4]
	return core_if->core_params->lpm_enable;
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	681b      	ldr	r3, [r3, #0]
 800f6e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
}
 800f6e8:	4618      	mov	r0, r3
 800f6ea:	f107 070c 	add.w	r7, r7, #12
 800f6ee:	46bd      	mov	sp, r7
 800f6f0:	bc80      	pop	{r7}
 800f6f2:	4770      	bx	lr

0800f6f4 <dwc_otg_set_param_tx_thr_length>:

int dwc_otg_set_param_tx_thr_length(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f6f4:	b480      	push	{r7}
 800f6f6:	b083      	sub	sp, #12
 800f6f8:	af00      	add	r7, sp, #0
 800f6fa:	6078      	str	r0, [r7, #4]
 800f6fc:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 8, 128)) {
 800f6fe:	683b      	ldr	r3, [r7, #0]
 800f700:	2b07      	cmp	r3, #7
 800f702:	dd02      	ble.n	800f70a <dwc_otg_set_param_tx_thr_length+0x16>
 800f704:	683b      	ldr	r3, [r7, #0]
 800f706:	2b80      	cmp	r3, #128	; 0x80
 800f708:	dd02      	ble.n	800f710 <dwc_otg_set_param_tx_thr_length+0x1c>
		DWC_WARN("Wrong valaue for tx_thr_length\n");
		DWC_WARN("tx_thr_length must be 8 - 128\n");
		return -DWC_E_INVALID;
 800f70a:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f70e:	e006      	b.n	800f71e <dwc_otg_set_param_tx_thr_length+0x2a>
	}

	core_if->core_params->tx_thr_length = val;
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	681b      	ldr	r3, [r3, #0]
 800f714:	683a      	ldr	r2, [r7, #0]
 800f716:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	return 0;
 800f71a:	f04f 0300 	mov.w	r3, #0
}
 800f71e:	4618      	mov	r0, r3
 800f720:	f107 070c 	add.w	r7, r7, #12
 800f724:	46bd      	mov	sp, r7
 800f726:	bc80      	pop	{r7}
 800f728:	4770      	bx	lr
 800f72a:	bf00      	nop

0800f72c <dwc_otg_get_param_tx_thr_length>:

int32_t dwc_otg_get_param_tx_thr_length(dwc_otg_core_if_t * core_if)
{
 800f72c:	b480      	push	{r7}
 800f72e:	b083      	sub	sp, #12
 800f730:	af00      	add	r7, sp, #0
 800f732:	6078      	str	r0, [r7, #4]
	return core_if->core_params->tx_thr_length;
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	681b      	ldr	r3, [r3, #0]
 800f738:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
}
 800f73c:	4618      	mov	r0, r3
 800f73e:	f107 070c 	add.w	r7, r7, #12
 800f742:	46bd      	mov	sp, r7
 800f744:	bc80      	pop	{r7}
 800f746:	4770      	bx	lr

0800f748 <dwc_otg_set_param_rx_thr_length>:

int dwc_otg_set_param_rx_thr_length(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f748:	b480      	push	{r7}
 800f74a:	b083      	sub	sp, #12
 800f74c:	af00      	add	r7, sp, #0
 800f74e:	6078      	str	r0, [r7, #4]
 800f750:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 8, 128)) {
 800f752:	683b      	ldr	r3, [r7, #0]
 800f754:	2b07      	cmp	r3, #7
 800f756:	dd02      	ble.n	800f75e <dwc_otg_set_param_rx_thr_length+0x16>
 800f758:	683b      	ldr	r3, [r7, #0]
 800f75a:	2b80      	cmp	r3, #128	; 0x80
 800f75c:	dd02      	ble.n	800f764 <dwc_otg_set_param_rx_thr_length+0x1c>
		DWC_WARN("Wrong valaue for rx_thr_length\n");
		DWC_WARN("rx_thr_length must be 8 - 128\n");
		return -DWC_E_INVALID;
 800f75e:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f762:	e006      	b.n	800f772 <dwc_otg_set_param_rx_thr_length+0x2a>
	}

	core_if->core_params->rx_thr_length = val;
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	683a      	ldr	r2, [r7, #0]
 800f76a:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
	return 0;
 800f76e:	f04f 0300 	mov.w	r3, #0
}
 800f772:	4618      	mov	r0, r3
 800f774:	f107 070c 	add.w	r7, r7, #12
 800f778:	46bd      	mov	sp, r7
 800f77a:	bc80      	pop	{r7}
 800f77c:	4770      	bx	lr
 800f77e:	bf00      	nop

0800f780 <dwc_otg_get_param_rx_thr_length>:

int32_t dwc_otg_get_param_rx_thr_length(dwc_otg_core_if_t * core_if)
{
 800f780:	b480      	push	{r7}
 800f782:	b083      	sub	sp, #12
 800f784:	af00      	add	r7, sp, #0
 800f786:	6078      	str	r0, [r7, #4]
	return core_if->core_params->rx_thr_length;
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
}
 800f790:	4618      	mov	r0, r3
 800f792:	f107 070c 	add.w	r7, r7, #12
 800f796:	46bd      	mov	sp, r7
 800f798:	bc80      	pop	{r7}
 800f79a:	4770      	bx	lr

0800f79c <dwc_otg_set_param_dma_burst_size>:

int dwc_otg_set_param_dma_burst_size(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f79c:	b480      	push	{r7}
 800f79e:	b083      	sub	sp, #12
 800f7a0:	af00      	add	r7, sp, #0
 800f7a2:	6078      	str	r0, [r7, #4]
 800f7a4:	6039      	str	r1, [r7, #0]
	if (DWC_OTG_PARAM_TEST(val, 1, 1) &&
 800f7a6:	683b      	ldr	r3, [r7, #0]
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	dd02      	ble.n	800f7b2 <dwc_otg_set_param_dma_burst_size+0x16>
 800f7ac:	683b      	ldr	r3, [r7, #0]
 800f7ae:	2b01      	cmp	r3, #1
 800f7b0:	dd2d      	ble.n	800f80e <dwc_otg_set_param_dma_burst_size+0x72>
 800f7b2:	683b      	ldr	r3, [r7, #0]
 800f7b4:	2b03      	cmp	r3, #3
 800f7b6:	dd02      	ble.n	800f7be <dwc_otg_set_param_dma_burst_size+0x22>
	    DWC_OTG_PARAM_TEST(val, 4, 4) &&
 800f7b8:	683b      	ldr	r3, [r7, #0]
 800f7ba:	2b04      	cmp	r3, #4
 800f7bc:	dd27      	ble.n	800f80e <dwc_otg_set_param_dma_burst_size+0x72>
 800f7be:	683b      	ldr	r3, [r7, #0]
 800f7c0:	2b07      	cmp	r3, #7
 800f7c2:	dd02      	ble.n	800f7ca <dwc_otg_set_param_dma_burst_size+0x2e>
	    DWC_OTG_PARAM_TEST(val, 8, 8) &&
 800f7c4:	683b      	ldr	r3, [r7, #0]
 800f7c6:	2b08      	cmp	r3, #8
 800f7c8:	dd21      	ble.n	800f80e <dwc_otg_set_param_dma_burst_size+0x72>
 800f7ca:	683b      	ldr	r3, [r7, #0]
 800f7cc:	2b0f      	cmp	r3, #15
 800f7ce:	dd02      	ble.n	800f7d6 <dwc_otg_set_param_dma_burst_size+0x3a>
	    DWC_OTG_PARAM_TEST(val, 16, 16) &&
 800f7d0:	683b      	ldr	r3, [r7, #0]
 800f7d2:	2b10      	cmp	r3, #16
 800f7d4:	dd1b      	ble.n	800f80e <dwc_otg_set_param_dma_burst_size+0x72>
 800f7d6:	683b      	ldr	r3, [r7, #0]
 800f7d8:	2b1f      	cmp	r3, #31
 800f7da:	dd02      	ble.n	800f7e2 <dwc_otg_set_param_dma_burst_size+0x46>
	    DWC_OTG_PARAM_TEST(val, 32, 32) &&
 800f7dc:	683b      	ldr	r3, [r7, #0]
 800f7de:	2b20      	cmp	r3, #32
 800f7e0:	dd15      	ble.n	800f80e <dwc_otg_set_param_dma_burst_size+0x72>
 800f7e2:	683b      	ldr	r3, [r7, #0]
 800f7e4:	2b3f      	cmp	r3, #63	; 0x3f
 800f7e6:	dd02      	ble.n	800f7ee <dwc_otg_set_param_dma_burst_size+0x52>
	    DWC_OTG_PARAM_TEST(val, 64, 64) &&
 800f7e8:	683b      	ldr	r3, [r7, #0]
 800f7ea:	2b40      	cmp	r3, #64	; 0x40
 800f7ec:	dd0f      	ble.n	800f80e <dwc_otg_set_param_dma_burst_size+0x72>
 800f7ee:	683b      	ldr	r3, [r7, #0]
 800f7f0:	2b7f      	cmp	r3, #127	; 0x7f
 800f7f2:	dd02      	ble.n	800f7fa <dwc_otg_set_param_dma_burst_size+0x5e>
	    DWC_OTG_PARAM_TEST(val, 128, 128) &&
 800f7f4:	683b      	ldr	r3, [r7, #0]
 800f7f6:	2b80      	cmp	r3, #128	; 0x80
 800f7f8:	dd09      	ble.n	800f80e <dwc_otg_set_param_dma_burst_size+0x72>
 800f7fa:	683b      	ldr	r3, [r7, #0]
 800f7fc:	2bff      	cmp	r3, #255	; 0xff
 800f7fe:	dd03      	ble.n	800f808 <dwc_otg_set_param_dma_burst_size+0x6c>
	    DWC_OTG_PARAM_TEST(val, 256, 256)) {
 800f800:	683b      	ldr	r3, [r7, #0]
 800f802:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f806:	dd02      	ble.n	800f80e <dwc_otg_set_param_dma_burst_size+0x72>
		DWC_WARN("`%d' invalid for parameter `dma_burst_size'\n", val);
		return -DWC_E_INVALID;
 800f808:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f80c:	e005      	b.n	800f81a <dwc_otg_set_param_dma_burst_size+0x7e>
	}
	core_if->core_params->dma_burst_size = val;
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	681b      	ldr	r3, [r3, #0]
 800f812:	683a      	ldr	r2, [r7, #0]
 800f814:	611a      	str	r2, [r3, #16]
	return 0;
 800f816:	f04f 0300 	mov.w	r3, #0
}
 800f81a:	4618      	mov	r0, r3
 800f81c:	f107 070c 	add.w	r7, r7, #12
 800f820:	46bd      	mov	sp, r7
 800f822:	bc80      	pop	{r7}
 800f824:	4770      	bx	lr
 800f826:	bf00      	nop

0800f828 <dwc_otg_get_param_dma_burst_size>:

int32_t dwc_otg_get_param_dma_burst_size(dwc_otg_core_if_t * core_if)
{
 800f828:	b480      	push	{r7}
 800f82a:	b083      	sub	sp, #12
 800f82c:	af00      	add	r7, sp, #0
 800f82e:	6078      	str	r0, [r7, #4]
	return core_if->core_params->dma_burst_size;
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	681b      	ldr	r3, [r3, #0]
 800f834:	691b      	ldr	r3, [r3, #16]
}
 800f836:	4618      	mov	r0, r3
 800f838:	f107 070c 	add.w	r7, r7, #12
 800f83c:	46bd      	mov	sp, r7
 800f83e:	bc80      	pop	{r7}
 800f840:	4770      	bx	lr
 800f842:	bf00      	nop

0800f844 <dwc_otg_set_param_pti_enable>:

int dwc_otg_set_param_pti_enable(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f844:	b580      	push	{r7, lr}
 800f846:	b084      	sub	sp, #16
 800f848:	af00      	add	r7, sp, #0
 800f84a:	6078      	str	r0, [r7, #4]
 800f84c:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800f84e:	f04f 0300 	mov.w	r3, #0
 800f852:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800f854:	683b      	ldr	r3, [r7, #0]
 800f856:	2b00      	cmp	r3, #0
 800f858:	db02      	blt.n	800f860 <dwc_otg_set_param_pti_enable+0x1c>
 800f85a:	683b      	ldr	r3, [r7, #0]
 800f85c:	2b01      	cmp	r3, #1
 800f85e:	dd02      	ble.n	800f866 <dwc_otg_set_param_pti_enable+0x22>
		DWC_WARN("`%d' invalid for parameter `pti_enable'\n", val);
		return -DWC_E_INVALID;
 800f860:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f864:	e01d      	b.n	800f8a2 <dwc_otg_set_param_pti_enable+0x5e>
	}
	if (val && (core_if->snpsid < OTG_CORE_REV_2_72a)) {
 800f866:	683b      	ldr	r3, [r7, #0]
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d014      	beq.n	800f896 <dwc_otg_set_param_pti_enable+0x52>
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	691a      	ldr	r2, [r3, #16]
 800f870:	f242 7329 	movw	r3, #10025	; 0x2729
 800f874:	f6c4 7354 	movt	r3, #20308	; 0x4f54
 800f878:	429a      	cmp	r2, r3
 800f87a:	d80c      	bhi.n	800f896 <dwc_otg_set_param_pti_enable+0x52>
		if (dwc_otg_param_initialized(core_if->core_params->pti_enable)) {
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800f884:	4618      	mov	r0, r3
 800f886:	f7fe fda5 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter pti_enable. Check HW configuration.\n",
			     val);
		}
		retval = -DWC_E_INVALID;
 800f88a:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f88e:	60fb      	str	r3, [r7, #12]
		val = 0;
 800f890:	f04f 0300 	mov.w	r3, #0
 800f894:	603b      	str	r3, [r7, #0]
	}
	core_if->core_params->pti_enable = val;
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	681b      	ldr	r3, [r3, #0]
 800f89a:	683a      	ldr	r2, [r7, #0]
 800f89c:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
	return retval;
 800f8a0:	68fb      	ldr	r3, [r7, #12]
}
 800f8a2:	4618      	mov	r0, r3
 800f8a4:	f107 0710 	add.w	r7, r7, #16
 800f8a8:	46bd      	mov	sp, r7
 800f8aa:	bd80      	pop	{r7, pc}

0800f8ac <dwc_otg_get_param_pti_enable>:

int32_t dwc_otg_get_param_pti_enable(dwc_otg_core_if_t * core_if)
{
 800f8ac:	b480      	push	{r7}
 800f8ae:	b083      	sub	sp, #12
 800f8b0:	af00      	add	r7, sp, #0
 800f8b2:	6078      	str	r0, [r7, #4]
	return core_if->core_params->pti_enable;
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	681b      	ldr	r3, [r3, #0]
 800f8b8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
}
 800f8bc:	4618      	mov	r0, r3
 800f8be:	f107 070c 	add.w	r7, r7, #12
 800f8c2:	46bd      	mov	sp, r7
 800f8c4:	bc80      	pop	{r7}
 800f8c6:	4770      	bx	lr

0800f8c8 <dwc_otg_set_param_mpi_enable>:

int dwc_otg_set_param_mpi_enable(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f8c8:	b580      	push	{r7, lr}
 800f8ca:	b084      	sub	sp, #16
 800f8cc:	af00      	add	r7, sp, #0
 800f8ce:	6078      	str	r0, [r7, #4]
 800f8d0:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800f8d2:	f04f 0300 	mov.w	r3, #0
 800f8d6:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800f8d8:	683b      	ldr	r3, [r7, #0]
 800f8da:	2b00      	cmp	r3, #0
 800f8dc:	db02      	blt.n	800f8e4 <dwc_otg_set_param_mpi_enable+0x1c>
 800f8de:	683b      	ldr	r3, [r7, #0]
 800f8e0:	2b01      	cmp	r3, #1
 800f8e2:	dd02      	ble.n	800f8ea <dwc_otg_set_param_mpi_enable+0x22>
		DWC_WARN("`%d' invalid for parameter `mpi_enable'\n", val);
		return -DWC_E_INVALID;
 800f8e4:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f8e8:	e01d      	b.n	800f926 <dwc_otg_set_param_mpi_enable+0x5e>
	}
	if (val && (core_if->hwcfg2.b.multi_proc_int == 0)) {
 800f8ea:	683b      	ldr	r3, [r7, #0]
 800f8ec:	2b00      	cmp	r3, #0
 800f8ee:	d014      	beq.n	800f91a <dwc_otg_set_param_mpi_enable+0x52>
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800f8f6:	f003 0310 	and.w	r3, r3, #16
 800f8fa:	b2db      	uxtb	r3, r3
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	d10c      	bne.n	800f91a <dwc_otg_set_param_mpi_enable+0x52>
		if (dwc_otg_param_initialized(core_if->core_params->mpi_enable)) {
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	681b      	ldr	r3, [r3, #0]
 800f904:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800f908:	4618      	mov	r0, r3
 800f90a:	f7fe fd63 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter mpi_enable. Check HW configuration.\n",
			     val);
		}
		retval = -DWC_E_INVALID;
 800f90e:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f912:	60fb      	str	r3, [r7, #12]
		val = 0;
 800f914:	f04f 0300 	mov.w	r3, #0
 800f918:	603b      	str	r3, [r7, #0]
	}
	core_if->core_params->mpi_enable = val;
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	681b      	ldr	r3, [r3, #0]
 800f91e:	683a      	ldr	r2, [r7, #0]
 800f920:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
	return retval;
 800f924:	68fb      	ldr	r3, [r7, #12]
}
 800f926:	4618      	mov	r0, r3
 800f928:	f107 0710 	add.w	r7, r7, #16
 800f92c:	46bd      	mov	sp, r7
 800f92e:	bd80      	pop	{r7, pc}

0800f930 <dwc_otg_get_param_mpi_enable>:

int32_t dwc_otg_get_param_mpi_enable(dwc_otg_core_if_t * core_if)
{
 800f930:	b480      	push	{r7}
 800f932:	b083      	sub	sp, #12
 800f934:	af00      	add	r7, sp, #0
 800f936:	6078      	str	r0, [r7, #4]
	return core_if->core_params->mpi_enable;
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
}
 800f940:	4618      	mov	r0, r3
 800f942:	f107 070c 	add.w	r7, r7, #12
 800f946:	46bd      	mov	sp, r7
 800f948:	bc80      	pop	{r7}
 800f94a:	4770      	bx	lr

0800f94c <dwc_otg_set_param_adp_enable>:

int dwc_otg_set_param_adp_enable(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f94c:	b580      	push	{r7, lr}
 800f94e:	b084      	sub	sp, #16
 800f950:	af00      	add	r7, sp, #0
 800f952:	6078      	str	r0, [r7, #4]
 800f954:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800f956:	f04f 0300 	mov.w	r3, #0
 800f95a:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800f95c:	683b      	ldr	r3, [r7, #0]
 800f95e:	2b00      	cmp	r3, #0
 800f960:	db02      	blt.n	800f968 <dwc_otg_set_param_adp_enable+0x1c>
 800f962:	683b      	ldr	r3, [r7, #0]
 800f964:	2b01      	cmp	r3, #1
 800f966:	dd02      	ble.n	800f96e <dwc_otg_set_param_adp_enable+0x22>
		DWC_WARN("`%d' invalid for parameter `adp_enable'\n", val);
		return -DWC_E_INVALID;
 800f968:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f96c:	e01d      	b.n	800f9aa <dwc_otg_set_param_adp_enable+0x5e>
	}
	if (val && (core_if->hwcfg3.b.adp_supp == 0)) {
 800f96e:	683b      	ldr	r3, [r7, #0]
 800f970:	2b00      	cmp	r3, #0
 800f972:	d014      	beq.n	800f99e <dwc_otg_set_param_adp_enable+0x52>
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800f97a:	f003 0310 	and.w	r3, r3, #16
 800f97e:	b2db      	uxtb	r3, r3
 800f980:	2b00      	cmp	r3, #0
 800f982:	d10c      	bne.n	800f99e <dwc_otg_set_param_adp_enable+0x52>
		if (dwc_otg_param_initialized
		    (core_if->core_params->adp_supp_enable)) {
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800f98c:	4618      	mov	r0, r3
 800f98e:	f7fe fd21 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter adp_enable. Check HW configuration.\n",
			     val);
		}
		retval = -DWC_E_INVALID;
 800f992:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f996:	60fb      	str	r3, [r7, #12]
		val = 0;
 800f998:	f04f 0300 	mov.w	r3, #0
 800f99c:	603b      	str	r3, [r7, #0]
	}
	core_if->core_params->adp_supp_enable = val;
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	681b      	ldr	r3, [r3, #0]
 800f9a2:	683a      	ldr	r2, [r7, #0]
 800f9a4:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	return retval;
 800f9a8:	68fb      	ldr	r3, [r7, #12]
}
 800f9aa:	4618      	mov	r0, r3
 800f9ac:	f107 0710 	add.w	r7, r7, #16
 800f9b0:	46bd      	mov	sp, r7
 800f9b2:	bd80      	pop	{r7, pc}

0800f9b4 <dwc_otg_get_param_adp_enable>:

int32_t dwc_otg_get_param_adp_enable(dwc_otg_core_if_t * core_if)
{
 800f9b4:	b480      	push	{r7}
 800f9b6:	b083      	sub	sp, #12
 800f9b8:	af00      	add	r7, sp, #0
 800f9ba:	6078      	str	r0, [r7, #4]
	return core_if->core_params->adp_supp_enable;
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	681b      	ldr	r3, [r3, #0]
 800f9c0:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
}
 800f9c4:	4618      	mov	r0, r3
 800f9c6:	f107 070c 	add.w	r7, r7, #12
 800f9ca:	46bd      	mov	sp, r7
 800f9cc:	bc80      	pop	{r7}
 800f9ce:	4770      	bx	lr

0800f9d0 <dwc_otg_set_param_ic_usb_cap>:

int dwc_otg_set_param_ic_usb_cap(dwc_otg_core_if_t * core_if, int32_t val)
{
 800f9d0:	b580      	push	{r7, lr}
 800f9d2:	b084      	sub	sp, #16
 800f9d4:	af00      	add	r7, sp, #0
 800f9d6:	6078      	str	r0, [r7, #4]
 800f9d8:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800f9da:	f04f 0300 	mov.w	r3, #0
 800f9de:	60fb      	str	r3, [r7, #12]
	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800f9e0:	683b      	ldr	r3, [r7, #0]
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	db02      	blt.n	800f9ec <dwc_otg_set_param_ic_usb_cap+0x1c>
 800f9e6:	683b      	ldr	r3, [r7, #0]
 800f9e8:	2b01      	cmp	r3, #1
 800f9ea:	dd02      	ble.n	800f9f2 <dwc_otg_set_param_ic_usb_cap+0x22>
		DWC_WARN("`%d' invalid for parameter `ic_usb_cap'\n", val);
		DWC_WARN("ic_usb_cap must be 0 or 1\n");
		return -DWC_E_INVALID;
 800f9ec:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800f9f0:	e01d      	b.n	800fa2e <dwc_otg_set_param_ic_usb_cap+0x5e>
	}

	if (val && (core_if->hwcfg2.b.otg_enable_ic_usb == 0)) {
 800f9f2:	683b      	ldr	r3, [r7, #0]
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	d014      	beq.n	800fa22 <dwc_otg_set_param_ic_usb_cap+0x52>
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800f9fe:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800fa02:	b2db      	uxtb	r3, r3
 800fa04:	2b00      	cmp	r3, #0
 800fa06:	d10c      	bne.n	800fa22 <dwc_otg_set_param_ic_usb_cap+0x52>
		if (dwc_otg_param_initialized(core_if->core_params->ic_usb_cap)) {
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	681b      	ldr	r3, [r3, #0]
 800fa0c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800fa10:	4618      	mov	r0, r3
 800fa12:	f7fe fcdf 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter ic_usb_cap. Check HW configuration.\n",
			     val);
		}
		retval = -DWC_E_INVALID;
 800fa16:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800fa1a:	60fb      	str	r3, [r7, #12]
		val = 0;
 800fa1c:	f04f 0300 	mov.w	r3, #0
 800fa20:	603b      	str	r3, [r7, #0]
	}
	core_if->core_params->ic_usb_cap = val;
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	681b      	ldr	r3, [r3, #0]
 800fa26:	683a      	ldr	r2, [r7, #0]
 800fa28:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	return retval;
 800fa2c:	68fb      	ldr	r3, [r7, #12]
}
 800fa2e:	4618      	mov	r0, r3
 800fa30:	f107 0710 	add.w	r7, r7, #16
 800fa34:	46bd      	mov	sp, r7
 800fa36:	bd80      	pop	{r7, pc}

0800fa38 <dwc_otg_get_param_ic_usb_cap>:

int32_t dwc_otg_get_param_ic_usb_cap(dwc_otg_core_if_t * core_if)
{
 800fa38:	b480      	push	{r7}
 800fa3a:	b083      	sub	sp, #12
 800fa3c:	af00      	add	r7, sp, #0
 800fa3e:	6078      	str	r0, [r7, #4]
	return core_if->core_params->ic_usb_cap;
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	681b      	ldr	r3, [r3, #0]
 800fa44:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
}
 800fa48:	4618      	mov	r0, r3
 800fa4a:	f107 070c 	add.w	r7, r7, #12
 800fa4e:	46bd      	mov	sp, r7
 800fa50:	bc80      	pop	{r7}
 800fa52:	4770      	bx	lr

0800fa54 <dwc_otg_set_param_ahb_thr_ratio>:

int dwc_otg_set_param_ahb_thr_ratio(dwc_otg_core_if_t * core_if, int32_t val)
{
 800fa54:	b580      	push	{r7, lr}
 800fa56:	b084      	sub	sp, #16
 800fa58:	af00      	add	r7, sp, #0
 800fa5a:	6078      	str	r0, [r7, #4]
 800fa5c:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800fa5e:	f04f 0300 	mov.w	r3, #0
 800fa62:	60fb      	str	r3, [r7, #12]
	int valid = 1;
 800fa64:	f04f 0301 	mov.w	r3, #1
 800fa68:	60bb      	str	r3, [r7, #8]

	if (DWC_OTG_PARAM_TEST(val, 0, 3)) {
 800fa6a:	683b      	ldr	r3, [r7, #0]
 800fa6c:	2b00      	cmp	r3, #0
 800fa6e:	db02      	blt.n	800fa76 <dwc_otg_set_param_ahb_thr_ratio+0x22>
 800fa70:	683b      	ldr	r3, [r7, #0]
 800fa72:	2b03      	cmp	r3, #3
 800fa74:	dd02      	ble.n	800fa7c <dwc_otg_set_param_ahb_thr_ratio+0x28>
		DWC_WARN("`%d' invalid for parameter `ahb_thr_ratio'\n", val);
		DWC_WARN("ahb_thr_ratio must be 0 - 3\n");
		return -DWC_E_INVALID;
 800fa76:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800fa7a:	e03d      	b.n	800faf8 <dwc_otg_set_param_ahb_thr_ratio+0xa4>
	}

	if (val
 800fa7c:	683b      	ldr	r3, [r7, #0]
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	d011      	beq.n	800faa6 <dwc_otg_set_param_ahb_thr_ratio+0x52>
	    && (core_if->snpsid < OTG_CORE_REV_2_81a
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	691a      	ldr	r2, [r3, #16]
 800fa86:	f642 0319 	movw	r3, #10265	; 0x2819
 800fa8a:	f6c4 7354 	movt	r3, #20308	; 0x4f54
 800fa8e:	429a      	cmp	r2, r3
 800fa90:	d905      	bls.n	800fa9e <dwc_otg_set_param_ahb_thr_ratio+0x4a>
		|| !dwc_otg_get_param_thr_ctl(core_if))) {
 800fa92:	6878      	ldr	r0, [r7, #4]
 800fa94:	f7ff fdde 	bl	800f654 <dwc_otg_get_param_thr_ctl>
 800fa98:	4603      	mov	r3, r0
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	d103      	bne.n	800faa6 <dwc_otg_set_param_ahb_thr_ratio+0x52>
		valid = 0;
 800fa9e:	f04f 0300 	mov.w	r3, #0
 800faa2:	60bb      	str	r3, [r7, #8]
 800faa4:	e012      	b.n	800facc <dwc_otg_set_param_ahb_thr_ratio+0x78>
	} else if (val
 800faa6:	683b      	ldr	r3, [r7, #0]
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	d00f      	beq.n	800facc <dwc_otg_set_param_ahb_thr_ratio+0x78>
		   && ((dwc_otg_get_param_tx_thr_length(core_if) / (1 << val)) <
 800faac:	6878      	ldr	r0, [r7, #4]
 800faae:	f7ff fe3d 	bl	800f72c <dwc_otg_get_param_tx_thr_length>
 800fab2:	4602      	mov	r2, r0
 800fab4:	f04f 0101 	mov.w	r1, #1
 800fab8:	683b      	ldr	r3, [r7, #0]
 800faba:	fa01 f303 	lsl.w	r3, r1, r3
 800fabe:	fb92 f3f3 	sdiv	r3, r2, r3
 800fac2:	2b03      	cmp	r3, #3
 800fac4:	dc02      	bgt.n	800facc <dwc_otg_set_param_ahb_thr_ratio+0x78>
		       4)) {
		valid = 0;
 800fac6:	f04f 0300 	mov.w	r3, #0
 800faca:	60bb      	str	r3, [r7, #8]
	}
	if (valid == 0) {
 800facc:	68bb      	ldr	r3, [r7, #8]
 800face:	2b00      	cmp	r3, #0
 800fad0:	d10c      	bne.n	800faec <dwc_otg_set_param_ahb_thr_ratio+0x98>
		if (dwc_otg_param_initialized
		    (core_if->core_params->ahb_thr_ratio)) {
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800fada:	4618      	mov	r0, r3
 800fadc:	f7fe fc7a 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter ahb_thr_ratio. Check HW configuration.\n",
			     val);
		}
		retval = -DWC_E_INVALID;
 800fae0:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800fae4:	60fb      	str	r3, [r7, #12]
		val = 0;
 800fae6:	f04f 0300 	mov.w	r3, #0
 800faea:	603b      	str	r3, [r7, #0]
	}

	core_if->core_params->ahb_thr_ratio = val;
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	681b      	ldr	r3, [r3, #0]
 800faf0:	683a      	ldr	r2, [r7, #0]
 800faf2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	return retval;
 800faf6:	68fb      	ldr	r3, [r7, #12]
}
 800faf8:	4618      	mov	r0, r3
 800fafa:	f107 0710 	add.w	r7, r7, #16
 800fafe:	46bd      	mov	sp, r7
 800fb00:	bd80      	pop	{r7, pc}
 800fb02:	bf00      	nop

0800fb04 <dwc_otg_get_param_ahb_thr_ratio>:

int32_t dwc_otg_get_param_ahb_thr_ratio(dwc_otg_core_if_t * core_if)
{
 800fb04:	b480      	push	{r7}
 800fb06:	b083      	sub	sp, #12
 800fb08:	af00      	add	r7, sp, #0
 800fb0a:	6078      	str	r0, [r7, #4]
	return core_if->core_params->ahb_thr_ratio;
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	681b      	ldr	r3, [r3, #0]
 800fb10:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 800fb14:	4618      	mov	r0, r3
 800fb16:	f107 070c 	add.w	r7, r7, #12
 800fb1a:	46bd      	mov	sp, r7
 800fb1c:	bc80      	pop	{r7}
 800fb1e:	4770      	bx	lr

0800fb20 <dwc_otg_set_param_power_down>:

int dwc_otg_set_param_power_down(dwc_otg_core_if_t * core_if, int32_t val)
{
 800fb20:	b580      	push	{r7, lr}
 800fb22:	b084      	sub	sp, #16
 800fb24:	af00      	add	r7, sp, #0
 800fb26:	6078      	str	r0, [r7, #4]
 800fb28:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800fb2a:	f04f 0300 	mov.w	r3, #0
 800fb2e:	60fb      	str	r3, [r7, #12]
	int valid = 1;
 800fb30:	f04f 0301 	mov.w	r3, #1
 800fb34:	60bb      	str	r3, [r7, #8]

	if (DWC_OTG_PARAM_TEST(val, 0, 2)) {
 800fb36:	683b      	ldr	r3, [r7, #0]
 800fb38:	2b00      	cmp	r3, #0
 800fb3a:	db02      	blt.n	800fb42 <dwc_otg_set_param_power_down+0x22>
 800fb3c:	683b      	ldr	r3, [r7, #0]
 800fb3e:	2b02      	cmp	r3, #2
 800fb40:	dd02      	ble.n	800fb48 <dwc_otg_set_param_power_down+0x28>
		DWC_WARN("`%d' invalid for parameter `power_down'\n", val);
		DWC_WARN("power_down must be 0 - 2\n");
		return -DWC_E_INVALID;
 800fb42:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800fb46:	e023      	b.n	800fb90 <dwc_otg_set_param_power_down+0x70>
	}

	if ((val == 2) && (core_if->snpsid < OTG_CORE_REV_2_91a)) {
 800fb48:	683b      	ldr	r3, [r7, #0]
 800fb4a:	2b02      	cmp	r3, #2
 800fb4c:	d10a      	bne.n	800fb64 <dwc_otg_set_param_power_down+0x44>
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	691a      	ldr	r2, [r3, #16]
 800fb52:	f642 1319 	movw	r3, #10521	; 0x2919
 800fb56:	f6c4 7354 	movt	r3, #20308	; 0x4f54
 800fb5a:	429a      	cmp	r2, r3
 800fb5c:	d802      	bhi.n	800fb64 <dwc_otg_set_param_power_down+0x44>
		valid = 0;
 800fb5e:	f04f 0300 	mov.w	r3, #0
 800fb62:	60bb      	str	r3, [r7, #8]
	}
	if (valid == 0) {
 800fb64:	68bb      	ldr	r3, [r7, #8]
 800fb66:	2b00      	cmp	r3, #0
 800fb68:	d10c      	bne.n	800fb84 <dwc_otg_set_param_power_down+0x64>
		if (dwc_otg_param_initialized(core_if->core_params->power_down)) {
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	681b      	ldr	r3, [r3, #0]
 800fb6e:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800fb72:	4618      	mov	r0, r3
 800fb74:	f7fe fc2e 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter power_down. Check HW configuration.\n",
			     val);
		}
		retval = -DWC_E_INVALID;
 800fb78:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800fb7c:	60fb      	str	r3, [r7, #12]
		val = 0;
 800fb7e:	f04f 0300 	mov.w	r3, #0
 800fb82:	603b      	str	r3, [r7, #0]
	}
	core_if->core_params->power_down = val;
 800fb84:	687b      	ldr	r3, [r7, #4]
 800fb86:	681b      	ldr	r3, [r3, #0]
 800fb88:	683a      	ldr	r2, [r7, #0]
 800fb8a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	return retval;
 800fb8e:	68fb      	ldr	r3, [r7, #12]
}
 800fb90:	4618      	mov	r0, r3
 800fb92:	f107 0710 	add.w	r7, r7, #16
 800fb96:	46bd      	mov	sp, r7
 800fb98:	bd80      	pop	{r7, pc}
 800fb9a:	bf00      	nop

0800fb9c <dwc_otg_get_param_power_down>:

int32_t dwc_otg_get_param_power_down(dwc_otg_core_if_t * core_if)
{
 800fb9c:	b480      	push	{r7}
 800fb9e:	b083      	sub	sp, #12
 800fba0:	af00      	add	r7, sp, #0
 800fba2:	6078      	str	r0, [r7, #4]
	return core_if->core_params->power_down;
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	681b      	ldr	r3, [r3, #0]
 800fba8:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
}
 800fbac:	4618      	mov	r0, r3
 800fbae:	f107 070c 	add.w	r7, r7, #12
 800fbb2:	46bd      	mov	sp, r7
 800fbb4:	bc80      	pop	{r7}
 800fbb6:	4770      	bx	lr

0800fbb8 <dwc_otg_set_param_reload_ctl>:

int dwc_otg_set_param_reload_ctl(dwc_otg_core_if_t * core_if, int32_t val)
{
 800fbb8:	b580      	push	{r7, lr}
 800fbba:	b084      	sub	sp, #16
 800fbbc:	af00      	add	r7, sp, #0
 800fbbe:	6078      	str	r0, [r7, #4]
 800fbc0:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800fbc2:	f04f 0300 	mov.w	r3, #0
 800fbc6:	60fb      	str	r3, [r7, #12]
	int valid = 1;
 800fbc8:	f04f 0301 	mov.w	r3, #1
 800fbcc:	60bb      	str	r3, [r7, #8]

	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800fbce:	683b      	ldr	r3, [r7, #0]
 800fbd0:	2b00      	cmp	r3, #0
 800fbd2:	db02      	blt.n	800fbda <dwc_otg_set_param_reload_ctl+0x22>
 800fbd4:	683b      	ldr	r3, [r7, #0]
 800fbd6:	2b01      	cmp	r3, #1
 800fbd8:	dd02      	ble.n	800fbe0 <dwc_otg_set_param_reload_ctl+0x28>
		DWC_WARN("`%d' invalid for parameter `reload_ctl'\n", val);
		DWC_WARN("reload_ctl must be 0 or 1\n");
		return -DWC_E_INVALID;
 800fbda:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800fbde:	e023      	b.n	800fc28 <dwc_otg_set_param_reload_ctl+0x70>
	}

	if ((val == 1) && (core_if->snpsid < OTG_CORE_REV_2_92a)) {
 800fbe0:	683b      	ldr	r3, [r7, #0]
 800fbe2:	2b01      	cmp	r3, #1
 800fbe4:	d10a      	bne.n	800fbfc <dwc_otg_set_param_reload_ctl+0x44>
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	691a      	ldr	r2, [r3, #16]
 800fbea:	f642 1329 	movw	r3, #10537	; 0x2929
 800fbee:	f6c4 7354 	movt	r3, #20308	; 0x4f54
 800fbf2:	429a      	cmp	r2, r3
 800fbf4:	d802      	bhi.n	800fbfc <dwc_otg_set_param_reload_ctl+0x44>
		valid = 0;
 800fbf6:	f04f 0300 	mov.w	r3, #0
 800fbfa:	60bb      	str	r3, [r7, #8]
	}
	if (valid == 0) {
 800fbfc:	68bb      	ldr	r3, [r7, #8]
 800fbfe:	2b00      	cmp	r3, #0
 800fc00:	d10c      	bne.n	800fc1c <dwc_otg_set_param_reload_ctl+0x64>
		if (dwc_otg_param_initialized(core_if->core_params->reload_ctl)) {
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	681b      	ldr	r3, [r3, #0]
 800fc06:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800fc0a:	4618      	mov	r0, r3
 800fc0c:	f7fe fbe2 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR("%d invalid for parameter reload_ctl."
				  "Check HW configuration.\n", val);
		}
		retval = -DWC_E_INVALID;
 800fc10:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800fc14:	60fb      	str	r3, [r7, #12]
		val = 0;
 800fc16:	f04f 0300 	mov.w	r3, #0
 800fc1a:	603b      	str	r3, [r7, #0]
	}
	core_if->core_params->reload_ctl = val;
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	683a      	ldr	r2, [r7, #0]
 800fc22:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	return retval;
 800fc26:	68fb      	ldr	r3, [r7, #12]
}
 800fc28:	4618      	mov	r0, r3
 800fc2a:	f107 0710 	add.w	r7, r7, #16
 800fc2e:	46bd      	mov	sp, r7
 800fc30:	bd80      	pop	{r7, pc}
 800fc32:	bf00      	nop

0800fc34 <dwc_otg_get_param_reload_ctl>:

int32_t dwc_otg_get_param_reload_ctl(dwc_otg_core_if_t * core_if)
{
 800fc34:	b480      	push	{r7}
 800fc36:	b083      	sub	sp, #12
 800fc38:	af00      	add	r7, sp, #0
 800fc3a:	6078      	str	r0, [r7, #4]
	return core_if->core_params->reload_ctl;
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	681b      	ldr	r3, [r3, #0]
 800fc40:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
}
 800fc44:	4618      	mov	r0, r3
 800fc46:	f107 070c 	add.w	r7, r7, #12
 800fc4a:	46bd      	mov	sp, r7
 800fc4c:	bc80      	pop	{r7}
 800fc4e:	4770      	bx	lr

0800fc50 <dwc_otg_set_param_otg_ver>:

int dwc_otg_set_param_otg_ver(dwc_otg_core_if_t * core_if, int32_t val)
{
 800fc50:	b580      	push	{r7, lr}
 800fc52:	b084      	sub	sp, #16
 800fc54:	af00      	add	r7, sp, #0
 800fc56:	6078      	str	r0, [r7, #4]
 800fc58:	6039      	str	r1, [r7, #0]
	int retval = 0;
 800fc5a:	f04f 0300 	mov.w	r3, #0
 800fc5e:	60fb      	str	r3, [r7, #12]

	if (DWC_OTG_PARAM_TEST(val, 0, 1)) {
 800fc60:	683b      	ldr	r3, [r7, #0]
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	db02      	blt.n	800fc6c <dwc_otg_set_param_otg_ver+0x1c>
 800fc66:	683b      	ldr	r3, [r7, #0]
 800fc68:	2b01      	cmp	r3, #1
 800fc6a:	dd02      	ble.n	800fc72 <dwc_otg_set_param_otg_ver+0x22>
		DWC_WARN("`%d' invalid for parameter `otg_ver'\n", val);
		DWC_WARN
		    ("otg_ver must be 0(for OTG 1.3 support) or 1(for OTG 2.0 support)\n");
		return -DWC_E_INVALID;
 800fc6c:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800fc70:	e01d      	b.n	800fcae <dwc_otg_set_param_otg_ver+0x5e>
	}

	if (val && (core_if->hwcfg3.b.otg_ver_support == 0)) {
 800fc72:	683b      	ldr	r3, [r7, #0]
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d014      	beq.n	800fca2 <dwc_otg_set_param_otg_ver+0x52>
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800fc7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fc82:	b2db      	uxtb	r3, r3
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d10c      	bne.n	800fca2 <dwc_otg_set_param_otg_ver+0x52>
		if (dwc_otg_param_initialized(core_if->core_params->otg_ver)) {
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800fc90:	4618      	mov	r0, r3
 800fc92:	f7fe fb9f 	bl	800e3d4 <dwc_otg_param_initialized>
			DWC_ERROR
			    ("%d invalid for parameter otg_ver. Check HW configuration.\n",
			     val);
		}
		retval = -DWC_E_INVALID;
 800fc96:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800fc9a:	60fb      	str	r3, [r7, #12]
		val = 0;
 800fc9c:	f04f 0300 	mov.w	r3, #0
 800fca0:	603b      	str	r3, [r7, #0]
	}
	core_if->core_params->otg_ver = val;
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	683a      	ldr	r2, [r7, #0]
 800fca8:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
	return retval;
 800fcac:	68fb      	ldr	r3, [r7, #12]
}
 800fcae:	4618      	mov	r0, r3
 800fcb0:	f107 0710 	add.w	r7, r7, #16
 800fcb4:	46bd      	mov	sp, r7
 800fcb6:	bd80      	pop	{r7, pc}

0800fcb8 <dwc_otg_get_param_otg_ver>:

int32_t dwc_otg_get_param_otg_ver(dwc_otg_core_if_t * core_if)
{
 800fcb8:	b480      	push	{r7}
 800fcba:	b083      	sub	sp, #12
 800fcbc:	af00      	add	r7, sp, #0
 800fcbe:	6078      	str	r0, [r7, #4]
	return core_if->core_params->otg_ver;
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	681b      	ldr	r3, [r3, #0]
 800fcc4:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 800fcc8:	4618      	mov	r0, r3
 800fcca:	f107 070c 	add.w	r7, r7, #12
 800fcce:	46bd      	mov	sp, r7
 800fcd0:	bc80      	pop	{r7}
 800fcd2:	4770      	bx	lr

0800fcd4 <dwc_otg_get_hnpstatus>:

uint32_t dwc_otg_get_hnpstatus(dwc_otg_core_if_t * core_if)
{
 800fcd4:	b580      	push	{r7, lr}
 800fcd6:	b084      	sub	sp, #16
 800fcd8:	af00      	add	r7, sp, #0
 800fcda:	6078      	str	r0, [r7, #4]
	gotgctl_data_t otgctl;
	otgctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	685b      	ldr	r3, [r3, #4]
 800fce0:	4618      	mov	r0, r3
 800fce2:	f7f7 ffaf 	bl	8007c44 <DWC_READ_REG32>
 800fce6:	4603      	mov	r3, r0
 800fce8:	60fb      	str	r3, [r7, #12]
	return otgctl.b.hstnegscs;
 800fcea:	68fb      	ldr	r3, [r7, #12]
 800fcec:	f3c3 2300 	ubfx	r3, r3, #8, #1
 800fcf0:	b2db      	uxtb	r3, r3
}
 800fcf2:	4618      	mov	r0, r3
 800fcf4:	f107 0710 	add.w	r7, r7, #16
 800fcf8:	46bd      	mov	sp, r7
 800fcfa:	bd80      	pop	{r7, pc}

0800fcfc <dwc_otg_get_srpstatus>:

uint32_t dwc_otg_get_srpstatus(dwc_otg_core_if_t * core_if)
{
 800fcfc:	b580      	push	{r7, lr}
 800fcfe:	b084      	sub	sp, #16
 800fd00:	af00      	add	r7, sp, #0
 800fd02:	6078      	str	r0, [r7, #4]
	gotgctl_data_t otgctl;
	otgctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	685b      	ldr	r3, [r3, #4]
 800fd08:	4618      	mov	r0, r3
 800fd0a:	f7f7 ff9b 	bl	8007c44 <DWC_READ_REG32>
 800fd0e:	4603      	mov	r3, r0
 800fd10:	60fb      	str	r3, [r7, #12]
	return otgctl.b.sesreqscs;
 800fd12:	68fb      	ldr	r3, [r7, #12]
 800fd14:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800fd18:	b2db      	uxtb	r3, r3
}
 800fd1a:	4618      	mov	r0, r3
 800fd1c:	f107 0710 	add.w	r7, r7, #16
 800fd20:	46bd      	mov	sp, r7
 800fd22:	bd80      	pop	{r7, pc}

0800fd24 <dwc_otg_set_hnpreq>:

void dwc_otg_set_hnpreq(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800fd24:	b580      	push	{r7, lr}
 800fd26:	b084      	sub	sp, #16
 800fd28:	af00      	add	r7, sp, #0
 800fd2a:	6078      	str	r0, [r7, #4]
 800fd2c:	6039      	str	r1, [r7, #0]
	gotgctl_data_t otgctl;
	otgctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	685b      	ldr	r3, [r3, #4]
 800fd32:	4618      	mov	r0, r3
 800fd34:	f7f7 ff86 	bl	8007c44 <DWC_READ_REG32>
 800fd38:	4603      	mov	r3, r0
 800fd3a:	60fb      	str	r3, [r7, #12]
	otgctl.b.hnpreq = val;
 800fd3c:	683b      	ldr	r3, [r7, #0]
 800fd3e:	b2db      	uxtb	r3, r3
 800fd40:	f003 0301 	and.w	r3, r3, #1
 800fd44:	b2da      	uxtb	r2, r3
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	f362 2349 	bfi	r3, r2, #9, #1
 800fd4c:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->gotgctl, otgctl.d32);
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	685b      	ldr	r3, [r3, #4]
 800fd52:	461a      	mov	r2, r3
 800fd54:	68fb      	ldr	r3, [r7, #12]
 800fd56:	4610      	mov	r0, r2
 800fd58:	4619      	mov	r1, r3
 800fd5a:	f7f7 ff7f 	bl	8007c5c <DWC_WRITE_REG32>
}
 800fd5e:	f107 0710 	add.w	r7, r7, #16
 800fd62:	46bd      	mov	sp, r7
 800fd64:	bd80      	pop	{r7, pc}
 800fd66:	bf00      	nop

0800fd68 <dwc_otg_get_gsnpsid>:

uint32_t dwc_otg_get_gsnpsid(dwc_otg_core_if_t * core_if)
{
 800fd68:	b480      	push	{r7}
 800fd6a:	b083      	sub	sp, #12
 800fd6c:	af00      	add	r7, sp, #0
 800fd6e:	6078      	str	r0, [r7, #4]
	return core_if->snpsid;
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	691b      	ldr	r3, [r3, #16]
}
 800fd74:	4618      	mov	r0, r3
 800fd76:	f107 070c 	add.w	r7, r7, #12
 800fd7a:	46bd      	mov	sp, r7
 800fd7c:	bc80      	pop	{r7}
 800fd7e:	4770      	bx	lr

0800fd80 <dwc_otg_get_mode>:

uint32_t dwc_otg_get_mode(dwc_otg_core_if_t * core_if)
{
 800fd80:	b580      	push	{r7, lr}
 800fd82:	b084      	sub	sp, #16
 800fd84:	af00      	add	r7, sp, #0
 800fd86:	6078      	str	r0, [r7, #4]
	gintsts_data_t gintsts;
	gintsts.d32 = DWC_READ_REG32(&core_if->core_global_regs->gintsts);
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	685b      	ldr	r3, [r3, #4]
 800fd8c:	f103 0314 	add.w	r3, r3, #20
 800fd90:	4618      	mov	r0, r3
 800fd92:	f7f7 ff57 	bl	8007c44 <DWC_READ_REG32>
 800fd96:	4603      	mov	r3, r0
 800fd98:	60fb      	str	r3, [r7, #12]
	return gintsts.b.curmode;
 800fd9a:	68fb      	ldr	r3, [r7, #12]
 800fd9c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800fda0:	b2db      	uxtb	r3, r3
}
 800fda2:	4618      	mov	r0, r3
 800fda4:	f107 0710 	add.w	r7, r7, #16
 800fda8:	46bd      	mov	sp, r7
 800fdaa:	bd80      	pop	{r7, pc}

0800fdac <dwc_otg_get_hnpcapable>:

uint32_t dwc_otg_get_hnpcapable(dwc_otg_core_if_t * core_if)
{
 800fdac:	b580      	push	{r7, lr}
 800fdae:	b084      	sub	sp, #16
 800fdb0:	af00      	add	r7, sp, #0
 800fdb2:	6078      	str	r0, [r7, #4]
	gusbcfg_data_t usbcfg;
	usbcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	685b      	ldr	r3, [r3, #4]
 800fdb8:	f103 030c 	add.w	r3, r3, #12
 800fdbc:	4618      	mov	r0, r3
 800fdbe:	f7f7 ff41 	bl	8007c44 <DWC_READ_REG32>
 800fdc2:	4603      	mov	r3, r0
 800fdc4:	60fb      	str	r3, [r7, #12]
	return usbcfg.b.hnpcap;
 800fdc6:	68fb      	ldr	r3, [r7, #12]
 800fdc8:	f3c3 2340 	ubfx	r3, r3, #9, #1
 800fdcc:	b2db      	uxtb	r3, r3
}
 800fdce:	4618      	mov	r0, r3
 800fdd0:	f107 0710 	add.w	r7, r7, #16
 800fdd4:	46bd      	mov	sp, r7
 800fdd6:	bd80      	pop	{r7, pc}

0800fdd8 <dwc_otg_set_hnpcapable>:

void dwc_otg_set_hnpcapable(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800fdd8:	b580      	push	{r7, lr}
 800fdda:	b084      	sub	sp, #16
 800fddc:	af00      	add	r7, sp, #0
 800fdde:	6078      	str	r0, [r7, #4]
 800fde0:	6039      	str	r1, [r7, #0]
	gusbcfg_data_t usbcfg;
	usbcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	685b      	ldr	r3, [r3, #4]
 800fde6:	f103 030c 	add.w	r3, r3, #12
 800fdea:	4618      	mov	r0, r3
 800fdec:	f7f7 ff2a 	bl	8007c44 <DWC_READ_REG32>
 800fdf0:	4603      	mov	r3, r0
 800fdf2:	60fb      	str	r3, [r7, #12]
	usbcfg.b.hnpcap = val;
 800fdf4:	683b      	ldr	r3, [r7, #0]
 800fdf6:	b2db      	uxtb	r3, r3
 800fdf8:	f003 0301 	and.w	r3, r3, #1
 800fdfc:	b2da      	uxtb	r2, r3
 800fdfe:	68fb      	ldr	r3, [r7, #12]
 800fe00:	f362 2349 	bfi	r3, r2, #9, #1
 800fe04:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, usbcfg.d32);
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	685b      	ldr	r3, [r3, #4]
 800fe0a:	f103 020c 	add.w	r2, r3, #12
 800fe0e:	68fb      	ldr	r3, [r7, #12]
 800fe10:	4610      	mov	r0, r2
 800fe12:	4619      	mov	r1, r3
 800fe14:	f7f7 ff22 	bl	8007c5c <DWC_WRITE_REG32>
}
 800fe18:	f107 0710 	add.w	r7, r7, #16
 800fe1c:	46bd      	mov	sp, r7
 800fe1e:	bd80      	pop	{r7, pc}

0800fe20 <dwc_otg_get_srpcapable>:

uint32_t dwc_otg_get_srpcapable(dwc_otg_core_if_t * core_if)
{
 800fe20:	b580      	push	{r7, lr}
 800fe22:	b084      	sub	sp, #16
 800fe24:	af00      	add	r7, sp, #0
 800fe26:	6078      	str	r0, [r7, #4]
	gusbcfg_data_t usbcfg;
	usbcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	685b      	ldr	r3, [r3, #4]
 800fe2c:	f103 030c 	add.w	r3, r3, #12
 800fe30:	4618      	mov	r0, r3
 800fe32:	f7f7 ff07 	bl	8007c44 <DWC_READ_REG32>
 800fe36:	4603      	mov	r3, r0
 800fe38:	60fb      	str	r3, [r7, #12]
	return usbcfg.b.srpcap;
 800fe3a:	68fb      	ldr	r3, [r7, #12]
 800fe3c:	f3c3 2300 	ubfx	r3, r3, #8, #1
 800fe40:	b2db      	uxtb	r3, r3
}
 800fe42:	4618      	mov	r0, r3
 800fe44:	f107 0710 	add.w	r7, r7, #16
 800fe48:	46bd      	mov	sp, r7
 800fe4a:	bd80      	pop	{r7, pc}

0800fe4c <dwc_otg_set_srpcapable>:

void dwc_otg_set_srpcapable(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800fe4c:	b580      	push	{r7, lr}
 800fe4e:	b084      	sub	sp, #16
 800fe50:	af00      	add	r7, sp, #0
 800fe52:	6078      	str	r0, [r7, #4]
 800fe54:	6039      	str	r1, [r7, #0]
	gusbcfg_data_t usbcfg;
	usbcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	685b      	ldr	r3, [r3, #4]
 800fe5a:	f103 030c 	add.w	r3, r3, #12
 800fe5e:	4618      	mov	r0, r3
 800fe60:	f7f7 fef0 	bl	8007c44 <DWC_READ_REG32>
 800fe64:	4603      	mov	r3, r0
 800fe66:	60fb      	str	r3, [r7, #12]
	usbcfg.b.srpcap = val;
 800fe68:	683b      	ldr	r3, [r7, #0]
 800fe6a:	b2db      	uxtb	r3, r3
 800fe6c:	f003 0301 	and.w	r3, r3, #1
 800fe70:	b2da      	uxtb	r2, r3
 800fe72:	68fb      	ldr	r3, [r7, #12]
 800fe74:	f362 2308 	bfi	r3, r2, #8, #1
 800fe78:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, usbcfg.d32);
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	685b      	ldr	r3, [r3, #4]
 800fe7e:	f103 020c 	add.w	r2, r3, #12
 800fe82:	68fb      	ldr	r3, [r7, #12]
 800fe84:	4610      	mov	r0, r2
 800fe86:	4619      	mov	r1, r3
 800fe88:	f7f7 fee8 	bl	8007c5c <DWC_WRITE_REG32>
}
 800fe8c:	f107 0710 	add.w	r7, r7, #16
 800fe90:	46bd      	mov	sp, r7
 800fe92:	bd80      	pop	{r7, pc}

0800fe94 <dwc_otg_get_devspeed>:

uint32_t dwc_otg_get_devspeed(dwc_otg_core_if_t * core_if)
{
 800fe94:	b580      	push	{r7, lr}
 800fe96:	b084      	sub	sp, #16
 800fe98:	af00      	add	r7, sp, #0
 800fe9a:	6078      	str	r0, [r7, #4]
	dcfg_data_t dcfg;
	dcfg.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	689b      	ldr	r3, [r3, #8]
 800fea0:	681b      	ldr	r3, [r3, #0]
 800fea2:	4618      	mov	r0, r3
 800fea4:	f7f7 fece 	bl	8007c44 <DWC_READ_REG32>
 800fea8:	4603      	mov	r3, r0
 800feaa:	60fb      	str	r3, [r7, #12]
	return dcfg.b.devspd;
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800feb2:	b2db      	uxtb	r3, r3
}
 800feb4:	4618      	mov	r0, r3
 800feb6:	f107 0710 	add.w	r7, r7, #16
 800feba:	46bd      	mov	sp, r7
 800febc:	bd80      	pop	{r7, pc}
 800febe:	bf00      	nop

0800fec0 <dwc_otg_set_devspeed>:

void dwc_otg_set_devspeed(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800fec0:	b580      	push	{r7, lr}
 800fec2:	b084      	sub	sp, #16
 800fec4:	af00      	add	r7, sp, #0
 800fec6:	6078      	str	r0, [r7, #4]
 800fec8:	6039      	str	r1, [r7, #0]
	dcfg_data_t dcfg;
	dcfg.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	689b      	ldr	r3, [r3, #8]
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	4618      	mov	r0, r3
 800fed2:	f7f7 feb7 	bl	8007c44 <DWC_READ_REG32>
 800fed6:	4603      	mov	r3, r0
 800fed8:	60fb      	str	r3, [r7, #12]
	dcfg.b.devspd = val;
 800feda:	683b      	ldr	r3, [r7, #0]
 800fedc:	b2db      	uxtb	r3, r3
 800fede:	f003 0303 	and.w	r3, r3, #3
 800fee2:	b2da      	uxtb	r2, r3
 800fee4:	68fb      	ldr	r3, [r7, #12]
 800fee6:	f362 0301 	bfi	r3, r2, #0, #2
 800feea:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dcfg, dcfg.d32);
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	689b      	ldr	r3, [r3, #8]
 800fef0:	681b      	ldr	r3, [r3, #0]
 800fef2:	461a      	mov	r2, r3
 800fef4:	68fb      	ldr	r3, [r7, #12]
 800fef6:	4610      	mov	r0, r2
 800fef8:	4619      	mov	r1, r3
 800fefa:	f7f7 feaf 	bl	8007c5c <DWC_WRITE_REG32>
}
 800fefe:	f107 0710 	add.w	r7, r7, #16
 800ff02:	46bd      	mov	sp, r7
 800ff04:	bd80      	pop	{r7, pc}
 800ff06:	bf00      	nop

0800ff08 <dwc_otg_get_busconnected>:

uint32_t dwc_otg_get_busconnected(dwc_otg_core_if_t * core_if)
{
 800ff08:	b580      	push	{r7, lr}
 800ff0a:	b084      	sub	sp, #16
 800ff0c:	af00      	add	r7, sp, #0
 800ff0e:	6078      	str	r0, [r7, #4]
	hprt0_data_t hprt0;
	hprt0.d32 = DWC_READ_REG32(core_if->host_if->hprt0);
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	68db      	ldr	r3, [r3, #12]
 800ff14:	685b      	ldr	r3, [r3, #4]
 800ff16:	4618      	mov	r0, r3
 800ff18:	f7f7 fe94 	bl	8007c44 <DWC_READ_REG32>
 800ff1c:	4603      	mov	r3, r0
 800ff1e:	60fb      	str	r3, [r7, #12]
	return hprt0.b.prtconnsts;
 800ff20:	68fb      	ldr	r3, [r7, #12]
 800ff22:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800ff26:	b2db      	uxtb	r3, r3
}
 800ff28:	4618      	mov	r0, r3
 800ff2a:	f107 0710 	add.w	r7, r7, #16
 800ff2e:	46bd      	mov	sp, r7
 800ff30:	bd80      	pop	{r7, pc}
 800ff32:	bf00      	nop

0800ff34 <dwc_otg_get_enumspeed>:

uint32_t dwc_otg_get_enumspeed(dwc_otg_core_if_t * core_if)
{
 800ff34:	b580      	push	{r7, lr}
 800ff36:	b084      	sub	sp, #16
 800ff38:	af00      	add	r7, sp, #0
 800ff3a:	6078      	str	r0, [r7, #4]
	dsts_data_t dsts;
	dsts.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dsts);
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	689b      	ldr	r3, [r3, #8]
 800ff40:	681b      	ldr	r3, [r3, #0]
 800ff42:	f103 0308 	add.w	r3, r3, #8
 800ff46:	4618      	mov	r0, r3
 800ff48:	f7f7 fe7c 	bl	8007c44 <DWC_READ_REG32>
 800ff4c:	4603      	mov	r3, r0
 800ff4e:	60fb      	str	r3, [r7, #12]
	return dsts.b.enumspd;
 800ff50:	68fb      	ldr	r3, [r7, #12]
 800ff52:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800ff56:	b2db      	uxtb	r3, r3
}
 800ff58:	4618      	mov	r0, r3
 800ff5a:	f107 0710 	add.w	r7, r7, #16
 800ff5e:	46bd      	mov	sp, r7
 800ff60:	bd80      	pop	{r7, pc}
 800ff62:	bf00      	nop

0800ff64 <dwc_otg_get_prtpower>:

uint32_t dwc_otg_get_prtpower(dwc_otg_core_if_t * core_if)
{
 800ff64:	b580      	push	{r7, lr}
 800ff66:	b084      	sub	sp, #16
 800ff68:	af00      	add	r7, sp, #0
 800ff6a:	6078      	str	r0, [r7, #4]
	hprt0_data_t hprt0;
	hprt0.d32 = DWC_READ_REG32(core_if->host_if->hprt0);
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	68db      	ldr	r3, [r3, #12]
 800ff70:	685b      	ldr	r3, [r3, #4]
 800ff72:	4618      	mov	r0, r3
 800ff74:	f7f7 fe66 	bl	8007c44 <DWC_READ_REG32>
 800ff78:	4603      	mov	r3, r0
 800ff7a:	60fb      	str	r3, [r7, #12]
	return hprt0.b.prtpwr;
 800ff7c:	68fb      	ldr	r3, [r7, #12]
 800ff7e:	f3c3 3300 	ubfx	r3, r3, #12, #1
 800ff82:	b2db      	uxtb	r3, r3

}
 800ff84:	4618      	mov	r0, r3
 800ff86:	f107 0710 	add.w	r7, r7, #16
 800ff8a:	46bd      	mov	sp, r7
 800ff8c:	bd80      	pop	{r7, pc}
 800ff8e:	bf00      	nop

0800ff90 <dwc_otg_get_core_state>:

uint32_t dwc_otg_get_core_state(dwc_otg_core_if_t * core_if)
{
 800ff90:	b480      	push	{r7}
 800ff92:	b083      	sub	sp, #12
 800ff94:	af00      	add	r7, sp, #0
 800ff96:	6078      	str	r0, [r7, #4]
	return core_if->hibernation_suspend;
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
}
 800ff9e:	4618      	mov	r0, r3
 800ffa0:	f107 070c 	add.w	r7, r7, #12
 800ffa4:	46bd      	mov	sp, r7
 800ffa6:	bc80      	pop	{r7}
 800ffa8:	4770      	bx	lr
 800ffaa:	bf00      	nop

0800ffac <dwc_otg_set_prtpower>:

void dwc_otg_set_prtpower(dwc_otg_core_if_t * core_if, uint32_t val)
{
 800ffac:	b580      	push	{r7, lr}
 800ffae:	b084      	sub	sp, #16
 800ffb0:	af00      	add	r7, sp, #0
 800ffb2:	6078      	str	r0, [r7, #4]
 800ffb4:	6039      	str	r1, [r7, #0]
	hprt0_data_t hprt0;
	hprt0.d32 = dwc_otg_read_hprt0(core_if);
 800ffb6:	6878      	ldr	r0, [r7, #4]
 800ffb8:	f7f8 fffa 	bl	8008fb0 <dwc_otg_read_hprt0>
 800ffbc:	4603      	mov	r3, r0
 800ffbe:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtpwr = val;
 800ffc0:	683b      	ldr	r3, [r7, #0]
 800ffc2:	b2db      	uxtb	r3, r3
 800ffc4:	f003 0301 	and.w	r3, r3, #1
 800ffc8:	b2da      	uxtb	r2, r3
 800ffca:	68fb      	ldr	r3, [r7, #12]
 800ffcc:	f362 330c 	bfi	r3, r2, #12, #1
 800ffd0:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	68db      	ldr	r3, [r3, #12]
 800ffd6:	685a      	ldr	r2, [r3, #4]
 800ffd8:	68fb      	ldr	r3, [r7, #12]
 800ffda:	4610      	mov	r0, r2
 800ffdc:	4619      	mov	r1, r3
 800ffde:	f7f7 fe3d 	bl	8007c5c <DWC_WRITE_REG32>
}
 800ffe2:	f107 0710 	add.w	r7, r7, #16
 800ffe6:	46bd      	mov	sp, r7
 800ffe8:	bd80      	pop	{r7, pc}
 800ffea:	bf00      	nop

0800ffec <dwc_otg_get_prtsuspend>:

uint32_t dwc_otg_get_prtsuspend(dwc_otg_core_if_t * core_if)
{
 800ffec:	b580      	push	{r7, lr}
 800ffee:	b084      	sub	sp, #16
 800fff0:	af00      	add	r7, sp, #0
 800fff2:	6078      	str	r0, [r7, #4]
	hprt0_data_t hprt0;
	hprt0.d32 = DWC_READ_REG32(core_if->host_if->hprt0);
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	68db      	ldr	r3, [r3, #12]
 800fff8:	685b      	ldr	r3, [r3, #4]
 800fffa:	4618      	mov	r0, r3
 800fffc:	f7f7 fe22 	bl	8007c44 <DWC_READ_REG32>
 8010000:	4603      	mov	r3, r0
 8010002:	60fb      	str	r3, [r7, #12]
	return hprt0.b.prtsusp;
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 801000a:	b2db      	uxtb	r3, r3

}
 801000c:	4618      	mov	r0, r3
 801000e:	f107 0710 	add.w	r7, r7, #16
 8010012:	46bd      	mov	sp, r7
 8010014:	bd80      	pop	{r7, pc}
 8010016:	bf00      	nop

08010018 <dwc_otg_set_prtsuspend>:

void dwc_otg_set_prtsuspend(dwc_otg_core_if_t * core_if, uint32_t val)
{
 8010018:	b580      	push	{r7, lr}
 801001a:	b084      	sub	sp, #16
 801001c:	af00      	add	r7, sp, #0
 801001e:	6078      	str	r0, [r7, #4]
 8010020:	6039      	str	r1, [r7, #0]
	hprt0_data_t hprt0;
	hprt0.d32 = dwc_otg_read_hprt0(core_if);
 8010022:	6878      	ldr	r0, [r7, #4]
 8010024:	f7f8 ffc4 	bl	8008fb0 <dwc_otg_read_hprt0>
 8010028:	4603      	mov	r3, r0
 801002a:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtsusp = val;
 801002c:	683b      	ldr	r3, [r7, #0]
 801002e:	b2db      	uxtb	r3, r3
 8010030:	f003 0301 	and.w	r3, r3, #1
 8010034:	b2da      	uxtb	r2, r3
 8010036:	68fb      	ldr	r3, [r7, #12]
 8010038:	f362 13c7 	bfi	r3, r2, #7, #1
 801003c:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	68db      	ldr	r3, [r3, #12]
 8010042:	685a      	ldr	r2, [r3, #4]
 8010044:	68fb      	ldr	r3, [r7, #12]
 8010046:	4610      	mov	r0, r2
 8010048:	4619      	mov	r1, r3
 801004a:	f7f7 fe07 	bl	8007c5c <DWC_WRITE_REG32>
}
 801004e:	f107 0710 	add.w	r7, r7, #16
 8010052:	46bd      	mov	sp, r7
 8010054:	bd80      	pop	{r7, pc}
 8010056:	bf00      	nop

08010058 <dwc_otg_get_fr_interval>:

uint32_t dwc_otg_get_fr_interval(dwc_otg_core_if_t * core_if)
{
 8010058:	b580      	push	{r7, lr}
 801005a:	b084      	sub	sp, #16
 801005c:	af00      	add	r7, sp, #0
 801005e:	6078      	str	r0, [r7, #4]
	hfir_data_t hfir;
	hfir.d32 = DWC_READ_REG32(&core_if->host_if->host_global_regs->hfir);
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	68db      	ldr	r3, [r3, #12]
 8010064:	681b      	ldr	r3, [r3, #0]
 8010066:	f103 0304 	add.w	r3, r3, #4
 801006a:	4618      	mov	r0, r3
 801006c:	f7f7 fdea 	bl	8007c44 <DWC_READ_REG32>
 8010070:	4603      	mov	r3, r0
 8010072:	60fb      	str	r3, [r7, #12]
	return hfir.b.frint;
 8010074:	89bb      	ldrh	r3, [r7, #12]

}
 8010076:	4618      	mov	r0, r3
 8010078:	f107 0710 	add.w	r7, r7, #16
 801007c:	46bd      	mov	sp, r7
 801007e:	bd80      	pop	{r7, pc}

08010080 <dwc_otg_set_fr_interval>:

void dwc_otg_set_fr_interval(dwc_otg_core_if_t * core_if, uint32_t val)
{
 8010080:	b580      	push	{r7, lr}
 8010082:	b084      	sub	sp, #16
 8010084:	af00      	add	r7, sp, #0
 8010086:	6078      	str	r0, [r7, #4]
 8010088:	6039      	str	r1, [r7, #0]
	hfir_data_t hfir;
	uint32_t fram_int;
	fram_int = calc_frame_interval(core_if);
 801008a:	6878      	ldr	r0, [r7, #4]
 801008c:	f7fc fc4a 	bl	800c924 <calc_frame_interval>
 8010090:	60f8      	str	r0, [r7, #12]
	hfir.d32 = DWC_READ_REG32(&core_if->host_if->host_global_regs->hfir);
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	68db      	ldr	r3, [r3, #12]
 8010096:	681b      	ldr	r3, [r3, #0]
 8010098:	f103 0304 	add.w	r3, r3, #4
 801009c:	4618      	mov	r0, r3
 801009e:	f7f7 fdd1 	bl	8007c44 <DWC_READ_REG32>
 80100a2:	4603      	mov	r3, r0
 80100a4:	60bb      	str	r3, [r7, #8]
	if (!core_if->core_params->reload_ctl) {
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	681b      	ldr	r3, [r3, #0]
 80100aa:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80100ae:	2b00      	cmp	r3, #0
 80100b0:	d06c      	beq.n	801018c <dwc_otg_set_fr_interval+0x10c>
		DWC_WARN("\nCannot reload HFIR register.HFIR.HFIRRldCtrl bit is"
			 "not set to 1.\nShould load driver with reload_ctl=1"
			 " module parameter\n");
		return;
	}
	switch (fram_int) {
 80100b2:	68fb      	ldr	r3, [r7, #12]
 80100b4:	f641 524c 	movw	r2, #7500	; 0x1d4c
 80100b8:	4293      	cmp	r3, r2
 80100ba:	d045      	beq.n	8010148 <dwc_otg_set_fr_interval+0xc8>
 80100bc:	f641 524c 	movw	r2, #7500	; 0x1d4c
 80100c0:	4293      	cmp	r3, r2
 80100c2:	d808      	bhi.n	80100d6 <dwc_otg_set_fr_interval+0x56>
 80100c4:	f640 62a6 	movw	r2, #3750	; 0xea6
 80100c8:	4293      	cmp	r3, r2
 80100ca:	d011      	beq.n	80100f0 <dwc_otg_set_fr_interval+0x70>
 80100cc:	f241 7270 	movw	r2, #6000	; 0x1770
 80100d0:	4293      	cmp	r3, r2
 80100d2:	d023      	beq.n	801011c <dwc_otg_set_fr_interval+0x9c>
 80100d4:	e05a      	b.n	801018c <dwc_otg_set_fr_interval+0x10c>
 80100d6:	f64b 3280 	movw	r2, #48000	; 0xbb80
 80100da:	4293      	cmp	r3, r2
 80100dc:	d029      	beq.n	8010132 <dwc_otg_set_fr_interval+0xb2>
 80100de:	f64e 2260 	movw	r2, #60000	; 0xea60
 80100e2:	4293      	cmp	r3, r2
 80100e4:	d03b      	beq.n	801015e <dwc_otg_set_fr_interval+0xde>
 80100e6:	f247 5230 	movw	r2, #30000	; 0x7530
 80100ea:	4293      	cmp	r3, r2
 80100ec:	d00b      	beq.n	8010106 <dwc_otg_set_fr_interval+0x86>
 80100ee:	e04d      	b.n	801018c <dwc_otg_set_fr_interval+0x10c>
	case 3750:
		if ((val < 3350) || (val > 4150)) {
 80100f0:	683a      	ldr	r2, [r7, #0]
 80100f2:	f640 5315 	movw	r3, #3349	; 0xd15
 80100f6:	429a      	cmp	r2, r3
 80100f8:	d948      	bls.n	801018c <dwc_otg_set_fr_interval+0x10c>
 80100fa:	683a      	ldr	r2, [r7, #0]
 80100fc:	f241 0336 	movw	r3, #4150	; 0x1036
 8010100:	429a      	cmp	r2, r3
 8010102:	d843      	bhi.n	801018c <dwc_otg_set_fr_interval+0x10c>
			DWC_WARN("HFIR interval for HS core and 30 MHz"
				 "clock freq should be from 3350 to 4150\n");
			return;
		}
		break;
 8010104:	e035      	b.n	8010172 <dwc_otg_set_fr_interval+0xf2>
	case 30000:
		if ((val < 26820) || (val > 33180)) {
 8010106:	683a      	ldr	r2, [r7, #0]
 8010108:	f646 03c3 	movw	r3, #26819	; 0x68c3
 801010c:	429a      	cmp	r2, r3
 801010e:	d93d      	bls.n	801018c <dwc_otg_set_fr_interval+0x10c>
 8010110:	683a      	ldr	r2, [r7, #0]
 8010112:	f248 139c 	movw	r3, #33180	; 0x819c
 8010116:	429a      	cmp	r2, r3
 8010118:	d838      	bhi.n	801018c <dwc_otg_set_fr_interval+0x10c>
			DWC_WARN("HFIR interval for FS/LS core and 30 MHz"
				 "clock freq should be from 26820 to 33180\n");
			return;
		}
		break;
 801011a:	e02a      	b.n	8010172 <dwc_otg_set_fr_interval+0xf2>
	case 6000:
		if ((val < 5360) || (val > 6640)) {
 801011c:	683a      	ldr	r2, [r7, #0]
 801011e:	f241 43ef 	movw	r3, #5359	; 0x14ef
 8010122:	429a      	cmp	r2, r3
 8010124:	d932      	bls.n	801018c <dwc_otg_set_fr_interval+0x10c>
 8010126:	683a      	ldr	r2, [r7, #0]
 8010128:	f641 13f0 	movw	r3, #6640	; 0x19f0
 801012c:	429a      	cmp	r2, r3
 801012e:	d82d      	bhi.n	801018c <dwc_otg_set_fr_interval+0x10c>
			DWC_WARN("HFIR interval for HS core and 48 MHz"
				 "clock freq should be from 5360 to 6640\n");
			return;
		}
		break;
 8010130:	e01f      	b.n	8010172 <dwc_otg_set_fr_interval+0xf2>
	case 48000:
		if ((val < 42912) || (val > 53088)) {
 8010132:	683a      	ldr	r2, [r7, #0]
 8010134:	f24a 739f 	movw	r3, #42911	; 0xa79f
 8010138:	429a      	cmp	r2, r3
 801013a:	d927      	bls.n	801018c <dwc_otg_set_fr_interval+0x10c>
 801013c:	683a      	ldr	r2, [r7, #0]
 801013e:	f64c 7360 	movw	r3, #53088	; 0xcf60
 8010142:	429a      	cmp	r2, r3
 8010144:	d822      	bhi.n	801018c <dwc_otg_set_fr_interval+0x10c>
			DWC_WARN("HFIR interval for FS/LS core and 48 MHz"
				 "clock freq should be from 42912 to 53088\n");
			return;
		}
		break;
 8010146:	e014      	b.n	8010172 <dwc_otg_set_fr_interval+0xf2>
	case 7500:
		if ((val < 6700) || (val > 8300)) {
 8010148:	683a      	ldr	r2, [r7, #0]
 801014a:	f641 232b 	movw	r3, #6699	; 0x1a2b
 801014e:	429a      	cmp	r2, r3
 8010150:	d91c      	bls.n	801018c <dwc_otg_set_fr_interval+0x10c>
 8010152:	683a      	ldr	r2, [r7, #0]
 8010154:	f242 036c 	movw	r3, #8300	; 0x206c
 8010158:	429a      	cmp	r2, r3
 801015a:	d817      	bhi.n	801018c <dwc_otg_set_fr_interval+0x10c>
			DWC_WARN("HFIR interval for HS core and 60 MHz"
				 "clock freq should be from 6700 to 8300\n");
			return;
		}
		break;
 801015c:	e009      	b.n	8010172 <dwc_otg_set_fr_interval+0xf2>
	case 60000:
		if ((val < 53640) || (val > 65536)) {
 801015e:	683a      	ldr	r2, [r7, #0]
 8010160:	f24d 1387 	movw	r3, #53639	; 0xd187
 8010164:	429a      	cmp	r2, r3
 8010166:	d911      	bls.n	801018c <dwc_otg_set_fr_interval+0x10c>
 8010168:	683b      	ldr	r3, [r7, #0]
 801016a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801016e:	d80d      	bhi.n	801018c <dwc_otg_set_fr_interval+0x10c>
			DWC_WARN("HFIR interval for FS/LS core and 60 MHz"
				 "clock freq should be from 53640 to 65536\n");
			return;
		}
		break;
 8010170:	bf00      	nop
		DWC_WARN("Unknown frame interval\n");
		return;
		break;

	}
	hfir.b.frint = val;
 8010172:	683b      	ldr	r3, [r7, #0]
 8010174:	b29b      	uxth	r3, r3
 8010176:	813b      	strh	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hfir, hfir.d32);
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	68db      	ldr	r3, [r3, #12]
 801017c:	681b      	ldr	r3, [r3, #0]
 801017e:	f103 0204 	add.w	r2, r3, #4
 8010182:	68bb      	ldr	r3, [r7, #8]
 8010184:	4610      	mov	r0, r2
 8010186:	4619      	mov	r1, r3
 8010188:	f7f7 fd68 	bl	8007c5c <DWC_WRITE_REG32>
}
 801018c:	f107 0710 	add.w	r7, r7, #16
 8010190:	46bd      	mov	sp, r7
 8010192:	bd80      	pop	{r7, pc}

08010194 <dwc_otg_get_mode_ch_tim>:

uint32_t dwc_otg_get_mode_ch_tim(dwc_otg_core_if_t * core_if)
{
 8010194:	b580      	push	{r7, lr}
 8010196:	b084      	sub	sp, #16
 8010198:	af00      	add	r7, sp, #0
 801019a:	6078      	str	r0, [r7, #4]
	hcfg_data_t hcfg;
	hcfg.d32 = DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	68db      	ldr	r3, [r3, #12]
 80101a0:	681b      	ldr	r3, [r3, #0]
 80101a2:	4618      	mov	r0, r3
 80101a4:	f7f7 fd4e 	bl	8007c44 <DWC_READ_REG32>
 80101a8:	4603      	mov	r3, r0
 80101aa:	60fb      	str	r3, [r7, #12]
	return hcfg.b.modechtimen;
 80101ac:	68fb      	ldr	r3, [r7, #12]
 80101ae:	f3c3 73c0 	ubfx	r3, r3, #31, #1
 80101b2:	b2db      	uxtb	r3, r3

}
 80101b4:	4618      	mov	r0, r3
 80101b6:	f107 0710 	add.w	r7, r7, #16
 80101ba:	46bd      	mov	sp, r7
 80101bc:	bd80      	pop	{r7, pc}
 80101be:	bf00      	nop

080101c0 <dwc_otg_set_mode_ch_tim>:

void dwc_otg_set_mode_ch_tim(dwc_otg_core_if_t * core_if, uint32_t val)
{
 80101c0:	b580      	push	{r7, lr}
 80101c2:	b084      	sub	sp, #16
 80101c4:	af00      	add	r7, sp, #0
 80101c6:	6078      	str	r0, [r7, #4]
 80101c8:	6039      	str	r1, [r7, #0]
	hcfg_data_t hcfg;
	hcfg.d32 = DWC_READ_REG32(&core_if->host_if->host_global_regs->hcfg);
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	68db      	ldr	r3, [r3, #12]
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	4618      	mov	r0, r3
 80101d2:	f7f7 fd37 	bl	8007c44 <DWC_READ_REG32>
 80101d6:	4603      	mov	r3, r0
 80101d8:	60fb      	str	r3, [r7, #12]
	hcfg.b.modechtimen = val;
 80101da:	683b      	ldr	r3, [r7, #0]
 80101dc:	b2db      	uxtb	r3, r3
 80101de:	f003 0301 	and.w	r3, r3, #1
 80101e2:	b2da      	uxtb	r2, r3
 80101e4:	68fb      	ldr	r3, [r7, #12]
 80101e6:	f362 73df 	bfi	r3, r2, #31, #1
 80101ea:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->host_if->host_global_regs->hcfg, hcfg.d32);
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	68db      	ldr	r3, [r3, #12]
 80101f0:	681b      	ldr	r3, [r3, #0]
 80101f2:	461a      	mov	r2, r3
 80101f4:	68fb      	ldr	r3, [r7, #12]
 80101f6:	4610      	mov	r0, r2
 80101f8:	4619      	mov	r1, r3
 80101fa:	f7f7 fd2f 	bl	8007c5c <DWC_WRITE_REG32>
}
 80101fe:	f107 0710 	add.w	r7, r7, #16
 8010202:	46bd      	mov	sp, r7
 8010204:	bd80      	pop	{r7, pc}
 8010206:	bf00      	nop

08010208 <dwc_otg_set_prtresume>:

void dwc_otg_set_prtresume(dwc_otg_core_if_t * core_if, uint32_t val)
{
 8010208:	b580      	push	{r7, lr}
 801020a:	b084      	sub	sp, #16
 801020c:	af00      	add	r7, sp, #0
 801020e:	6078      	str	r0, [r7, #4]
 8010210:	6039      	str	r1, [r7, #0]
	hprt0_data_t hprt0;
	hprt0.d32 = dwc_otg_read_hprt0(core_if);
 8010212:	6878      	ldr	r0, [r7, #4]
 8010214:	f7f8 fecc 	bl	8008fb0 <dwc_otg_read_hprt0>
 8010218:	4603      	mov	r3, r0
 801021a:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtres = val;
 801021c:	683b      	ldr	r3, [r7, #0]
 801021e:	b2db      	uxtb	r3, r3
 8010220:	f003 0301 	and.w	r3, r3, #1
 8010224:	b2da      	uxtb	r2, r3
 8010226:	68fb      	ldr	r3, [r7, #12]
 8010228:	f362 1386 	bfi	r3, r2, #6, #1
 801022c:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	68db      	ldr	r3, [r3, #12]
 8010232:	685a      	ldr	r2, [r3, #4]
 8010234:	68fb      	ldr	r3, [r7, #12]
 8010236:	4610      	mov	r0, r2
 8010238:	4619      	mov	r1, r3
 801023a:	f7f7 fd0f 	bl	8007c5c <DWC_WRITE_REG32>
}
 801023e:	f107 0710 	add.w	r7, r7, #16
 8010242:	46bd      	mov	sp, r7
 8010244:	bd80      	pop	{r7, pc}
 8010246:	bf00      	nop

08010248 <dwc_otg_get_remotewakesig>:

uint32_t dwc_otg_get_remotewakesig(dwc_otg_core_if_t * core_if)
{
 8010248:	b580      	push	{r7, lr}
 801024a:	b084      	sub	sp, #16
 801024c:	af00      	add	r7, sp, #0
 801024e:	6078      	str	r0, [r7, #4]
	dctl_data_t dctl;
	dctl.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dctl);
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	689b      	ldr	r3, [r3, #8]
 8010254:	681b      	ldr	r3, [r3, #0]
 8010256:	f103 0304 	add.w	r3, r3, #4
 801025a:	4618      	mov	r0, r3
 801025c:	f7f7 fcf2 	bl	8007c44 <DWC_READ_REG32>
 8010260:	4603      	mov	r3, r0
 8010262:	60fb      	str	r3, [r7, #12]
	return dctl.b.rmtwkupsig;
 8010264:	68fb      	ldr	r3, [r7, #12]
 8010266:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801026a:	b2db      	uxtb	r3, r3
}
 801026c:	4618      	mov	r0, r3
 801026e:	f107 0710 	add.w	r7, r7, #16
 8010272:	46bd      	mov	sp, r7
 8010274:	bd80      	pop	{r7, pc}
 8010276:	bf00      	nop

08010278 <dwc_otg_get_lpm_portsleepstatus>:

uint32_t dwc_otg_get_lpm_portsleepstatus(dwc_otg_core_if_t * core_if)
{
 8010278:	b580      	push	{r7, lr}
 801027a:	b084      	sub	sp, #16
 801027c:	af00      	add	r7, sp, #0
 801027e:	6078      	str	r0, [r7, #4]
	glpmcfg_data_t lpmcfg;
	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	685b      	ldr	r3, [r3, #4]
 8010284:	f103 0354 	add.w	r3, r3, #84	; 0x54
 8010288:	4618      	mov	r0, r3
 801028a:	f7f7 fcdb 	bl	8007c44 <DWC_READ_REG32>
 801028e:	4603      	mov	r3, r0
 8010290:	60fb      	str	r3, [r7, #12]
	DWC_ASSERT(!
		   ((core_if->lx_state == DWC_OTG_L1) ^ lpmcfg.b.prt_sleep_sts),
		   "lx_state = %d, lmpcfg.prt_sleep_sts = %d\n",
		   core_if->lx_state, lpmcfg.b.prt_sleep_sts);

	return lpmcfg.b.prt_sleep_sts;
 8010292:	68fb      	ldr	r3, [r7, #12]
 8010294:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 8010298:	b2db      	uxtb	r3, r3
}
 801029a:	4618      	mov	r0, r3
 801029c:	f107 0710 	add.w	r7, r7, #16
 80102a0:	46bd      	mov	sp, r7
 80102a2:	bd80      	pop	{r7, pc}

080102a4 <dwc_otg_get_lpm_remotewakeenabled>:

uint32_t dwc_otg_get_lpm_remotewakeenabled(dwc_otg_core_if_t * core_if)
{
 80102a4:	b580      	push	{r7, lr}
 80102a6:	b084      	sub	sp, #16
 80102a8:	af00      	add	r7, sp, #0
 80102aa:	6078      	str	r0, [r7, #4]
	glpmcfg_data_t lpmcfg;
	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	685b      	ldr	r3, [r3, #4]
 80102b0:	f103 0354 	add.w	r3, r3, #84	; 0x54
 80102b4:	4618      	mov	r0, r3
 80102b6:	f7f7 fcc5 	bl	8007c44 <DWC_READ_REG32>
 80102ba:	4603      	mov	r3, r0
 80102bc:	60fb      	str	r3, [r7, #12]
	return lpmcfg.b.rem_wkup_en;
 80102be:	68fb      	ldr	r3, [r7, #12]
 80102c0:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80102c4:	b2db      	uxtb	r3, r3
}
 80102c6:	4618      	mov	r0, r3
 80102c8:	f107 0710 	add.w	r7, r7, #16
 80102cc:	46bd      	mov	sp, r7
 80102ce:	bd80      	pop	{r7, pc}

080102d0 <dwc_otg_get_lpmresponse>:

uint32_t dwc_otg_get_lpmresponse(dwc_otg_core_if_t * core_if)
{
 80102d0:	b580      	push	{r7, lr}
 80102d2:	b084      	sub	sp, #16
 80102d4:	af00      	add	r7, sp, #0
 80102d6:	6078      	str	r0, [r7, #4]
	glpmcfg_data_t lpmcfg;
	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	685b      	ldr	r3, [r3, #4]
 80102dc:	f103 0354 	add.w	r3, r3, #84	; 0x54
 80102e0:	4618      	mov	r0, r3
 80102e2:	f7f7 fcaf 	bl	8007c44 <DWC_READ_REG32>
 80102e6:	4603      	mov	r3, r0
 80102e8:	60fb      	str	r3, [r7, #12]
	return lpmcfg.b.appl_resp;
 80102ea:	68fb      	ldr	r3, [r7, #12]
 80102ec:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80102f0:	b2db      	uxtb	r3, r3
}
 80102f2:	4618      	mov	r0, r3
 80102f4:	f107 0710 	add.w	r7, r7, #16
 80102f8:	46bd      	mov	sp, r7
 80102fa:	bd80      	pop	{r7, pc}

080102fc <dwc_otg_set_lpmresponse>:

void dwc_otg_set_lpmresponse(dwc_otg_core_if_t * core_if, uint32_t val)
{
 80102fc:	b580      	push	{r7, lr}
 80102fe:	b084      	sub	sp, #16
 8010300:	af00      	add	r7, sp, #0
 8010302:	6078      	str	r0, [r7, #4]
 8010304:	6039      	str	r1, [r7, #0]
	glpmcfg_data_t lpmcfg;
	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	685b      	ldr	r3, [r3, #4]
 801030a:	f103 0354 	add.w	r3, r3, #84	; 0x54
 801030e:	4618      	mov	r0, r3
 8010310:	f7f7 fc98 	bl	8007c44 <DWC_READ_REG32>
 8010314:	4603      	mov	r3, r0
 8010316:	60fb      	str	r3, [r7, #12]
	lpmcfg.b.appl_resp = val;
 8010318:	683b      	ldr	r3, [r7, #0]
 801031a:	b2db      	uxtb	r3, r3
 801031c:	f003 0301 	and.w	r3, r3, #1
 8010320:	b2da      	uxtb	r2, r3
 8010322:	68fb      	ldr	r3, [r7, #12]
 8010324:	f362 0341 	bfi	r3, r2, #1, #1
 8010328:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->glpmcfg, lpmcfg.d32);
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	685b      	ldr	r3, [r3, #4]
 801032e:	f103 0254 	add.w	r2, r3, #84	; 0x54
 8010332:	68fb      	ldr	r3, [r7, #12]
 8010334:	4610      	mov	r0, r2
 8010336:	4619      	mov	r1, r3
 8010338:	f7f7 fc90 	bl	8007c5c <DWC_WRITE_REG32>
}
 801033c:	f107 0710 	add.w	r7, r7, #16
 8010340:	46bd      	mov	sp, r7
 8010342:	bd80      	pop	{r7, pc}

08010344 <dwc_otg_get_hsic_connect>:

uint32_t dwc_otg_get_hsic_connect(dwc_otg_core_if_t * core_if)
{
 8010344:	b580      	push	{r7, lr}
 8010346:	b084      	sub	sp, #16
 8010348:	af00      	add	r7, sp, #0
 801034a:	6078      	str	r0, [r7, #4]
	glpmcfg_data_t lpmcfg;
	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	685b      	ldr	r3, [r3, #4]
 8010350:	f103 0354 	add.w	r3, r3, #84	; 0x54
 8010354:	4618      	mov	r0, r3
 8010356:	f7f7 fc75 	bl	8007c44 <DWC_READ_REG32>
 801035a:	4603      	mov	r3, r0
 801035c:	60fb      	str	r3, [r7, #12]
	return lpmcfg.b.hsic_connect;
 801035e:	68fb      	ldr	r3, [r7, #12]
 8010360:	f3c3 7380 	ubfx	r3, r3, #30, #1
 8010364:	b2db      	uxtb	r3, r3
}
 8010366:	4618      	mov	r0, r3
 8010368:	f107 0710 	add.w	r7, r7, #16
 801036c:	46bd      	mov	sp, r7
 801036e:	bd80      	pop	{r7, pc}

08010370 <dwc_otg_set_hsic_connect>:

void dwc_otg_set_hsic_connect(dwc_otg_core_if_t * core_if, uint32_t val)
{
 8010370:	b580      	push	{r7, lr}
 8010372:	b084      	sub	sp, #16
 8010374:	af00      	add	r7, sp, #0
 8010376:	6078      	str	r0, [r7, #4]
 8010378:	6039      	str	r1, [r7, #0]
	glpmcfg_data_t lpmcfg;
	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	685b      	ldr	r3, [r3, #4]
 801037e:	f103 0354 	add.w	r3, r3, #84	; 0x54
 8010382:	4618      	mov	r0, r3
 8010384:	f7f7 fc5e 	bl	8007c44 <DWC_READ_REG32>
 8010388:	4603      	mov	r3, r0
 801038a:	60fb      	str	r3, [r7, #12]
	lpmcfg.b.hsic_connect = val;
 801038c:	683b      	ldr	r3, [r7, #0]
 801038e:	b2db      	uxtb	r3, r3
 8010390:	f003 0301 	and.w	r3, r3, #1
 8010394:	b2da      	uxtb	r2, r3
 8010396:	68fb      	ldr	r3, [r7, #12]
 8010398:	f362 739e 	bfi	r3, r2, #30, #1
 801039c:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->glpmcfg, lpmcfg.d32);
 801039e:	687b      	ldr	r3, [r7, #4]
 80103a0:	685b      	ldr	r3, [r3, #4]
 80103a2:	f103 0254 	add.w	r2, r3, #84	; 0x54
 80103a6:	68fb      	ldr	r3, [r7, #12]
 80103a8:	4610      	mov	r0, r2
 80103aa:	4619      	mov	r1, r3
 80103ac:	f7f7 fc56 	bl	8007c5c <DWC_WRITE_REG32>
}
 80103b0:	f107 0710 	add.w	r7, r7, #16
 80103b4:	46bd      	mov	sp, r7
 80103b6:	bd80      	pop	{r7, pc}

080103b8 <dwc_otg_get_inv_sel_hsic>:

uint32_t dwc_otg_get_inv_sel_hsic(dwc_otg_core_if_t * core_if)
{
 80103b8:	b580      	push	{r7, lr}
 80103ba:	b084      	sub	sp, #16
 80103bc:	af00      	add	r7, sp, #0
 80103be:	6078      	str	r0, [r7, #4]
	glpmcfg_data_t lpmcfg;
	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	685b      	ldr	r3, [r3, #4]
 80103c4:	f103 0354 	add.w	r3, r3, #84	; 0x54
 80103c8:	4618      	mov	r0, r3
 80103ca:	f7f7 fc3b 	bl	8007c44 <DWC_READ_REG32>
 80103ce:	4603      	mov	r3, r0
 80103d0:	60fb      	str	r3, [r7, #12]
	return lpmcfg.b.inv_sel_hsic;
 80103d2:	68fb      	ldr	r3, [r7, #12]
 80103d4:	f3c3 73c0 	ubfx	r3, r3, #31, #1
 80103d8:	b2db      	uxtb	r3, r3

}
 80103da:	4618      	mov	r0, r3
 80103dc:	f107 0710 	add.w	r7, r7, #16
 80103e0:	46bd      	mov	sp, r7
 80103e2:	bd80      	pop	{r7, pc}

080103e4 <dwc_otg_set_inv_sel_hsic>:

void dwc_otg_set_inv_sel_hsic(dwc_otg_core_if_t * core_if, uint32_t val)
{
 80103e4:	b580      	push	{r7, lr}
 80103e6:	b084      	sub	sp, #16
 80103e8:	af00      	add	r7, sp, #0
 80103ea:	6078      	str	r0, [r7, #4]
 80103ec:	6039      	str	r1, [r7, #0]
	glpmcfg_data_t lpmcfg;
	lpmcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	685b      	ldr	r3, [r3, #4]
 80103f2:	f103 0354 	add.w	r3, r3, #84	; 0x54
 80103f6:	4618      	mov	r0, r3
 80103f8:	f7f7 fc24 	bl	8007c44 <DWC_READ_REG32>
 80103fc:	4603      	mov	r3, r0
 80103fe:	60fb      	str	r3, [r7, #12]
	lpmcfg.b.inv_sel_hsic = val;
 8010400:	683b      	ldr	r3, [r7, #0]
 8010402:	b2db      	uxtb	r3, r3
 8010404:	f003 0301 	and.w	r3, r3, #1
 8010408:	b2da      	uxtb	r2, r3
 801040a:	68fb      	ldr	r3, [r7, #12]
 801040c:	f362 73df 	bfi	r3, r2, #31, #1
 8010410:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->glpmcfg, lpmcfg.d32);
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	685b      	ldr	r3, [r3, #4]
 8010416:	f103 0254 	add.w	r2, r3, #84	; 0x54
 801041a:	68fb      	ldr	r3, [r7, #12]
 801041c:	4610      	mov	r0, r2
 801041e:	4619      	mov	r1, r3
 8010420:	f7f7 fc1c 	bl	8007c5c <DWC_WRITE_REG32>
}
 8010424:	f107 0710 	add.w	r7, r7, #16
 8010428:	46bd      	mov	sp, r7
 801042a:	bd80      	pop	{r7, pc}

0801042c <dwc_otg_get_gotgctl>:

uint32_t dwc_otg_get_gotgctl(dwc_otg_core_if_t * core_if)
{
 801042c:	b580      	push	{r7, lr}
 801042e:	b082      	sub	sp, #8
 8010430:	af00      	add	r7, sp, #0
 8010432:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	685b      	ldr	r3, [r3, #4]
 8010438:	4618      	mov	r0, r3
 801043a:	f7f7 fc03 	bl	8007c44 <DWC_READ_REG32>
 801043e:	4603      	mov	r3, r0
}
 8010440:	4618      	mov	r0, r3
 8010442:	f107 0708 	add.w	r7, r7, #8
 8010446:	46bd      	mov	sp, r7
 8010448:	bd80      	pop	{r7, pc}
 801044a:	bf00      	nop

0801044c <dwc_otg_set_gotgctl>:

void dwc_otg_set_gotgctl(dwc_otg_core_if_t * core_if, uint32_t val)
{
 801044c:	b580      	push	{r7, lr}
 801044e:	b082      	sub	sp, #8
 8010450:	af00      	add	r7, sp, #0
 8010452:	6078      	str	r0, [r7, #4]
 8010454:	6039      	str	r1, [r7, #0]
	DWC_WRITE_REG32(&core_if->core_global_regs->gotgctl, val);
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	685b      	ldr	r3, [r3, #4]
 801045a:	4618      	mov	r0, r3
 801045c:	6839      	ldr	r1, [r7, #0]
 801045e:	f7f7 fbfd 	bl	8007c5c <DWC_WRITE_REG32>
}
 8010462:	f107 0708 	add.w	r7, r7, #8
 8010466:	46bd      	mov	sp, r7
 8010468:	bd80      	pop	{r7, pc}
 801046a:	bf00      	nop

0801046c <dwc_otg_get_gusbcfg>:

uint32_t dwc_otg_get_gusbcfg(dwc_otg_core_if_t * core_if)
{
 801046c:	b580      	push	{r7, lr}
 801046e:	b082      	sub	sp, #8
 8010470:	af00      	add	r7, sp, #0
 8010472:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	685b      	ldr	r3, [r3, #4]
 8010478:	f103 030c 	add.w	r3, r3, #12
 801047c:	4618      	mov	r0, r3
 801047e:	f7f7 fbe1 	bl	8007c44 <DWC_READ_REG32>
 8010482:	4603      	mov	r3, r0
}
 8010484:	4618      	mov	r0, r3
 8010486:	f107 0708 	add.w	r7, r7, #8
 801048a:	46bd      	mov	sp, r7
 801048c:	bd80      	pop	{r7, pc}
 801048e:	bf00      	nop

08010490 <dwc_otg_set_gusbcfg>:

void dwc_otg_set_gusbcfg(dwc_otg_core_if_t * core_if, uint32_t val)
{
 8010490:	b580      	push	{r7, lr}
 8010492:	b082      	sub	sp, #8
 8010494:	af00      	add	r7, sp, #0
 8010496:	6078      	str	r0, [r7, #4]
 8010498:	6039      	str	r1, [r7, #0]
	DWC_WRITE_REG32(&core_if->core_global_regs->gusbcfg, val);
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	685b      	ldr	r3, [r3, #4]
 801049e:	f103 030c 	add.w	r3, r3, #12
 80104a2:	4618      	mov	r0, r3
 80104a4:	6839      	ldr	r1, [r7, #0]
 80104a6:	f7f7 fbd9 	bl	8007c5c <DWC_WRITE_REG32>
}
 80104aa:	f107 0708 	add.w	r7, r7, #8
 80104ae:	46bd      	mov	sp, r7
 80104b0:	bd80      	pop	{r7, pc}
 80104b2:	bf00      	nop

080104b4 <dwc_otg_get_grxfsiz>:

uint32_t dwc_otg_get_grxfsiz(dwc_otg_core_if_t * core_if)
{
 80104b4:	b580      	push	{r7, lr}
 80104b6:	b082      	sub	sp, #8
 80104b8:	af00      	add	r7, sp, #0
 80104ba:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(&core_if->core_global_regs->grxfsiz);
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	685b      	ldr	r3, [r3, #4]
 80104c0:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80104c4:	4618      	mov	r0, r3
 80104c6:	f7f7 fbbd 	bl	8007c44 <DWC_READ_REG32>
 80104ca:	4603      	mov	r3, r0
}
 80104cc:	4618      	mov	r0, r3
 80104ce:	f107 0708 	add.w	r7, r7, #8
 80104d2:	46bd      	mov	sp, r7
 80104d4:	bd80      	pop	{r7, pc}
 80104d6:	bf00      	nop

080104d8 <dwc_otg_set_grxfsiz>:

void dwc_otg_set_grxfsiz(dwc_otg_core_if_t * core_if, uint32_t val)
{
 80104d8:	b580      	push	{r7, lr}
 80104da:	b082      	sub	sp, #8
 80104dc:	af00      	add	r7, sp, #0
 80104de:	6078      	str	r0, [r7, #4]
 80104e0:	6039      	str	r1, [r7, #0]
	DWC_WRITE_REG32(&core_if->core_global_regs->grxfsiz, val);
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	685b      	ldr	r3, [r3, #4]
 80104e6:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80104ea:	4618      	mov	r0, r3
 80104ec:	6839      	ldr	r1, [r7, #0]
 80104ee:	f7f7 fbb5 	bl	8007c5c <DWC_WRITE_REG32>
}
 80104f2:	f107 0708 	add.w	r7, r7, #8
 80104f6:	46bd      	mov	sp, r7
 80104f8:	bd80      	pop	{r7, pc}
 80104fa:	bf00      	nop

080104fc <dwc_otg_get_gnptxfsiz>:

uint32_t dwc_otg_get_gnptxfsiz(dwc_otg_core_if_t * core_if)
{
 80104fc:	b580      	push	{r7, lr}
 80104fe:	b082      	sub	sp, #8
 8010500:	af00      	add	r7, sp, #0
 8010502:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(&core_if->core_global_regs->gnptxfsiz);
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	685b      	ldr	r3, [r3, #4]
 8010508:	f103 0328 	add.w	r3, r3, #40	; 0x28
 801050c:	4618      	mov	r0, r3
 801050e:	f7f7 fb99 	bl	8007c44 <DWC_READ_REG32>
 8010512:	4603      	mov	r3, r0
}
 8010514:	4618      	mov	r0, r3
 8010516:	f107 0708 	add.w	r7, r7, #8
 801051a:	46bd      	mov	sp, r7
 801051c:	bd80      	pop	{r7, pc}
 801051e:	bf00      	nop

08010520 <dwc_otg_set_gnptxfsiz>:

void dwc_otg_set_gnptxfsiz(dwc_otg_core_if_t * core_if, uint32_t val)
{
 8010520:	b580      	push	{r7, lr}
 8010522:	b082      	sub	sp, #8
 8010524:	af00      	add	r7, sp, #0
 8010526:	6078      	str	r0, [r7, #4]
 8010528:	6039      	str	r1, [r7, #0]
	DWC_WRITE_REG32(&core_if->core_global_regs->gnptxfsiz, val);
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	685b      	ldr	r3, [r3, #4]
 801052e:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8010532:	4618      	mov	r0, r3
 8010534:	6839      	ldr	r1, [r7, #0]
 8010536:	f7f7 fb91 	bl	8007c5c <DWC_WRITE_REG32>
}
 801053a:	f107 0708 	add.w	r7, r7, #8
 801053e:	46bd      	mov	sp, r7
 8010540:	bd80      	pop	{r7, pc}
 8010542:	bf00      	nop

08010544 <dwc_otg_get_gpvndctl>:

uint32_t dwc_otg_get_gpvndctl(dwc_otg_core_if_t * core_if)
{
 8010544:	b580      	push	{r7, lr}
 8010546:	b082      	sub	sp, #8
 8010548:	af00      	add	r7, sp, #0
 801054a:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(&core_if->core_global_regs->gpvndctl);
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	685b      	ldr	r3, [r3, #4]
 8010550:	f103 0334 	add.w	r3, r3, #52	; 0x34
 8010554:	4618      	mov	r0, r3
 8010556:	f7f7 fb75 	bl	8007c44 <DWC_READ_REG32>
 801055a:	4603      	mov	r3, r0
}
 801055c:	4618      	mov	r0, r3
 801055e:	f107 0708 	add.w	r7, r7, #8
 8010562:	46bd      	mov	sp, r7
 8010564:	bd80      	pop	{r7, pc}
 8010566:	bf00      	nop

08010568 <dwc_otg_set_gpvndctl>:

void dwc_otg_set_gpvndctl(dwc_otg_core_if_t * core_if, uint32_t val)
{
 8010568:	b580      	push	{r7, lr}
 801056a:	b082      	sub	sp, #8
 801056c:	af00      	add	r7, sp, #0
 801056e:	6078      	str	r0, [r7, #4]
 8010570:	6039      	str	r1, [r7, #0]
	DWC_WRITE_REG32(&core_if->core_global_regs->gpvndctl, val);
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	685b      	ldr	r3, [r3, #4]
 8010576:	f103 0334 	add.w	r3, r3, #52	; 0x34
 801057a:	4618      	mov	r0, r3
 801057c:	6839      	ldr	r1, [r7, #0]
 801057e:	f7f7 fb6d 	bl	8007c5c <DWC_WRITE_REG32>
}
 8010582:	f107 0708 	add.w	r7, r7, #8
 8010586:	46bd      	mov	sp, r7
 8010588:	bd80      	pop	{r7, pc}
 801058a:	bf00      	nop

0801058c <dwc_otg_get_ggpio>:

uint32_t dwc_otg_get_ggpio(dwc_otg_core_if_t * core_if)
{
 801058c:	b580      	push	{r7, lr}
 801058e:	b082      	sub	sp, #8
 8010590:	af00      	add	r7, sp, #0
 8010592:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(&core_if->core_global_regs->ggpio);
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	685b      	ldr	r3, [r3, #4]
 8010598:	f103 0338 	add.w	r3, r3, #56	; 0x38
 801059c:	4618      	mov	r0, r3
 801059e:	f7f7 fb51 	bl	8007c44 <DWC_READ_REG32>
 80105a2:	4603      	mov	r3, r0
}
 80105a4:	4618      	mov	r0, r3
 80105a6:	f107 0708 	add.w	r7, r7, #8
 80105aa:	46bd      	mov	sp, r7
 80105ac:	bd80      	pop	{r7, pc}
 80105ae:	bf00      	nop

080105b0 <dwc_otg_set_ggpio>:

void dwc_otg_set_ggpio(dwc_otg_core_if_t * core_if, uint32_t val)
{
 80105b0:	b580      	push	{r7, lr}
 80105b2:	b082      	sub	sp, #8
 80105b4:	af00      	add	r7, sp, #0
 80105b6:	6078      	str	r0, [r7, #4]
 80105b8:	6039      	str	r1, [r7, #0]
	DWC_WRITE_REG32(&core_if->core_global_regs->ggpio, val);
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	685b      	ldr	r3, [r3, #4]
 80105be:	f103 0338 	add.w	r3, r3, #56	; 0x38
 80105c2:	4618      	mov	r0, r3
 80105c4:	6839      	ldr	r1, [r7, #0]
 80105c6:	f7f7 fb49 	bl	8007c5c <DWC_WRITE_REG32>
}
 80105ca:	f107 0708 	add.w	r7, r7, #8
 80105ce:	46bd      	mov	sp, r7
 80105d0:	bd80      	pop	{r7, pc}
 80105d2:	bf00      	nop

080105d4 <dwc_otg_get_hprt0>:

uint32_t dwc_otg_get_hprt0(dwc_otg_core_if_t * core_if)
{
 80105d4:	b580      	push	{r7, lr}
 80105d6:	b082      	sub	sp, #8
 80105d8:	af00      	add	r7, sp, #0
 80105da:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(core_if->host_if->hprt0);
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	68db      	ldr	r3, [r3, #12]
 80105e0:	685b      	ldr	r3, [r3, #4]
 80105e2:	4618      	mov	r0, r3
 80105e4:	f7f7 fb2e 	bl	8007c44 <DWC_READ_REG32>
 80105e8:	4603      	mov	r3, r0

}
 80105ea:	4618      	mov	r0, r3
 80105ec:	f107 0708 	add.w	r7, r7, #8
 80105f0:	46bd      	mov	sp, r7
 80105f2:	bd80      	pop	{r7, pc}

080105f4 <dwc_otg_set_hprt0>:

void dwc_otg_set_hprt0(dwc_otg_core_if_t * core_if, uint32_t val)
{
 80105f4:	b580      	push	{r7, lr}
 80105f6:	b082      	sub	sp, #8
 80105f8:	af00      	add	r7, sp, #0
 80105fa:	6078      	str	r0, [r7, #4]
 80105fc:	6039      	str	r1, [r7, #0]
	DWC_WRITE_REG32(core_if->host_if->hprt0, val);
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	68db      	ldr	r3, [r3, #12]
 8010602:	685b      	ldr	r3, [r3, #4]
 8010604:	4618      	mov	r0, r3
 8010606:	6839      	ldr	r1, [r7, #0]
 8010608:	f7f7 fb28 	bl	8007c5c <DWC_WRITE_REG32>
}
 801060c:	f107 0708 	add.w	r7, r7, #8
 8010610:	46bd      	mov	sp, r7
 8010612:	bd80      	pop	{r7, pc}

08010614 <dwc_otg_get_guid>:

uint32_t dwc_otg_get_guid(dwc_otg_core_if_t * core_if)
{
 8010614:	b580      	push	{r7, lr}
 8010616:	b082      	sub	sp, #8
 8010618:	af00      	add	r7, sp, #0
 801061a:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(&core_if->core_global_regs->guid);
 801061c:	687b      	ldr	r3, [r7, #4]
 801061e:	685b      	ldr	r3, [r3, #4]
 8010620:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8010624:	4618      	mov	r0, r3
 8010626:	f7f7 fb0d 	bl	8007c44 <DWC_READ_REG32>
 801062a:	4603      	mov	r3, r0
}
 801062c:	4618      	mov	r0, r3
 801062e:	f107 0708 	add.w	r7, r7, #8
 8010632:	46bd      	mov	sp, r7
 8010634:	bd80      	pop	{r7, pc}
 8010636:	bf00      	nop

08010638 <dwc_otg_set_guid>:

void dwc_otg_set_guid(dwc_otg_core_if_t * core_if, uint32_t val)
{
 8010638:	b580      	push	{r7, lr}
 801063a:	b082      	sub	sp, #8
 801063c:	af00      	add	r7, sp, #0
 801063e:	6078      	str	r0, [r7, #4]
 8010640:	6039      	str	r1, [r7, #0]
	DWC_WRITE_REG32(&core_if->core_global_regs->guid, val);
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	685b      	ldr	r3, [r3, #4]
 8010646:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 801064a:	4618      	mov	r0, r3
 801064c:	6839      	ldr	r1, [r7, #0]
 801064e:	f7f7 fb05 	bl	8007c5c <DWC_WRITE_REG32>
}
 8010652:	f107 0708 	add.w	r7, r7, #8
 8010656:	46bd      	mov	sp, r7
 8010658:	bd80      	pop	{r7, pc}
 801065a:	bf00      	nop

0801065c <dwc_otg_get_hptxfsiz>:

uint32_t dwc_otg_get_hptxfsiz(dwc_otg_core_if_t * core_if)
{
 801065c:	b580      	push	{r7, lr}
 801065e:	b082      	sub	sp, #8
 8010660:	af00      	add	r7, sp, #0
 8010662:	6078      	str	r0, [r7, #4]
	return DWC_READ_REG32(&core_if->core_global_regs->hptxfsiz);
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	685b      	ldr	r3, [r3, #4]
 8010668:	f503 7380 	add.w	r3, r3, #256	; 0x100
 801066c:	4618      	mov	r0, r3
 801066e:	f7f7 fae9 	bl	8007c44 <DWC_READ_REG32>
 8010672:	4603      	mov	r3, r0
}
 8010674:	4618      	mov	r0, r3
 8010676:	f107 0708 	add.w	r7, r7, #8
 801067a:	46bd      	mov	sp, r7
 801067c:	bd80      	pop	{r7, pc}
 801067e:	bf00      	nop

08010680 <dwc_otg_get_otg_version>:

uint16_t dwc_otg_get_otg_version(dwc_otg_core_if_t * core_if)
{
 8010680:	b480      	push	{r7}
 8010682:	b083      	sub	sp, #12
 8010684:	af00      	add	r7, sp, #0
 8010686:	6078      	str	r0, [r7, #4]
	return ((core_if->otg_ver == 1) ? (uint16_t)0x0200 : (uint16_t)0x0103);
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801068e:	2b01      	cmp	r3, #1
 8010690:	d102      	bne.n	8010698 <dwc_otg_get_otg_version+0x18>
 8010692:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010696:	e001      	b.n	801069c <dwc_otg_get_otg_version+0x1c>
 8010698:	f240 1303 	movw	r3, #259	; 0x103
}
 801069c:	4618      	mov	r0, r3
 801069e:	f107 070c 	add.w	r7, r7, #12
 80106a2:	46bd      	mov	sp, r7
 80106a4:	bc80      	pop	{r7}
 80106a6:	4770      	bx	lr

080106a8 <dwc_otg_pcd_start_srp_timer>:
 * 6 seconds.
 *
 * @param core_if the pointer to core_if strucure.
 */
void dwc_otg_pcd_start_srp_timer(dwc_otg_core_if_t * core_if)
{
 80106a8:	b580      	push	{r7, lr}
 80106aa:	b082      	sub	sp, #8
 80106ac:	af00      	add	r7, sp, #0
 80106ae:	6078      	str	r0, [r7, #4]
	core_if->srp_timer_started = 1;
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	f04f 0201 	mov.w	r2, #1
 80106b6:	759a      	strb	r2, [r3, #22]
	DWC_TIMER_SCHEDULE(core_if->srp_timer, 6000 /* 6 secs */ );
 80106b8:	687b      	ldr	r3, [r7, #4]
 80106ba:	699b      	ldr	r3, [r3, #24]
 80106bc:	4618      	mov	r0, r3
 80106be:	f241 7170 	movw	r1, #6000	; 0x1770
 80106c2:	f7f7 fbdd 	bl	8007e80 <DWC_TIMER_SCHEDULE>
}
 80106c6:	f107 0708 	add.w	r7, r7, #8
 80106ca:	46bd      	mov	sp, r7
 80106cc:	bd80      	pop	{r7, pc}
 80106ce:	bf00      	nop

080106d0 <dwc_otg_initiate_srp>:

void dwc_otg_initiate_srp(dwc_otg_core_if_t * core_if)
{
 80106d0:	b580      	push	{r7, lr}
 80106d2:	b086      	sub	sp, #24
 80106d4:	af00      	add	r7, sp, #0
 80106d6:	6078      	str	r0, [r7, #4]
	uint32_t *addr = (uint32_t *) & (core_if->core_global_regs->gotgctl);
 80106d8:	687b      	ldr	r3, [r7, #4]
 80106da:	685b      	ldr	r3, [r3, #4]
 80106dc:	617b      	str	r3, [r7, #20]
	gotgctl_data_t mem;
	gotgctl_data_t val;

	val.d32 = DWC_READ_REG32(addr);
 80106de:	6978      	ldr	r0, [r7, #20]
 80106e0:	f7f7 fab0 	bl	8007c44 <DWC_READ_REG32>
 80106e4:	4603      	mov	r3, r0
 80106e6:	60fb      	str	r3, [r7, #12]
	if (val.b.sesreq) {
 80106e8:	7b3b      	ldrb	r3, [r7, #12]
 80106ea:	f003 0302 	and.w	r3, r3, #2
 80106ee:	b2db      	uxtb	r3, r3
 80106f0:	2b00      	cmp	r3, #0
 80106f2:	d110      	bne.n	8010716 <dwc_otg_initiate_srp+0x46>
		DWC_ERROR("Session Request Already active!\n");
		return;
	}

	DWC_INFO("Session Request Initated\n");	//NOTICE
	mem.d32 = DWC_READ_REG32(addr);
 80106f4:	6978      	ldr	r0, [r7, #20]
 80106f6:	f7f7 faa5 	bl	8007c44 <DWC_READ_REG32>
 80106fa:	4603      	mov	r3, r0
 80106fc:	613b      	str	r3, [r7, #16]
	mem.b.sesreq = 1;
 80106fe:	693b      	ldr	r3, [r7, #16]
 8010700:	f043 0302 	orr.w	r3, r3, #2
 8010704:	613b      	str	r3, [r7, #16]
	DWC_WRITE_REG32(addr, mem.d32);
 8010706:	693b      	ldr	r3, [r7, #16]
 8010708:	6978      	ldr	r0, [r7, #20]
 801070a:	4619      	mov	r1, r3
 801070c:	f7f7 faa6 	bl	8007c5c <DWC_WRITE_REG32>

	/* Start the SRP timer */
	dwc_otg_pcd_start_srp_timer(core_if);
 8010710:	6878      	ldr	r0, [r7, #4]
 8010712:	f7ff ffc9 	bl	80106a8 <dwc_otg_pcd_start_srp_timer>
	return;
}
 8010716:	f107 0718 	add.w	r7, r7, #24
 801071a:	46bd      	mov	sp, r7
 801071c:	bd80      	pop	{r7, pc}
 801071e:	bf00      	nop

08010720 <dwc_otg_read_hprt0>:
 * This function Reads HPRT0 in preparation to modify. It keeps the
 * WC bits 0 so that if they are read as 1, they won't clear when you
 * write it back
 */
static inline uint32_t dwc_otg_read_hprt0(dwc_otg_core_if_t * _core_if)
{
 8010720:	b580      	push	{r7, lr}
 8010722:	b084      	sub	sp, #16
 8010724:	af00      	add	r7, sp, #0
 8010726:	6078      	str	r0, [r7, #4]
	hprt0_data_t hprt0;
	hprt0.d32 = DWC_READ_REG32(_core_if->host_if->hprt0);
 8010728:	687b      	ldr	r3, [r7, #4]
 801072a:	68db      	ldr	r3, [r3, #12]
 801072c:	685b      	ldr	r3, [r3, #4]
 801072e:	4618      	mov	r0, r3
 8010730:	f7f7 fa88 	bl	8007c44 <DWC_READ_REG32>
 8010734:	4603      	mov	r3, r0
 8010736:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtena = 0;
 8010738:	68fb      	ldr	r3, [r7, #12]
 801073a:	f36f 0382 	bfc	r3, #2, #1
 801073e:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtconndet = 0;
 8010740:	68fb      	ldr	r3, [r7, #12]
 8010742:	f36f 0341 	bfc	r3, #1, #1
 8010746:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtenchng = 0;
 8010748:	68fb      	ldr	r3, [r7, #12]
 801074a:	f36f 03c3 	bfc	r3, #3, #1
 801074e:	60fb      	str	r3, [r7, #12]
	hprt0.b.prtovrcurrchng = 0;
 8010750:	68fb      	ldr	r3, [r7, #12]
 8010752:	f36f 1345 	bfc	r3, #5, #1
 8010756:	60fb      	str	r3, [r7, #12]
	return hprt0.d32;
 8010758:	68fb      	ldr	r3, [r7, #12]
}
 801075a:	4618      	mov	r0, r3
 801075c:	f107 0710 	add.w	r7, r7, #16
 8010760:	46bd      	mov	sp, r7
 8010762:	bd80      	pop	{r7, pc}

08010764 <cil_hcd_start>:
/** Start the HCD.  Helper function for using the HCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_hcd_start(dwc_otg_core_if_t * core_if)
{
 8010764:	b580      	push	{r7, lr}
 8010766:	b082      	sub	sp, #8
 8010768:	af00      	add	r7, sp, #0
 801076a:	6078      	str	r0, [r7, #4]
	if (core_if->hcd_cb && core_if->hcd_cb->start) {
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8010770:	2b00      	cmp	r3, #0
 8010772:	d00c      	beq.n	801078e <cil_hcd_start+0x2a>
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8010778:	681b      	ldr	r3, [r3, #0]
 801077a:	2b00      	cmp	r3, #0
 801077c:	d007      	beq.n	801078e <cil_hcd_start+0x2a>
		core_if->hcd_cb->start(core_if->hcd_cb->p);
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8010782:	681b      	ldr	r3, [r3, #0]
 8010784:	687a      	ldr	r2, [r7, #4]
 8010786:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8010788:	6992      	ldr	r2, [r2, #24]
 801078a:	4610      	mov	r0, r2
 801078c:	4798      	blx	r3
	}
}
 801078e:	f107 0708 	add.w	r7, r7, #8
 8010792:	46bd      	mov	sp, r7
 8010794:	bd80      	pop	{r7, pc}
 8010796:	bf00      	nop

08010798 <cil_hcd_disconnect>:
/** Disconnect the HCD.  Helper function for using the HCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_hcd_disconnect(dwc_otg_core_if_t * core_if)
{
 8010798:	b580      	push	{r7, lr}
 801079a:	b082      	sub	sp, #8
 801079c:	af00      	add	r7, sp, #0
 801079e:	6078      	str	r0, [r7, #4]
	if (core_if->hcd_cb && core_if->hcd_cb->disconnect) {
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80107a4:	2b00      	cmp	r3, #0
 80107a6:	d00c      	beq.n	80107c2 <cil_hcd_disconnect+0x2a>
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80107ac:	689b      	ldr	r3, [r3, #8]
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d007      	beq.n	80107c2 <cil_hcd_disconnect+0x2a>
		core_if->hcd_cb->disconnect(core_if->hcd_cb->p);
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80107b6:	689b      	ldr	r3, [r3, #8]
 80107b8:	687a      	ldr	r2, [r7, #4]
 80107ba:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80107bc:	6992      	ldr	r2, [r2, #24]
 80107be:	4610      	mov	r0, r2
 80107c0:	4798      	blx	r3
	}
}
 80107c2:	f107 0708 	add.w	r7, r7, #8
 80107c6:	46bd      	mov	sp, r7
 80107c8:	bd80      	pop	{r7, pc}
 80107ca:	bf00      	nop

080107cc <cil_hcd_session_start>:
 * using the HCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_hcd_session_start(dwc_otg_core_if_t * core_if)
{
 80107cc:	b580      	push	{r7, lr}
 80107ce:	b082      	sub	sp, #8
 80107d0:	af00      	add	r7, sp, #0
 80107d2:	6078      	str	r0, [r7, #4]
	if (core_if->hcd_cb && core_if->hcd_cb->session_start) {
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d00c      	beq.n	80107f6 <cil_hcd_session_start+0x2a>
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80107e0:	695b      	ldr	r3, [r3, #20]
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	d007      	beq.n	80107f6 <cil_hcd_session_start+0x2a>
		core_if->hcd_cb->session_start(core_if->hcd_cb->p);
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80107ea:	695b      	ldr	r3, [r3, #20]
 80107ec:	687a      	ldr	r2, [r7, #4]
 80107ee:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80107f0:	6992      	ldr	r2, [r2, #24]
 80107f2:	4610      	mov	r0, r2
 80107f4:	4798      	blx	r3
	}
}
 80107f6:	f107 0708 	add.w	r7, r7, #8
 80107fa:	46bd      	mov	sp, r7
 80107fc:	bd80      	pop	{r7, pc}
 80107fe:	bf00      	nop

08010800 <cil_hcd_resume>:
/** Resume the HCD.  Helper function for using the HCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_hcd_resume(dwc_otg_core_if_t * core_if)
{
 8010800:	b580      	push	{r7, lr}
 8010802:	b082      	sub	sp, #8
 8010804:	af00      	add	r7, sp, #0
 8010806:	6078      	str	r0, [r7, #4]
	if (core_if->hcd_cb && core_if->hcd_cb->resume_wakeup) {
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801080c:	2b00      	cmp	r3, #0
 801080e:	d00c      	beq.n	801082a <cil_hcd_resume+0x2a>
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8010814:	68db      	ldr	r3, [r3, #12]
 8010816:	2b00      	cmp	r3, #0
 8010818:	d007      	beq.n	801082a <cil_hcd_resume+0x2a>
		core_if->hcd_cb->resume_wakeup(core_if->hcd_cb->p);
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801081e:	68db      	ldr	r3, [r3, #12]
 8010820:	687a      	ldr	r2, [r7, #4]
 8010822:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8010824:	6992      	ldr	r2, [r2, #24]
 8010826:	4610      	mov	r0, r2
 8010828:	4798      	blx	r3
	}
}
 801082a:	f107 0708 	add.w	r7, r7, #8
 801082e:	46bd      	mov	sp, r7
 8010830:	bd80      	pop	{r7, pc}
 8010832:	bf00      	nop

08010834 <cil_pcd_start>:
/** Start the PCD.  Helper function for using the PCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_pcd_start(dwc_otg_core_if_t * core_if)
{
 8010834:	b580      	push	{r7, lr}
 8010836:	b082      	sub	sp, #8
 8010838:	af00      	add	r7, sp, #0
 801083a:	6078      	str	r0, [r7, #4]
	if (core_if->pcd_cb && core_if->pcd_cb->start) {
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010840:	2b00      	cmp	r3, #0
 8010842:	d00c      	beq.n	801085e <cil_pcd_start+0x2a>
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010848:	681b      	ldr	r3, [r3, #0]
 801084a:	2b00      	cmp	r3, #0
 801084c:	d007      	beq.n	801085e <cil_pcd_start+0x2a>
		core_if->pcd_cb->start(core_if->pcd_cb->p);
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010852:	681b      	ldr	r3, [r3, #0]
 8010854:	687a      	ldr	r2, [r7, #4]
 8010856:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8010858:	6992      	ldr	r2, [r2, #24]
 801085a:	4610      	mov	r0, r2
 801085c:	4798      	blx	r3
	}
}
 801085e:	f107 0708 	add.w	r7, r7, #8
 8010862:	46bd      	mov	sp, r7
 8010864:	bd80      	pop	{r7, pc}
 8010866:	bf00      	nop

08010868 <cil_pcd_stop>:
/** Stop the PCD.  Helper function for using the PCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_pcd_stop(dwc_otg_core_if_t * core_if)
{
 8010868:	b580      	push	{r7, lr}
 801086a:	b082      	sub	sp, #8
 801086c:	af00      	add	r7, sp, #0
 801086e:	6078      	str	r0, [r7, #4]
	if (core_if->pcd_cb && core_if->pcd_cb->stop) {
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010874:	2b00      	cmp	r3, #0
 8010876:	d00c      	beq.n	8010892 <cil_pcd_stop+0x2a>
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801087c:	685b      	ldr	r3, [r3, #4]
 801087e:	2b00      	cmp	r3, #0
 8010880:	d007      	beq.n	8010892 <cil_pcd_stop+0x2a>
		core_if->pcd_cb->stop(core_if->pcd_cb->p);
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010886:	685b      	ldr	r3, [r3, #4]
 8010888:	687a      	ldr	r2, [r7, #4]
 801088a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 801088c:	6992      	ldr	r2, [r2, #24]
 801088e:	4610      	mov	r0, r2
 8010890:	4798      	blx	r3
	}
}
 8010892:	f107 0708 	add.w	r7, r7, #8
 8010896:	46bd      	mov	sp, r7
 8010898:	bd80      	pop	{r7, pc}
 801089a:	bf00      	nop

0801089c <cil_pcd_suspend>:
/** Suspend the PCD.  Helper function for using the PCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_pcd_suspend(dwc_otg_core_if_t * core_if)
{
 801089c:	b580      	push	{r7, lr}
 801089e:	b082      	sub	sp, #8
 80108a0:	af00      	add	r7, sp, #0
 80108a2:	6078      	str	r0, [r7, #4]
	if (core_if->pcd_cb && core_if->pcd_cb->suspend) {
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80108a8:	2b00      	cmp	r3, #0
 80108aa:	d00c      	beq.n	80108c6 <cil_pcd_suspend+0x2a>
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80108b0:	691b      	ldr	r3, [r3, #16]
 80108b2:	2b00      	cmp	r3, #0
 80108b4:	d007      	beq.n	80108c6 <cil_pcd_suspend+0x2a>
		core_if->pcd_cb->suspend(core_if->pcd_cb->p);
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80108ba:	691b      	ldr	r3, [r3, #16]
 80108bc:	687a      	ldr	r2, [r7, #4]
 80108be:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80108c0:	6992      	ldr	r2, [r2, #24]
 80108c2:	4610      	mov	r0, r2
 80108c4:	4798      	blx	r3
	}
}
 80108c6:	f107 0708 	add.w	r7, r7, #8
 80108ca:	46bd      	mov	sp, r7
 80108cc:	bd80      	pop	{r7, pc}
 80108ce:	bf00      	nop

080108d0 <cil_pcd_resume>:
/** Resume the PCD.  Helper function for using the PCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_pcd_resume(dwc_otg_core_if_t * core_if)
{
 80108d0:	b580      	push	{r7, lr}
 80108d2:	b082      	sub	sp, #8
 80108d4:	af00      	add	r7, sp, #0
 80108d6:	6078      	str	r0, [r7, #4]
	if (core_if->pcd_cb && core_if->pcd_cb->resume_wakeup) {
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80108dc:	2b00      	cmp	r3, #0
 80108de:	d00c      	beq.n	80108fa <cil_pcd_resume+0x2a>
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80108e4:	68db      	ldr	r3, [r3, #12]
 80108e6:	2b00      	cmp	r3, #0
 80108e8:	d007      	beq.n	80108fa <cil_pcd_resume+0x2a>
		core_if->pcd_cb->resume_wakeup(core_if->pcd_cb->p);
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80108ee:	68db      	ldr	r3, [r3, #12]
 80108f0:	687a      	ldr	r2, [r7, #4]
 80108f2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80108f4:	6992      	ldr	r2, [r2, #24]
 80108f6:	4610      	mov	r0, r2
 80108f8:	4798      	blx	r3
	}
}
 80108fa:	f107 0708 	add.w	r7, r7, #8
 80108fe:	46bd      	mov	sp, r7
 8010900:	bd80      	pop	{r7, pc}
 8010902:	bf00      	nop

08010904 <dwc_otg_handle_mode_mismatch_intr>:
/** This function will log a debug message
 *
 * @param core_if Programming view of DWC_otg controller.
 */
int32_t dwc_otg_handle_mode_mismatch_intr(dwc_otg_core_if_t * core_if)
{
 8010904:	b580      	push	{r7, lr}
 8010906:	b084      	sub	sp, #16
 8010908:	af00      	add	r7, sp, #0
 801090a:	6078      	str	r0, [r7, #4]
	gintsts_data_t gintsts;
	DWC_WARN("Mode Mismatch Interrupt: currently in %s mode\n",
		 dwc_otg_mode(core_if) ? "Host" : "Device");

	/* Clear interrupt */
	gintsts.d32 = 0;
 801090c:	f04f 0300 	mov.w	r3, #0
 8010910:	60fb      	str	r3, [r7, #12]
	gintsts.b.modemismatch = 1;
 8010912:	68fb      	ldr	r3, [r7, #12]
 8010914:	f043 0302 	orr.w	r3, r3, #2
 8010918:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	685b      	ldr	r3, [r3, #4]
 801091e:	f103 0214 	add.w	r2, r3, #20
 8010922:	68fb      	ldr	r3, [r7, #12]
 8010924:	4610      	mov	r0, r2
 8010926:	4619      	mov	r1, r3
 8010928:	f7f7 f998 	bl	8007c5c <DWC_WRITE_REG32>
	return 1;
 801092c:	f04f 0301 	mov.w	r3, #1
}
 8010930:	4618      	mov	r0, r3
 8010932:	f107 0710 	add.w	r7, r7, #16
 8010936:	46bd      	mov	sp, r7
 8010938:	bd80      	pop	{r7, pc}
 801093a:	bf00      	nop

0801093c <dwc_otg_handle_otg_intr>:
 * occurred.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
int32_t dwc_otg_handle_otg_intr(dwc_otg_core_if_t * core_if)
{
 801093c:	b580      	push	{r7, lr}
 801093e:	b088      	sub	sp, #32
 8010940:	af00      	add	r7, sp, #0
 8010942:	6078      	str	r0, [r7, #4]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 8010944:	687b      	ldr	r3, [r7, #4]
 8010946:	685b      	ldr	r3, [r3, #4]
 8010948:	61fb      	str	r3, [r7, #28]
	gotgint_data_t gotgint;
	gotgctl_data_t gotgctl;
	gintmsk_data_t gintmsk;
	gpwrdn_data_t gpwrdn;

	gotgint.d32 = DWC_READ_REG32(&global_regs->gotgint);
 801094a:	69fb      	ldr	r3, [r7, #28]
 801094c:	f103 0304 	add.w	r3, r3, #4
 8010950:	4618      	mov	r0, r3
 8010952:	f7f7 f977 	bl	8007c44 <DWC_READ_REG32>
 8010956:	4603      	mov	r3, r0
 8010958:	61bb      	str	r3, [r7, #24]
	gotgctl.d32 = DWC_READ_REG32(&global_regs->gotgctl);
 801095a:	69fb      	ldr	r3, [r7, #28]
 801095c:	4618      	mov	r0, r3
 801095e:	f7f7 f971 	bl	8007c44 <DWC_READ_REG32>
 8010962:	4603      	mov	r3, r0
 8010964:	617b      	str	r3, [r7, #20]
	DWC_DEBUGPL(DBG_CIL, "++OTG Interrupt gotgint=%0x [%s]\n", gotgint.d32,
		    op_state_str(core_if));

	if (gotgint.b.sesenddet) {
 8010966:	7e3b      	ldrb	r3, [r7, #24]
 8010968:	f003 0304 	and.w	r3, r3, #4
 801096c:	b2db      	uxtb	r3, r3
 801096e:	2b00      	cmp	r3, #0
 8010970:	d067      	beq.n	8010a42 <dwc_otg_handle_otg_intr+0x106>
		DWC_DEBUGPL(DBG_ANY, " ++OTG Interrupt: "
			    "Session End Detected++ (%s)\n",
			    op_state_str(core_if));
		gotgctl.d32 = DWC_READ_REG32(&global_regs->gotgctl);
 8010972:	69fb      	ldr	r3, [r7, #28]
 8010974:	4618      	mov	r0, r3
 8010976:	f7f7 f965 	bl	8007c44 <DWC_READ_REG32>
 801097a:	4603      	mov	r3, r0
 801097c:	617b      	str	r3, [r7, #20]

		if (core_if->op_state == B_HOST) {
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8010984:	2b05      	cmp	r3, #5
 8010986:	d108      	bne.n	801099a <dwc_otg_handle_otg_intr+0x5e>
			cil_pcd_start(core_if);
 8010988:	6878      	ldr	r0, [r7, #4]
 801098a:	f7ff ff53 	bl	8010834 <cil_pcd_start>
			core_if->op_state = B_PERIPHERAL;
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	f04f 0204 	mov.w	r2, #4
 8010994:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 8010998:	e044      	b.n	8010a24 <dwc_otg_handle_otg_intr+0xe8>

			/* If Session End Detected the B-Cable has
			 * been disconnected. */
			/* Reset PCD and Gadget driver to a
			 * clean state. */
			core_if->lx_state = DWC_OTG_L0;
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	f04f 0200 	mov.w	r2, #0
 80109a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
			DWC_SPINUNLOCK(core_if->lock);
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 80109aa:	4618      	mov	r0, r3
 80109ac:	f7f7 f998 	bl	8007ce0 <DWC_SPINUNLOCK>
			cil_pcd_stop(core_if);
 80109b0:	6878      	ldr	r0, [r7, #4]
 80109b2:	f7ff ff59 	bl	8010868 <cil_pcd_stop>
			DWC_SPINLOCK(core_if->lock);
 80109b6:	687b      	ldr	r3, [r7, #4]
 80109b8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 80109bc:	4618      	mov	r0, r3
 80109be:	f7f7 f985 	bl	8007ccc <DWC_SPINLOCK>

			if (core_if->adp_enable) {
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80109c8:	2b00      	cmp	r3, #0
 80109ca:	d02b      	beq.n	8010a24 <dwc_otg_handle_otg_intr+0xe8>
				if (core_if->power_down == 2) {
 80109cc:	687b      	ldr	r3, [r7, #4]
 80109ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80109d2:	2b02      	cmp	r3, #2
 80109d4:	d111      	bne.n	80109fa <dwc_otg_handle_otg_intr+0xbe>
					gpwrdn.d32 = 0;
 80109d6:	f04f 0300 	mov.w	r3, #0
 80109da:	60fb      	str	r3, [r7, #12]
					gpwrdn.b.pwrdnswtch = 1;
 80109dc:	68fb      	ldr	r3, [r7, #12]
 80109de:	f043 0320 	orr.w	r3, r3, #32
 80109e2:	60fb      	str	r3, [r7, #12]
					DWC_MODIFY_REG32(&core_if->
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	685b      	ldr	r3, [r3, #4]
 80109e8:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80109ec:	68fb      	ldr	r3, [r7, #12]
 80109ee:	4610      	mov	r0, r2
 80109f0:	4619      	mov	r1, r3
 80109f2:	f04f 0200 	mov.w	r2, #0
 80109f6:	f7f7 f93f 	bl	8007c78 <DWC_MODIFY_REG32>
							 core_global_regs->
							 gpwrdn, gpwrdn.d32, 0);
				}

				gpwrdn.d32 = 0;
 80109fa:	f04f 0300 	mov.w	r3, #0
 80109fe:	60fb      	str	r3, [r7, #12]
				gpwrdn.b.pmuactv = 1;
 8010a00:	68fb      	ldr	r3, [r7, #12]
 8010a02:	f043 0302 	orr.w	r3, r3, #2
 8010a06:	60fb      	str	r3, [r7, #12]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	685b      	ldr	r3, [r3, #4]
 8010a0c:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8010a10:	68fb      	ldr	r3, [r7, #12]
 8010a12:	4610      	mov	r0, r2
 8010a14:	f04f 0100 	mov.w	r1, #0
 8010a18:	461a      	mov	r2, r3
 8010a1a:	f7f7 f92d 	bl	8007c78 <DWC_MODIFY_REG32>
						 gpwrdn, 0, gpwrdn.d32);

				dwc_otg_adp_sense_start(core_if);
 8010a1e:	6878      	ldr	r0, [r7, #4]
 8010a20:	f7f7 fecc 	bl	80087bc <dwc_otg_adp_sense_start>
			}
		}

		gotgctl.d32 = 0;
 8010a24:	f04f 0300 	mov.w	r3, #0
 8010a28:	617b      	str	r3, [r7, #20]
		gotgctl.b.devhnpen = 1;
 8010a2a:	697b      	ldr	r3, [r7, #20]
 8010a2c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8010a30:	617b      	str	r3, [r7, #20]
		DWC_MODIFY_REG32(&global_regs->gotgctl, gotgctl.d32, 0);
 8010a32:	69fa      	ldr	r2, [r7, #28]
 8010a34:	697b      	ldr	r3, [r7, #20]
 8010a36:	4610      	mov	r0, r2
 8010a38:	4619      	mov	r1, r3
 8010a3a:	f04f 0200 	mov.w	r2, #0
 8010a3e:	f7f7 f91b 	bl	8007c78 <DWC_MODIFY_REG32>
	}
	if (gotgint.b.sesreqsucstschng) {
 8010a42:	7e7b      	ldrb	r3, [r7, #25]
 8010a44:	f003 0301 	and.w	r3, r3, #1
 8010a48:	b2db      	uxtb	r3, r3
 8010a4a:	2b00      	cmp	r3, #0
 8010a4c:	d03a      	beq.n	8010ac4 <dwc_otg_handle_otg_intr+0x188>
		DWC_DEBUGPL(DBG_ANY, " ++OTG Interrupt: "
			    "Session Reqeust Success Status Change++\n");
		gotgctl.d32 = DWC_READ_REG32(&global_regs->gotgctl);
 8010a4e:	69fb      	ldr	r3, [r7, #28]
 8010a50:	4618      	mov	r0, r3
 8010a52:	f7f7 f8f7 	bl	8007c44 <DWC_READ_REG32>
 8010a56:	4603      	mov	r3, r0
 8010a58:	617b      	str	r3, [r7, #20]
		if (gotgctl.b.sesreqscs) {
 8010a5a:	7d3b      	ldrb	r3, [r7, #20]
 8010a5c:	f003 0301 	and.w	r3, r3, #1
 8010a60:	b2db      	uxtb	r3, r3
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	d02e      	beq.n	8010ac4 <dwc_otg_handle_otg_intr+0x188>

			if ((core_if->core_params->phy_type ==
 8010a66:	687b      	ldr	r3, [r7, #4]
 8010a68:	681b      	ldr	r3, [r3, #0]
 8010a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	d10a      	bne.n	8010a88 <dwc_otg_handle_otg_intr+0x14c>
			     DWC_PHY_TYPE_PARAM_FS) && (core_if->core_params->i2c_enable)) {
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	681b      	ldr	r3, [r3, #0]
 8010a76:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	d004      	beq.n	8010a88 <dwc_otg_handle_otg_intr+0x14c>
				core_if->srp_success = 1;
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	f04f 0201 	mov.w	r2, #1
 8010a84:	755a      	strb	r2, [r3, #21]
 8010a86:	e01d      	b.n	8010ac4 <dwc_otg_handle_otg_intr+0x188>
			} else {
				DWC_SPINUNLOCK(core_if->lock);
 8010a88:	687b      	ldr	r3, [r7, #4]
 8010a8a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010a8e:	4618      	mov	r0, r3
 8010a90:	f7f7 f926 	bl	8007ce0 <DWC_SPINUNLOCK>
				cil_pcd_resume(core_if);
 8010a94:	6878      	ldr	r0, [r7, #4]
 8010a96:	f7ff ff1b 	bl	80108d0 <cil_pcd_resume>
				DWC_SPINLOCK(core_if->lock);
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010aa0:	4618      	mov	r0, r3
 8010aa2:	f7f7 f913 	bl	8007ccc <DWC_SPINLOCK>
				/* Clear Session Request */
				gotgctl.d32 = 0;
 8010aa6:	f04f 0300 	mov.w	r3, #0
 8010aaa:	617b      	str	r3, [r7, #20]
				gotgctl.b.sesreq = 1;
 8010aac:	697b      	ldr	r3, [r7, #20]
 8010aae:	f043 0302 	orr.w	r3, r3, #2
 8010ab2:	617b      	str	r3, [r7, #20]
				DWC_MODIFY_REG32(&global_regs->gotgctl,
 8010ab4:	69fa      	ldr	r2, [r7, #28]
 8010ab6:	697b      	ldr	r3, [r7, #20]
 8010ab8:	4610      	mov	r0, r2
 8010aba:	4619      	mov	r1, r3
 8010abc:	f04f 0200 	mov.w	r2, #0
 8010ac0:	f7f7 f8da 	bl	8007c78 <DWC_MODIFY_REG32>
						 gotgctl.d32, 0);
			}
		}
	}
	if (gotgint.b.hstnegsucstschng) {
 8010ac4:	7e7b      	ldrb	r3, [r7, #25]
 8010ac6:	f003 0302 	and.w	r3, r3, #2
 8010aca:	b2db      	uxtb	r3, r3
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	d052      	beq.n	8010b76 <dwc_otg_handle_otg_intr+0x23a>
		/* Print statements during the HNP interrupt handling
		 * can cause it to fail.*/
		gotgctl.d32 = DWC_READ_REG32(&global_regs->gotgctl);
 8010ad0:	69fb      	ldr	r3, [r7, #28]
 8010ad2:	4618      	mov	r0, r3
 8010ad4:	f7f7 f8b6 	bl	8007c44 <DWC_READ_REG32>
 8010ad8:	4603      	mov	r3, r0
 8010ada:	617b      	str	r3, [r7, #20]
		if (gotgctl.b.hstnegscs) {
 8010adc:	7d7b      	ldrb	r3, [r7, #21]
 8010ade:	f003 0301 	and.w	r3, r3, #1
 8010ae2:	b2db      	uxtb	r3, r3
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	d033      	beq.n	8010b50 <dwc_otg_handle_otg_intr+0x214>
			if (dwc_otg_is_host_mode(core_if)) {
 8010ae8:	6878      	ldr	r0, [r7, #4]
 8010aea:	f7fd fc1f 	bl	800e32c <dwc_otg_is_host_mode>
 8010aee:	4603      	mov	r3, r0
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d040      	beq.n	8010b76 <dwc_otg_handle_otg_intr+0x23a>
				core_if->op_state = B_HOST;
 8010af4:	687b      	ldr	r3, [r7, #4]
 8010af6:	f04f 0205 	mov.w	r2, #5
 8010afa:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
				 * HCD interrupt handler won't get called if
				 * the HCD state is HALT. This means that the
				 * interrupt does not get handled and Linux
				 * complains loudly.
				 */
				gintmsk.d32 = 0;
 8010afe:	f04f 0300 	mov.w	r3, #0
 8010b02:	613b      	str	r3, [r7, #16]
				gintmsk.b.sofintr = 1;
 8010b04:	693b      	ldr	r3, [r7, #16]
 8010b06:	f043 0308 	orr.w	r3, r3, #8
 8010b0a:	613b      	str	r3, [r7, #16]
				DWC_MODIFY_REG32(&global_regs->gintmsk,
 8010b0c:	69fb      	ldr	r3, [r7, #28]
 8010b0e:	f103 0218 	add.w	r2, r3, #24
 8010b12:	693b      	ldr	r3, [r7, #16]
 8010b14:	4610      	mov	r0, r2
 8010b16:	4619      	mov	r1, r3
 8010b18:	f04f 0200 	mov.w	r2, #0
 8010b1c:	f7f7 f8ac 	bl	8007c78 <DWC_MODIFY_REG32>
						 gintmsk.d32, 0);
				/* Call callback function with spin lock released */
				DWC_SPINUNLOCK(core_if->lock);
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010b26:	4618      	mov	r0, r3
 8010b28:	f7f7 f8da 	bl	8007ce0 <DWC_SPINUNLOCK>
				cil_pcd_stop(core_if);
 8010b2c:	6878      	ldr	r0, [r7, #4]
 8010b2e:	f7ff fe9b 	bl	8010868 <cil_pcd_stop>
				/*
				 * Initialize the Core for Host mode.
				 */
				cil_hcd_start(core_if);
 8010b32:	6878      	ldr	r0, [r7, #4]
 8010b34:	f7ff fe16 	bl	8010764 <cil_hcd_start>
				DWC_SPINLOCK(core_if->lock);
 8010b38:	687b      	ldr	r3, [r7, #4]
 8010b3a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010b3e:	4618      	mov	r0, r3
 8010b40:	f7f7 f8c4 	bl	8007ccc <DWC_SPINLOCK>
				core_if->op_state = B_HOST;
 8010b44:	687b      	ldr	r3, [r7, #4]
 8010b46:	f04f 0205 	mov.w	r2, #5
 8010b4a:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 8010b4e:	e012      	b.n	8010b76 <dwc_otg_handle_otg_intr+0x23a>
			}
		} else {
			gotgctl.d32 = 0;
 8010b50:	f04f 0300 	mov.w	r3, #0
 8010b54:	617b      	str	r3, [r7, #20]
			gotgctl.b.hnpreq = 1;
 8010b56:	697b      	ldr	r3, [r7, #20]
 8010b58:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8010b5c:	617b      	str	r3, [r7, #20]
			gotgctl.b.devhnpen = 1;
 8010b5e:	697b      	ldr	r3, [r7, #20]
 8010b60:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8010b64:	617b      	str	r3, [r7, #20]
			DWC_MODIFY_REG32(&global_regs->gotgctl, gotgctl.d32, 0);
 8010b66:	69fa      	ldr	r2, [r7, #28]
 8010b68:	697b      	ldr	r3, [r7, #20]
 8010b6a:	4610      	mov	r0, r2
 8010b6c:	4619      	mov	r1, r3
 8010b6e:	f04f 0200 	mov.w	r2, #0
 8010b72:	f7f7 f881 	bl	8007c78 <DWC_MODIFY_REG32>
			DWC_DEBUGPL(DBG_ANY, "HNP Failed\n");
			__DWC_ERROR("Device Not Connected/Responding\n");
		}
	}
	if (gotgint.b.hstnegdet) {
 8010b76:	7ebb      	ldrb	r3, [r7, #26]
 8010b78:	f003 0302 	and.w	r3, r3, #2
 8010b7c:	b2db      	uxtb	r3, r3
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	d045      	beq.n	8010c0e <dwc_otg_handle_otg_intr+0x2d2>
		 */
		DWC_DEBUGPL(DBG_ANY, " ++OTG Interrupt: "
			    "Host Negotiation Detected++ (%s)\n",
			    (dwc_otg_is_host_mode(core_if) ? "Host" :
			     "Device"));
		if (dwc_otg_is_device_mode(core_if)) {
 8010b82:	6878      	ldr	r0, [r7, #4]
 8010b84:	f7fd fbc0 	bl	800e308 <dwc_otg_is_device_mode>
 8010b88:	4603      	mov	r3, r0
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	d017      	beq.n	8010bbe <dwc_otg_handle_otg_intr+0x282>
			DWC_DEBUGPL(DBG_ANY, "a_suspend->a_peripheral (%d)\n",
				    core_if->op_state);
			DWC_SPINUNLOCK(core_if->lock);
 8010b8e:	687b      	ldr	r3, [r7, #4]
 8010b90:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010b94:	4618      	mov	r0, r3
 8010b96:	f7f7 f8a3 	bl	8007ce0 <DWC_SPINUNLOCK>
			cil_hcd_disconnect(core_if);
 8010b9a:	6878      	ldr	r0, [r7, #4]
 8010b9c:	f7ff fdfc 	bl	8010798 <cil_hcd_disconnect>
			cil_pcd_start(core_if);
 8010ba0:	6878      	ldr	r0, [r7, #4]
 8010ba2:	f7ff fe47 	bl	8010834 <cil_pcd_start>
			DWC_SPINLOCK(core_if->lock);
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010bac:	4618      	mov	r0, r3
 8010bae:	f7f7 f88d 	bl	8007ccc <DWC_SPINLOCK>
			core_if->op_state = A_PERIPHERAL;
 8010bb2:	687b      	ldr	r3, [r7, #4]
 8010bb4:	f04f 0203 	mov.w	r2, #3
 8010bb8:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 8010bbc:	e027      	b.n	8010c0e <dwc_otg_handle_otg_intr+0x2d2>
			 * already set. The HCD interrupt handler won't get
			 * called if the HCD state is HALT. This means that
			 * the interrupt does not get handled and Linux
			 * complains loudly.
			 */
			gintmsk.d32 = 0;
 8010bbe:	f04f 0300 	mov.w	r3, #0
 8010bc2:	613b      	str	r3, [r7, #16]
			gintmsk.b.sofintr = 1;
 8010bc4:	693b      	ldr	r3, [r7, #16]
 8010bc6:	f043 0308 	orr.w	r3, r3, #8
 8010bca:	613b      	str	r3, [r7, #16]
			DWC_MODIFY_REG32(&global_regs->gintmsk, gintmsk.d32, 0);
 8010bcc:	69fb      	ldr	r3, [r7, #28]
 8010bce:	f103 0218 	add.w	r2, r3, #24
 8010bd2:	693b      	ldr	r3, [r7, #16]
 8010bd4:	4610      	mov	r0, r2
 8010bd6:	4619      	mov	r1, r3
 8010bd8:	f04f 0200 	mov.w	r2, #0
 8010bdc:	f7f7 f84c 	bl	8007c78 <DWC_MODIFY_REG32>
			DWC_SPINUNLOCK(core_if->lock);
 8010be0:	687b      	ldr	r3, [r7, #4]
 8010be2:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010be6:	4618      	mov	r0, r3
 8010be8:	f7f7 f87a 	bl	8007ce0 <DWC_SPINUNLOCK>
			cil_pcd_stop(core_if);
 8010bec:	6878      	ldr	r0, [r7, #4]
 8010bee:	f7ff fe3b 	bl	8010868 <cil_pcd_stop>
			cil_hcd_start(core_if);
 8010bf2:	6878      	ldr	r0, [r7, #4]
 8010bf4:	f7ff fdb6 	bl	8010764 <cil_hcd_start>
			DWC_SPINLOCK(core_if->lock);
 8010bf8:	687b      	ldr	r3, [r7, #4]
 8010bfa:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010bfe:	4618      	mov	r0, r3
 8010c00:	f7f7 f864 	bl	8007ccc <DWC_SPINLOCK>
			core_if->op_state = A_HOST;
 8010c04:	687b      	ldr	r3, [r7, #4]
 8010c06:	f04f 0201 	mov.w	r2, #1
 8010c0a:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	if (gotgint.b.debdone) {
		DWC_DEBUGPL(DBG_ANY, " ++OTG Interrupt: " "Debounce Done++\n");
	}

	/* Clear GOTGINT */
	DWC_WRITE_REG32(&core_if->core_global_regs->gotgint, gotgint.d32);
 8010c0e:	687b      	ldr	r3, [r7, #4]
 8010c10:	685b      	ldr	r3, [r3, #4]
 8010c12:	f103 0204 	add.w	r2, r3, #4
 8010c16:	69bb      	ldr	r3, [r7, #24]
 8010c18:	4610      	mov	r0, r2
 8010c1a:	4619      	mov	r1, r3
 8010c1c:	f7f7 f81e 	bl	8007c5c <DWC_WRITE_REG32>

	return 1;
 8010c20:	f04f 0301 	mov.w	r3, #1
}
 8010c24:	4618      	mov	r0, r3
 8010c26:	f107 0720 	add.w	r7, r7, #32
 8010c2a:	46bd      	mov	sp, r7
 8010c2c:	bd80      	pop	{r7, pc}
 8010c2e:	bf00      	nop

08010c30 <w_conn_id_status_change>:

void w_conn_id_status_change(void *p)
{
 8010c30:	b580      	push	{r7, lr}
 8010c32:	b086      	sub	sp, #24
 8010c34:	af00      	add	r7, sp, #0
 8010c36:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = p;
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	613b      	str	r3, [r7, #16]
	uint32_t count = 0;
 8010c3c:	f04f 0300 	mov.w	r3, #0
 8010c40:	617b      	str	r3, [r7, #20]
	
	gotgctl_data_t gotgctl = {.d32 = 0 };
 8010c42:	f04f 0300 	mov.w	r3, #0
 8010c46:	60fb      	str	r3, [r7, #12]

	gotgctl.d32 = DWC_READ_REG32(&core_if->core_global_regs->gotgctl);
 8010c48:	693b      	ldr	r3, [r7, #16]
 8010c4a:	685b      	ldr	r3, [r3, #4]
 8010c4c:	4618      	mov	r0, r3
 8010c4e:	f7f6 fff9 	bl	8007c44 <DWC_READ_REG32>
 8010c52:	4603      	mov	r3, r0
 8010c54:	60fb      	str	r3, [r7, #12]
	DWC_DEBUGPL(DBG_CIL, "gotgctl=%0x\n", gotgctl.d32);
	DWC_DEBUGPL(DBG_CIL, "gotgctl.b.conidsts=%d\n", gotgctl.b.conidsts);

	/* B-Device connector (Device Mode) */
	if (gotgctl.b.conidsts) {
 8010c56:	7bbb      	ldrb	r3, [r7, #14]
 8010c58:	f003 0301 	and.w	r3, r3, #1
 8010c5c:	b2db      	uxtb	r3, r3
 8010c5e:	2b00      	cmp	r3, #0
 8010c60:	d032      	beq.n	8010cc8 <w_conn_id_status_change+0x98>
		/* Wait for switch to device mode. */
		while (!dwc_otg_is_device_mode(core_if)) {
 8010c62:	e00c      	b.n	8010c7e <w_conn_id_status_change+0x4e>
			DWC_PRINTF("Waiting for Peripheral Mode, Mode=%s\n",
				   (dwc_otg_is_host_mode(core_if) ? "Host" :
				    "Peripheral"));
			dwc_mdelay(100);
 8010c64:	f04f 0064 	mov.w	r0, #100	; 0x64
 8010c68:	f7f7 f8b8 	bl	8007ddc <DWC_MDELAY>
			if (++count > 10000)
 8010c6c:	697b      	ldr	r3, [r7, #20]
 8010c6e:	f103 0301 	add.w	r3, r3, #1
 8010c72:	617b      	str	r3, [r7, #20]
 8010c74:	697a      	ldr	r2, [r7, #20]
 8010c76:	f242 7310 	movw	r3, #10000	; 0x2710
 8010c7a:	429a      	cmp	r2, r3
 8010c7c:	d806      	bhi.n	8010c8c <w_conn_id_status_change+0x5c>
	DWC_DEBUGPL(DBG_CIL, "gotgctl.b.conidsts=%d\n", gotgctl.b.conidsts);

	/* B-Device connector (Device Mode) */
	if (gotgctl.b.conidsts) {
		/* Wait for switch to device mode. */
		while (!dwc_otg_is_device_mode(core_if)) {
 8010c7e:	6938      	ldr	r0, [r7, #16]
 8010c80:	f7fd fb42 	bl	800e308 <dwc_otg_is_device_mode>
 8010c84:	4603      	mov	r3, r0
 8010c86:	2b00      	cmp	r3, #0
 8010c88:	d0ec      	beq.n	8010c64 <w_conn_id_status_change+0x34>
 8010c8a:	e000      	b.n	8010c8e <w_conn_id_status_change+0x5e>
			DWC_PRINTF("Waiting for Peripheral Mode, Mode=%s\n",
				   (dwc_otg_is_host_mode(core_if) ? "Host" :
				    "Peripheral"));
			dwc_mdelay(100);
			if (++count > 10000)
				break;
 8010c8c:	bf00      	nop
		}
		DWC_ASSERT(++count < 10000,
			   "Connection id status change timed out");
		core_if->op_state = B_PERIPHERAL;
 8010c8e:	693b      	ldr	r3, [r7, #16]
 8010c90:	f04f 0204 	mov.w	r2, #4
 8010c94:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
		dwc_otg_core_init(core_if);
 8010c98:	6938      	ldr	r0, [r7, #16]
 8010c9a:	f7f9 fddb 	bl	800a854 <dwc_otg_core_init>
		dwc_otg_enable_global_interrupts(core_if);
 8010c9e:	6938      	ldr	r0, [r7, #16]
 8010ca0:	f7f8 fb9e 	bl	80093e0 <dwc_otg_enable_global_interrupts>
		cil_pcd_start(core_if);
 8010ca4:	6938      	ldr	r0, [r7, #16]
 8010ca6:	f7ff fdc5 	bl	8010834 <cil_pcd_start>
 8010caa:	e024      	b.n	8010cf6 <w_conn_id_status_change+0xc6>
		/* A-Device connector (Host Mode) */
		while (!dwc_otg_is_host_mode(core_if)) {
			DWC_PRINTF("Waiting for Host Mode, Mode=%s\n",
				   (dwc_otg_is_host_mode(core_if) ? "Host" :
				    "Peripheral"));
			dwc_mdelay(100);
 8010cac:	f04f 0064 	mov.w	r0, #100	; 0x64
 8010cb0:	f7f7 f894 	bl	8007ddc <DWC_MDELAY>
			if (++count > 10000)
 8010cb4:	697b      	ldr	r3, [r7, #20]
 8010cb6:	f103 0301 	add.w	r3, r3, #1
 8010cba:	617b      	str	r3, [r7, #20]
 8010cbc:	697a      	ldr	r2, [r7, #20]
 8010cbe:	f242 7310 	movw	r3, #10000	; 0x2710
 8010cc2:	429a      	cmp	r2, r3
 8010cc4:	d808      	bhi.n	8010cd8 <w_conn_id_status_change+0xa8>
 8010cc6:	e000      	b.n	8010cca <w_conn_id_status_change+0x9a>
		dwc_otg_core_init(core_if);
		dwc_otg_enable_global_interrupts(core_if);
		cil_pcd_start(core_if);
	} else {
		/* A-Device connector (Host Mode) */
		while (!dwc_otg_is_host_mode(core_if)) {
 8010cc8:	bf00      	nop
 8010cca:	6938      	ldr	r0, [r7, #16]
 8010ccc:	f7fd fb2e 	bl	800e32c <dwc_otg_is_host_mode>
 8010cd0:	4603      	mov	r3, r0
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	d0ea      	beq.n	8010cac <w_conn_id_status_change+0x7c>
 8010cd6:	e000      	b.n	8010cda <w_conn_id_status_change+0xaa>
			DWC_PRINTF("Waiting for Host Mode, Mode=%s\n",
				   (dwc_otg_is_host_mode(core_if) ? "Host" :
				    "Peripheral"));
			dwc_mdelay(100);
			if (++count > 10000)
				break;
 8010cd8:	bf00      	nop
		}
		DWC_ASSERT(++count < 10000,
			   "Connection id status change timed out");
		core_if->op_state = A_HOST;
 8010cda:	693b      	ldr	r3, [r7, #16]
 8010cdc:	f04f 0201 	mov.w	r2, #1
 8010ce0:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
		/*
		 * Initialize the Core for Host mode.
		 */
		dwc_otg_core_init(core_if);
 8010ce4:	6938      	ldr	r0, [r7, #16]
 8010ce6:	f7f9 fdb5 	bl	800a854 <dwc_otg_core_init>
		dwc_otg_enable_global_interrupts(core_if);
 8010cea:	6938      	ldr	r0, [r7, #16]
 8010cec:	f7f8 fb78 	bl	80093e0 <dwc_otg_enable_global_interrupts>
		cil_hcd_start(core_if);
 8010cf0:	6938      	ldr	r0, [r7, #16]
 8010cf2:	f7ff fd37 	bl	8010764 <cil_hcd_start>
	}
}
 8010cf6:	f107 0718 	add.w	r7, r7, #24
 8010cfa:	46bd      	mov	sp, r7
 8010cfc:	bd80      	pop	{r7, pc}
 8010cfe:	bf00      	nop

08010d00 <dwc_otg_handle_conn_id_status_change_intr>:
 * connector.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
int32_t dwc_otg_handle_conn_id_status_change_intr(dwc_otg_core_if_t * core_if)
{
 8010d00:	b580      	push	{r7, lr}
 8010d02:	b084      	sub	sp, #16
 8010d04:	af00      	add	r7, sp, #0
 8010d06:	6078      	str	r0, [r7, #4]
	 * to host, the PCD interrupt handler won't handle the interrupt if
	 * host mode is already set. The HCD interrupt handler won't get
	 * called if the HCD state is HALT. This means that the interrupt does
	 * not get handled and Linux complains loudly.
	 */
	gintmsk_data_t gintmsk = {.d32 = 0 };
 8010d08:	f04f 0300 	mov.w	r3, #0
 8010d0c:	60fb      	str	r3, [r7, #12]
	gintsts_data_t gintsts = {.d32 = 0 };
 8010d0e:	f04f 0300 	mov.w	r3, #0
 8010d12:	60bb      	str	r3, [r7, #8]

	gintmsk.b.sofintr = 1;
 8010d14:	68fb      	ldr	r3, [r7, #12]
 8010d16:	f043 0308 	orr.w	r3, r3, #8
 8010d1a:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gintmsk, gintmsk.d32, 0);
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	685b      	ldr	r3, [r3, #4]
 8010d20:	f103 0218 	add.w	r2, r3, #24
 8010d24:	68fb      	ldr	r3, [r7, #12]
 8010d26:	4610      	mov	r0, r2
 8010d28:	4619      	mov	r1, r3
 8010d2a:	f04f 0200 	mov.w	r2, #0
 8010d2e:	f7f6 ffa3 	bl	8007c78 <DWC_MODIFY_REG32>
	/*
	 * Need to schedule a work, as there are possible DELAY function calls
	 * Release lock before scheduling workq as it holds spinlock during scheduling
	 */

	DWC_SPINUNLOCK(core_if->lock);
 8010d32:	687b      	ldr	r3, [r7, #4]
 8010d34:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010d38:	4618      	mov	r0, r3
 8010d3a:	f7f6 ffd1 	bl	8007ce0 <DWC_SPINUNLOCK>
	DWC_WORKQ_SCHEDULE(core_if->wq_otg, w_conn_id_status_change,
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010d42:	4618      	mov	r0, r3
 8010d44:	f640 4131 	movw	r1, #3121	; 0xc31
 8010d48:	f6c0 0101 	movt	r1, #2049	; 0x801
 8010d4c:	687a      	ldr	r2, [r7, #4]
 8010d4e:	f24d 0324 	movw	r3, #53284	; 0xd024
 8010d52:	f6c0 0302 	movt	r3, #2050	; 0x802
 8010d56:	f7f7 f979 	bl	800804c <DWC_WORKQ_SCHEDULE>
			   core_if, "connection id status change");
	DWC_SPINLOCK(core_if->lock);
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010d60:	4618      	mov	r0, r3
 8010d62:	f7f6 ffb3 	bl	8007ccc <DWC_SPINLOCK>

	/* Set flag and clear interrupt */
	gintsts.b.conidstschng = 1;
 8010d66:	68bb      	ldr	r3, [r7, #8]
 8010d68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010d6c:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 8010d6e:	687b      	ldr	r3, [r7, #4]
 8010d70:	685b      	ldr	r3, [r3, #4]
 8010d72:	f103 0214 	add.w	r2, r3, #20
 8010d76:	68bb      	ldr	r3, [r7, #8]
 8010d78:	4610      	mov	r0, r2
 8010d7a:	4619      	mov	r1, r3
 8010d7c:	f7f6 ff6e 	bl	8007c5c <DWC_WRITE_REG32>

	return 1;
 8010d80:	f04f 0301 	mov.w	r3, #1
}
 8010d84:	4618      	mov	r0, r3
 8010d86:	f107 0710 	add.w	r7, r7, #16
 8010d8a:	46bd      	mov	sp, r7
 8010d8c:	bd80      	pop	{r7, pc}
 8010d8e:	bf00      	nop

08010d90 <dwc_otg_handle_session_req_intr>:
 * controller out of low power mode before turning on bus power.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
int32_t dwc_otg_handle_session_req_intr(dwc_otg_core_if_t * core_if)
{
 8010d90:	b580      	push	{r7, lr}
 8010d92:	b084      	sub	sp, #16
 8010d94:	af00      	add	r7, sp, #0
 8010d96:	6078      	str	r0, [r7, #4]

#ifndef DWC_HOST_ONLY
	hprt0_data_t hprt0;
	DWC_DEBUGPL(DBG_ANY, "++Session Request Interrupt++\n");

	if (dwc_otg_is_device_mode(core_if)) {
 8010d98:	6878      	ldr	r0, [r7, #4]
 8010d9a:	f7fd fab5 	bl	800e308 <dwc_otg_is_device_mode>
 8010d9e:	4603      	mov	r3, r0
 8010da0:	2b00      	cmp	r3, #0
 8010da2:	d113      	bne.n	8010dcc <dwc_otg_handle_session_req_intr+0x3c>
		DWC_PRINTF("SRP: Device mode\n");
	} else {
		DWC_PRINTF("SRP: Host mode\n");

		/* Turn on the port power bit. */
		hprt0.d32 = dwc_otg_read_hprt0(core_if);
 8010da4:	6878      	ldr	r0, [r7, #4]
 8010da6:	f7ff fcbb 	bl	8010720 <dwc_otg_read_hprt0>
 8010daa:	4603      	mov	r3, r0
 8010dac:	60bb      	str	r3, [r7, #8]
		hprt0.b.prtpwr = 1;
 8010dae:	68bb      	ldr	r3, [r7, #8]
 8010db0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8010db4:	60bb      	str	r3, [r7, #8]
		DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	68db      	ldr	r3, [r3, #12]
 8010dba:	685a      	ldr	r2, [r3, #4]
 8010dbc:	68bb      	ldr	r3, [r7, #8]
 8010dbe:	4610      	mov	r0, r2
 8010dc0:	4619      	mov	r1, r3
 8010dc2:	f7f6 ff4b 	bl	8007c5c <DWC_WRITE_REG32>

		/* Start the Connection timer. So a message can be displayed
		 * if connect does not occur within 10 seconds. */
		cil_hcd_session_start(core_if);
 8010dc6:	6878      	ldr	r0, [r7, #4]
 8010dc8:	f7ff fd00 	bl	80107cc <cil_hcd_session_start>
	}
#endif

	/* Clear interrupt */
	gintsts.d32 = 0;
 8010dcc:	f04f 0300 	mov.w	r3, #0
 8010dd0:	60fb      	str	r3, [r7, #12]
	gintsts.b.sessreqintr = 1;
 8010dd2:	68fb      	ldr	r3, [r7, #12]
 8010dd4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8010dd8:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	685b      	ldr	r3, [r3, #4]
 8010dde:	f103 0214 	add.w	r2, r3, #20
 8010de2:	68fb      	ldr	r3, [r7, #12]
 8010de4:	4610      	mov	r0, r2
 8010de6:	4619      	mov	r1, r3
 8010de8:	f7f6 ff38 	bl	8007c5c <DWC_WRITE_REG32>

	return 1;
 8010dec:	f04f 0301 	mov.w	r3, #1
}
 8010df0:	4618      	mov	r0, r3
 8010df2:	f107 0710 	add.w	r7, r7, #16
 8010df6:	46bd      	mov	sp, r7
 8010df8:	bd80      	pop	{r7, pc}
 8010dfa:	bf00      	nop

08010dfc <w_wakeup_detected>:

void w_wakeup_detected(void *p)
{
 8010dfc:	b580      	push	{r7, lr}
 8010dfe:	b084      	sub	sp, #16
 8010e00:	af00      	add	r7, sp, #0
 8010e02:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = (dwc_otg_core_if_t *) p;
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	60fb      	str	r3, [r7, #12]
	/*
	 * Clear the Resume after 70ms. (Need 20 ms minimum. Use 70 ms
	 * so that OPT tests pass with all PHYs).
	 */

	hprt0_data_t hprt0 = {.d32 = 0 };
 8010e08:	f04f 0300 	mov.w	r3, #0
 8010e0c:	60bb      	str	r3, [r7, #8]
	/* Restart the Phy Clock */
	pcgcctl.b.stoppclk = 1;
	DWC_MODIFY_REG32(core_if->pcgcctl, pcgcctl.d32, 0);
	dwc_udelay(10);
#endif //0
	hprt0.d32 = dwc_otg_read_hprt0(core_if);
 8010e0e:	68f8      	ldr	r0, [r7, #12]
 8010e10:	f7ff fc86 	bl	8010720 <dwc_otg_read_hprt0>
 8010e14:	4603      	mov	r3, r0
 8010e16:	60bb      	str	r3, [r7, #8]
	DWC_DEBUGPL(DBG_ANY, "Resume: HPRT0=%0x\n", hprt0.d32);
//      dwc_mdelay(70);
	hprt0.b.prtres = 0;	/* Resume */
 8010e18:	68bb      	ldr	r3, [r7, #8]
 8010e1a:	f36f 1386 	bfc	r3, #6, #1
 8010e1e:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(core_if->host_if->hprt0, hprt0.d32);
 8010e20:	68fb      	ldr	r3, [r7, #12]
 8010e22:	68db      	ldr	r3, [r3, #12]
 8010e24:	685a      	ldr	r2, [r3, #4]
 8010e26:	68bb      	ldr	r3, [r7, #8]
 8010e28:	4610      	mov	r0, r2
 8010e2a:	4619      	mov	r1, r3
 8010e2c:	f7f6 ff16 	bl	8007c5c <DWC_WRITE_REG32>
	DWC_DEBUGPL(DBG_ANY, "Clear Resume: HPRT0=%0x\n",
		    DWC_READ_REG32(core_if->host_if->hprt0));

	cil_hcd_resume(core_if);
 8010e30:	68f8      	ldr	r0, [r7, #12]
 8010e32:	f7ff fce5 	bl	8010800 <cil_hcd_resume>

	/** Change to L0 state*/
	core_if->lx_state = DWC_OTG_L0;
 8010e36:	68fb      	ldr	r3, [r7, #12]
 8010e38:	f04f 0200 	mov.w	r2, #0
 8010e3c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
}
 8010e40:	f107 0710 	add.w	r7, r7, #16
 8010e44:	46bd      	mov	sp, r7
 8010e46:	bd80      	pop	{r7, pc}

08010e48 <dwc_otg_handle_wakeup_detected_intr>:
 * low power mode, the handler must brings the controller out of low
 * power mode. The controller automatically begins resume
 * signaling. The handler schedules a time to stop resume signaling.
 */
int32_t dwc_otg_handle_wakeup_detected_intr(dwc_otg_core_if_t * core_if)
{
 8010e48:	b580      	push	{r7, lr}
 8010e4a:	b086      	sub	sp, #24
 8010e4c:	af00      	add	r7, sp, #0
 8010e4e:	6078      	str	r0, [r7, #4]
	DWC_DEBUGPL(DBG_ANY,
		    "++Resume and Remote Wakeup Detected Interrupt++\n");

	DWC_PRINTF("%s lxstate = %d\n", __func__, core_if->lx_state);

	if (dwc_otg_is_device_mode(core_if)) {
 8010e50:	6878      	ldr	r0, [r7, #4]
 8010e52:	f7fd fa59 	bl	800e308 <dwc_otg_is_device_mode>
 8010e56:	4603      	mov	r3, r0
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d058      	beq.n	8010f0e <dwc_otg_handle_wakeup_detected_intr+0xc6>

		dctl_data_t dctl = {.d32 = 0 };
 8010e5c:	f04f 0300 	mov.w	r3, #0
 8010e60:	613b      	str	r3, [r7, #16]

		DWC_DEBUGPL(DBG_PCD, "DSTS=0x%0x\n",
			    DWC_READ_REG32(&core_if->dev_if->
					   dev_global_regs->dsts));
		if (core_if->lx_state == DWC_OTG_L2) {
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010e68:	2b02      	cmp	r3, #2
 8010e6a:	d12d      	bne.n	8010ec8 <dwc_otg_handle_wakeup_detected_intr+0x80>
				power.b.rstpdwnmodule = 0;
				DWC_WRITE_REG32(core_if->pcgcctl, power.d32);
			}
#endif
			/* Clear the Remote Wakeup Signaling */
			dctl.b.rmtwkupsig = 1;
 8010e6c:	693b      	ldr	r3, [r7, #16]
 8010e6e:	f043 0301 	orr.w	r3, r3, #1
 8010e72:	613b      	str	r3, [r7, #16]
			DWC_MODIFY_REG32(&core_if->dev_if->
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	689b      	ldr	r3, [r3, #8]
 8010e78:	681b      	ldr	r3, [r3, #0]
 8010e7a:	f103 0204 	add.w	r2, r3, #4
 8010e7e:	693b      	ldr	r3, [r7, #16]
 8010e80:	4610      	mov	r0, r2
 8010e82:	4619      	mov	r1, r3
 8010e84:	f04f 0200 	mov.w	r2, #0
 8010e88:	f7f6 fef6 	bl	8007c78 <DWC_MODIFY_REG32>
					 dev_global_regs->dctl, dctl.d32, 0);

			DWC_SPINUNLOCK(core_if->lock);
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010e92:	4618      	mov	r0, r3
 8010e94:	f7f6 ff24 	bl	8007ce0 <DWC_SPINUNLOCK>
			if (core_if->pcd_cb && core_if->pcd_cb->resume_wakeup) {
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d00c      	beq.n	8010eba <dwc_otg_handle_wakeup_detected_intr+0x72>
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010ea4:	68db      	ldr	r3, [r3, #12]
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d007      	beq.n	8010eba <dwc_otg_handle_wakeup_detected_intr+0x72>
				core_if->pcd_cb->resume_wakeup(core_if->pcd_cb->p);
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010eae:	68db      	ldr	r3, [r3, #12]
 8010eb0:	687a      	ldr	r2, [r7, #4]
 8010eb2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8010eb4:	6992      	ldr	r2, [r2, #24]
 8010eb6:	4610      	mov	r0, r2
 8010eb8:	4798      	blx	r3
			}
			DWC_SPINLOCK(core_if->lock);
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8010ec0:	4618      	mov	r0, r3
 8010ec2:	f7f6 ff03 	bl	8007ccc <DWC_SPINLOCK>
 8010ec6:	e01c      	b.n	8010f02 <dwc_otg_handle_wakeup_detected_intr+0xba>
		} else {
			glpmcfg_data_t lpmcfg;
			lpmcfg.d32 =
			    DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	685b      	ldr	r3, [r3, #4]
 8010ecc:	f103 0354 	add.w	r3, r3, #84	; 0x54
 8010ed0:	4618      	mov	r0, r3
 8010ed2:	f7f6 feb7 	bl	8007c44 <DWC_READ_REG32>
 8010ed6:	4603      	mov	r3, r0
				core_if->pcd_cb->resume_wakeup(core_if->pcd_cb->p);
			}
			DWC_SPINLOCK(core_if->lock);
		} else {
			glpmcfg_data_t lpmcfg;
			lpmcfg.d32 =
 8010ed8:	60fb      	str	r3, [r7, #12]
			    DWC_READ_REG32(&core_if->core_global_regs->glpmcfg);
			lpmcfg.b.hird_thres &= (~(1 << 4));
 8010eda:	68fb      	ldr	r3, [r7, #12]
 8010edc:	f3c3 2304 	ubfx	r3, r3, #8, #5
 8010ee0:	b2db      	uxtb	r3, r3
 8010ee2:	f003 030f 	and.w	r3, r3, #15
 8010ee6:	b2da      	uxtb	r2, r3
 8010ee8:	68fb      	ldr	r3, [r7, #12]
 8010eea:	f362 230c 	bfi	r3, r2, #8, #5
 8010eee:	60fb      	str	r3, [r7, #12]
			DWC_WRITE_REG32(&core_if->core_global_regs->glpmcfg,
 8010ef0:	687b      	ldr	r3, [r7, #4]
 8010ef2:	685b      	ldr	r3, [r3, #4]
 8010ef4:	f103 0254 	add.w	r2, r3, #84	; 0x54
 8010ef8:	68fb      	ldr	r3, [r7, #12]
 8010efa:	4610      	mov	r0, r2
 8010efc:	4619      	mov	r1, r3
 8010efe:	f7f6 fead 	bl	8007c5c <DWC_WRITE_REG32>
					lpmcfg.d32);
		}
		/** Change to L0 state*/
		core_if->lx_state = DWC_OTG_L0;
 8010f02:	687b      	ldr	r3, [r7, #4]
 8010f04:	f04f 0200 	mov.w	r2, #0
 8010f08:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 8010f0c:	e021      	b.n	8010f52 <dwc_otg_handle_wakeup_detected_intr+0x10a>
	} else {
		if (core_if->lx_state != DWC_OTG_L1) {
 8010f0e:	687b      	ldr	r3, [r7, #4]
 8010f10:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010f14:	2b01      	cmp	r3, #1
 8010f16:	d017      	beq.n	8010f48 <dwc_otg_handle_wakeup_detected_intr+0x100>

			pcgcctl_data_t pcgcctl = {.d32 = 0 };
 8010f18:	f04f 0300 	mov.w	r3, #0
 8010f1c:	60bb      	str	r3, [r7, #8]

			/* Restart the Phy Clock */
			pcgcctl.b.stoppclk = 1;
 8010f1e:	68bb      	ldr	r3, [r7, #8]
 8010f20:	f043 0301 	orr.w	r3, r3, #1
 8010f24:	60bb      	str	r3, [r7, #8]
			DWC_MODIFY_REG32(core_if->pcgcctl, pcgcctl.d32, 0);
 8010f26:	687b      	ldr	r3, [r7, #4]
 8010f28:	69da      	ldr	r2, [r3, #28]
 8010f2a:	68bb      	ldr	r3, [r7, #8]
 8010f2c:	4610      	mov	r0, r2
 8010f2e:	4619      	mov	r1, r3
 8010f30:	f04f 0200 	mov.w	r2, #0
 8010f34:	f7f6 fea0 	bl	8007c78 <DWC_MODIFY_REG32>
			DWC_TIMER_SCHEDULE(core_if->wkp_timer, 71);
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010f3c:	4618      	mov	r0, r3
 8010f3e:	f04f 0147 	mov.w	r1, #71	; 0x47
 8010f42:	f7f6 ff9d 	bl	8007e80 <DWC_TIMER_SCHEDULE>
 8010f46:	e004      	b.n	8010f52 <dwc_otg_handle_wakeup_detected_intr+0x10a>
		} else {
			/** Change to L0 state*/
			core_if->lx_state = DWC_OTG_L0;
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	f04f 0200 	mov.w	r2, #0
 8010f4e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
		}
	}

	/* Clear interrupt */
	gintsts.d32 = 0;
 8010f52:	f04f 0300 	mov.w	r3, #0
 8010f56:	617b      	str	r3, [r7, #20]
	gintsts.b.wkupintr = 1;
 8010f58:	697b      	ldr	r3, [r7, #20]
 8010f5a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8010f5e:	617b      	str	r3, [r7, #20]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 8010f60:	687b      	ldr	r3, [r7, #4]
 8010f62:	685b      	ldr	r3, [r3, #4]
 8010f64:	f103 0214 	add.w	r2, r3, #20
 8010f68:	697b      	ldr	r3, [r7, #20]
 8010f6a:	4610      	mov	r0, r2
 8010f6c:	4619      	mov	r1, r3
 8010f6e:	f7f6 fe75 	bl	8007c5c <DWC_WRITE_REG32>

	return 1;
 8010f72:	f04f 0301 	mov.w	r3, #1
}
 8010f76:	4618      	mov	r0, r3
 8010f78:	f107 0718 	add.w	r7, r7, #24
 8010f7c:	46bd      	mov	sp, r7
 8010f7e:	bd80      	pop	{r7, pc}

08010f80 <dwc_otg_handle_pwrdn_disconnect_intr>:
/**
 * This interrupt indicates that the Wakeup Logic has detected a
 * Device disconnect.
 */
static int32_t dwc_otg_handle_pwrdn_disconnect_intr(dwc_otg_core_if_t *core_if)
{
 8010f80:	b580      	push	{r7, lr}
 8010f82:	b084      	sub	sp, #16
 8010f84:	af00      	add	r7, sp, #0
 8010f86:	6078      	str	r0, [r7, #4]
	gpwrdn_data_t gpwrdn = { .d32 = 0 };
 8010f88:	f04f 0300 	mov.w	r3, #0
 8010f8c:	60fb      	str	r3, [r7, #12]
	gpwrdn_data_t gpwrdn_temp = { .d32 = 0 };
 8010f8e:	f04f 0300 	mov.w	r3, #0
 8010f92:	60bb      	str	r3, [r7, #8]

	gpwrdn_temp.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	685b      	ldr	r3, [r3, #4]
 8010f98:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8010f9c:	4618      	mov	r0, r3
 8010f9e:	f7f6 fe51 	bl	8007c44 <DWC_READ_REG32>
 8010fa2:	4603      	mov	r3, r0
 8010fa4:	60bb      	str	r3, [r7, #8]

	DWC_PRINTF("%s called\n", __FUNCTION__);

	if (!core_if->hibernation_suspend) {
 8010fa6:	687b      	ldr	r3, [r7, #4]
 8010fa8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	d102      	bne.n	8010fb6 <dwc_otg_handle_pwrdn_disconnect_intr+0x36>
		DWC_PRINTF("Already exited from Hibernation\n");
		return 1;
 8010fb0:	f04f 0301 	mov.w	r3, #1
 8010fb4:	e0a2      	b.n	80110fc <dwc_otg_handle_pwrdn_disconnect_intr+0x17c>
	}

	/* Switch on the voltage to the core */
	gpwrdn.b.pwrdnswtch = 1;
 8010fb6:	68fb      	ldr	r3, [r7, #12]
 8010fb8:	f043 0320 	orr.w	r3, r3, #32
 8010fbc:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8010fbe:	687b      	ldr	r3, [r7, #4]
 8010fc0:	685b      	ldr	r3, [r3, #4]
 8010fc2:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8010fc6:	68fb      	ldr	r3, [r7, #12]
 8010fc8:	4610      	mov	r0, r2
 8010fca:	4619      	mov	r1, r3
 8010fcc:	f04f 0200 	mov.w	r2, #0
 8010fd0:	f7f6 fe52 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8010fd4:	f04f 000a 	mov.w	r0, #10
 8010fd8:	f7f6 fede 	bl	8007d98 <DWC_UDELAY>

	/* Reset the core */
	gpwrdn.d32 = 0;
 8010fdc:	f04f 0300 	mov.w	r3, #0
 8010fe0:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnrstn = 1;
 8010fe2:	68fb      	ldr	r3, [r7, #12]
 8010fe4:	f043 0310 	orr.w	r3, r3, #16
 8010fe8:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8010fea:	687b      	ldr	r3, [r7, #4]
 8010fec:	685b      	ldr	r3, [r3, #4]
 8010fee:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8010ff2:	68fb      	ldr	r3, [r7, #12]
 8010ff4:	4610      	mov	r0, r2
 8010ff6:	4619      	mov	r1, r3
 8010ff8:	f04f 0200 	mov.w	r2, #0
 8010ffc:	f7f6 fe3c 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8011000:	f04f 000a 	mov.w	r0, #10
 8011004:	f7f6 fec8 	bl	8007d98 <DWC_UDELAY>

	/* Disable power clamps*/
	gpwrdn.d32 = 0;
 8011008:	f04f 0300 	mov.w	r3, #0
 801100c:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnclmp = 1;
 801100e:	68fb      	ldr	r3, [r7, #12]
 8011010:	f043 0308 	orr.w	r3, r3, #8
 8011014:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	685b      	ldr	r3, [r3, #4]
 801101a:	f103 0258 	add.w	r2, r3, #88	; 0x58
 801101e:	68fb      	ldr	r3, [r7, #12]
 8011020:	4610      	mov	r0, r2
 8011022:	4619      	mov	r1, r3
 8011024:	f04f 0200 	mov.w	r2, #0
 8011028:	f7f6 fe26 	bl	8007c78 <DWC_MODIFY_REG32>

	/* Remove reset the core signal */
	gpwrdn.d32 = 0;
 801102c:	f04f 0300 	mov.w	r3, #0
 8011030:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnrstn = 1;
 8011032:	68fb      	ldr	r3, [r7, #12]
 8011034:	f043 0310 	orr.w	r3, r3, #16
 8011038:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	685b      	ldr	r3, [r3, #4]
 801103e:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011042:	68fb      	ldr	r3, [r7, #12]
 8011044:	4610      	mov	r0, r2
 8011046:	f04f 0100 	mov.w	r1, #0
 801104a:	461a      	mov	r2, r3
 801104c:	f7f6 fe14 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8011050:	f04f 000a 	mov.w	r0, #10
 8011054:	f7f6 fea0 	bl	8007d98 <DWC_UDELAY>

	/* Disable PMU interrupt */
	gpwrdn.d32 = 0;
 8011058:	f04f 0300 	mov.w	r3, #0
 801105c:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pmuintsel = 1;
 801105e:	68fb      	ldr	r3, [r7, #12]
 8011060:	f043 0301 	orr.w	r3, r3, #1
 8011064:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8011066:	687b      	ldr	r3, [r7, #4]
 8011068:	685b      	ldr	r3, [r3, #4]
 801106a:	f103 0258 	add.w	r2, r3, #88	; 0x58
 801106e:	68fb      	ldr	r3, [r7, #12]
 8011070:	4610      	mov	r0, r2
 8011072:	4619      	mov	r1, r3
 8011074:	f04f 0200 	mov.w	r2, #0
 8011078:	f7f6 fdfe 	bl	8007c78 <DWC_MODIFY_REG32>

	core_if->hibernation_suspend = 0;
 801107c:	687b      	ldr	r3, [r7, #4]
 801107e:	f04f 0200 	mov.w	r2, #0
 8011082:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	/* Disable PMU */
	gpwrdn.d32 = 0;
 8011086:	f04f 0300 	mov.w	r3, #0
 801108a:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pmuactv = 1;
 801108c:	68fb      	ldr	r3, [r7, #12]
 801108e:	f043 0302 	orr.w	r3, r3, #2
 8011092:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	685b      	ldr	r3, [r3, #4]
 8011098:	f103 0258 	add.w	r2, r3, #88	; 0x58
 801109c:	68fb      	ldr	r3, [r7, #12]
 801109e:	4610      	mov	r0, r2
 80110a0:	4619      	mov	r1, r3
 80110a2:	f04f 0200 	mov.w	r2, #0
 80110a6:	f7f6 fde7 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80110aa:	f04f 000a 	mov.w	r0, #10
 80110ae:	f7f6 fe73 	bl	8007d98 <DWC_UDELAY>

	if (gpwrdn_temp.b.idsts) {
 80110b2:	7abb      	ldrb	r3, [r7, #10]
 80110b4:	f003 0320 	and.w	r3, r3, #32
 80110b8:	b2db      	uxtb	r3, r3
 80110ba:	2b00      	cmp	r3, #0
 80110bc:	d00e      	beq.n	80110dc <dwc_otg_handle_pwrdn_disconnect_intr+0x15c>
		core_if->op_state = B_PERIPHERAL;
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	f04f 0204 	mov.w	r2, #4
 80110c4:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
		dwc_otg_core_init(core_if);
 80110c8:	6878      	ldr	r0, [r7, #4]
 80110ca:	f7f9 fbc3 	bl	800a854 <dwc_otg_core_init>
		dwc_otg_enable_global_interrupts(core_if);
 80110ce:	6878      	ldr	r0, [r7, #4]
 80110d0:	f7f8 f986 	bl	80093e0 <dwc_otg_enable_global_interrupts>
		cil_pcd_start(core_if);
 80110d4:	6878      	ldr	r0, [r7, #4]
 80110d6:	f7ff fbad 	bl	8010834 <cil_pcd_start>
 80110da:	e00d      	b.n	80110f8 <dwc_otg_handle_pwrdn_disconnect_intr+0x178>
	} else {
		core_if->op_state = A_HOST;
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	f04f 0201 	mov.w	r2, #1
 80110e2:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
		dwc_otg_core_init(core_if);
 80110e6:	6878      	ldr	r0, [r7, #4]
 80110e8:	f7f9 fbb4 	bl	800a854 <dwc_otg_core_init>
		dwc_otg_enable_global_interrupts(core_if);
 80110ec:	6878      	ldr	r0, [r7, #4]
 80110ee:	f7f8 f977 	bl	80093e0 <dwc_otg_enable_global_interrupts>
		cil_hcd_start(core_if);
 80110f2:	6878      	ldr	r0, [r7, #4]
 80110f4:	f7ff fb36 	bl	8010764 <cil_hcd_start>
	}

	return 1;
 80110f8:	f04f 0301 	mov.w	r3, #1
}
 80110fc:	4618      	mov	r0, r3
 80110fe:	f107 0710 	add.w	r7, r7, #16
 8011102:	46bd      	mov	sp, r7
 8011104:	bd80      	pop	{r7, pc}
 8011106:	bf00      	nop

08011108 <dwc_otg_handle_pwrdn_wakeup_detected_intr>:
/**
 * This interrupt indicates that the Wakeup Logic has detected a
 * remote wakeup sequence.
 */
static int32_t dwc_otg_handle_pwrdn_wakeup_detected_intr(dwc_otg_core_if_t * core_if)
{
 8011108:	b580      	push	{r7, lr}
 801110a:	b084      	sub	sp, #16
 801110c:	af00      	add	r7, sp, #0
 801110e:	6078      	str	r0, [r7, #4]
	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 8011110:	f04f 0300 	mov.w	r3, #0
 8011114:	60fb      	str	r3, [r7, #12]

	DWC_DEBUGPL(DBG_ANY,
		    "++Powerdown Remote Wakeup Detected Interrupt++\n");

	if (!core_if->hibernation_suspend) {
 8011116:	687b      	ldr	r3, [r7, #4]
 8011118:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 801111c:	2b00      	cmp	r3, #0
 801111e:	d102      	bne.n	8011126 <dwc_otg_handle_pwrdn_wakeup_detected_intr+0x1e>
		DWC_PRINTF("Already exited from Hibernation\n");
		return 1;
 8011120:	f04f 0301 	mov.w	r3, #1
 8011124:	e033      	b.n	801118e <dwc_otg_handle_pwrdn_wakeup_detected_intr+0x86>
	}

	gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 8011126:	687b      	ldr	r3, [r7, #4]
 8011128:	685b      	ldr	r3, [r3, #4]
 801112a:	f103 0358 	add.w	r3, r3, #88	; 0x58
 801112e:	4618      	mov	r0, r3
 8011130:	f7f6 fd88 	bl	8007c44 <DWC_READ_REG32>
 8011134:	4603      	mov	r3, r0
 8011136:	60fb      	str	r3, [r7, #12]
	if (gpwrdn.b.idsts) {	// Device Mode
 8011138:	7bbb      	ldrb	r3, [r7, #14]
 801113a:	f003 0320 	and.w	r3, r3, #32
 801113e:	b2db      	uxtb	r3, r3
 8011140:	2b00      	cmp	r3, #0
 8011142:	d011      	beq.n	8011168 <dwc_otg_handle_pwrdn_wakeup_detected_intr+0x60>
		if ((core_if->power_down == 2)
 8011144:	687b      	ldr	r3, [r7, #4]
 8011146:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801114a:	2b02      	cmp	r3, #2
 801114c:	d11d      	bne.n	801118a <dwc_otg_handle_pwrdn_wakeup_detected_intr+0x82>
		    && (core_if->hibernation_suspend == 1)) {
 801114e:	687b      	ldr	r3, [r7, #4]
 8011150:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8011154:	2b01      	cmp	r3, #1
 8011156:	d118      	bne.n	801118a <dwc_otg_handle_pwrdn_wakeup_detected_intr+0x82>
			dwc_otg_device_hibernation_restore(core_if, 0, 0);
 8011158:	6878      	ldr	r0, [r7, #4]
 801115a:	f04f 0100 	mov.w	r1, #0
 801115e:	f04f 0200 	mov.w	r2, #0
 8011162:	f7f8 f9b9 	bl	80094d8 <dwc_otg_device_hibernation_restore>
 8011166:	e010      	b.n	801118a <dwc_otg_handle_pwrdn_wakeup_detected_intr+0x82>
		}
	} else {
		if ((core_if->power_down == 2)
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801116e:	2b02      	cmp	r3, #2
 8011170:	d10b      	bne.n	801118a <dwc_otg_handle_pwrdn_wakeup_detected_intr+0x82>
		    && (core_if->hibernation_suspend == 1)) {
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8011178:	2b01      	cmp	r3, #1
 801117a:	d106      	bne.n	801118a <dwc_otg_handle_pwrdn_wakeup_detected_intr+0x82>
			dwc_otg_host_hibernation_restore(core_if, 1, 0);
 801117c:	6878      	ldr	r0, [r7, #4]
 801117e:	f04f 0101 	mov.w	r1, #1
 8011182:	f04f 0200 	mov.w	r2, #0
 8011186:	f7f8 fb69 	bl	800985c <dwc_otg_host_hibernation_restore>
		}
	}
	return 1;
 801118a:	f04f 0301 	mov.w	r3, #1
}
 801118e:	4618      	mov	r0, r3
 8011190:	f107 0710 	add.w	r7, r7, #16
 8011194:	46bd      	mov	sp, r7
 8011196:	bd80      	pop	{r7, pc}

08011198 <dwc_otg_handle_pwrdn_idsts_change>:

static int32_t dwc_otg_handle_pwrdn_idsts_change(dwc_otg_core_if_t * core_if)
{
 8011198:	b580      	push	{r7, lr}
 801119a:	b084      	sub	sp, #16
 801119c:	af00      	add	r7, sp, #0
 801119e:	6078      	str	r0, [r7, #4]
	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 80111a0:	f04f 0300 	mov.w	r3, #0
 80111a4:	60fb      	str	r3, [r7, #12]
	gpwrdn_data_t gpwrdn_temp = {.d32 = 0 };
 80111a6:	f04f 0300 	mov.w	r3, #0
 80111aa:	60bb      	str	r3, [r7, #8]

	if (!core_if->hibernation_suspend) {
 80111ac:	687b      	ldr	r3, [r7, #4]
 80111ae:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d102      	bne.n	80111bc <dwc_otg_handle_pwrdn_idsts_change+0x24>
		DWC_PRINTF("Already exited from Hibernation\n");
		return 1;
 80111b6:	f04f 0301 	mov.w	r3, #1
 80111ba:	e0c8      	b.n	801134e <dwc_otg_handle_pwrdn_idsts_change+0x1b6>
	}

	DWC_DEBUGPL(DBG_ANY, "%s called\n", __FUNCTION__);
	gpwrdn_temp.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	685b      	ldr	r3, [r3, #4]
 80111c0:	f103 0358 	add.w	r3, r3, #88	; 0x58
 80111c4:	4618      	mov	r0, r3
 80111c6:	f7f6 fd3d 	bl	8007c44 <DWC_READ_REG32>
 80111ca:	4603      	mov	r3, r0
 80111cc:	60bb      	str	r3, [r7, #8]

	/* Switch on the voltage to the core */
	gpwrdn.b.pwrdnswtch = 1;
 80111ce:	68fb      	ldr	r3, [r7, #12]
 80111d0:	f043 0320 	orr.w	r3, r3, #32
 80111d4:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80111d6:	687b      	ldr	r3, [r7, #4]
 80111d8:	685b      	ldr	r3, [r3, #4]
 80111da:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80111de:	68fb      	ldr	r3, [r7, #12]
 80111e0:	4610      	mov	r0, r2
 80111e2:	4619      	mov	r1, r3
 80111e4:	f04f 0200 	mov.w	r2, #0
 80111e8:	f7f6 fd46 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80111ec:	f04f 000a 	mov.w	r0, #10
 80111f0:	f7f6 fdd2 	bl	8007d98 <DWC_UDELAY>

	/* Reset the core */
	gpwrdn.d32 = 0;
 80111f4:	f04f 0300 	mov.w	r3, #0
 80111f8:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnrstn = 1;
 80111fa:	68fb      	ldr	r3, [r7, #12]
 80111fc:	f043 0310 	orr.w	r3, r3, #16
 8011200:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8011202:	687b      	ldr	r3, [r7, #4]
 8011204:	685b      	ldr	r3, [r3, #4]
 8011206:	f103 0258 	add.w	r2, r3, #88	; 0x58
 801120a:	68fb      	ldr	r3, [r7, #12]
 801120c:	4610      	mov	r0, r2
 801120e:	4619      	mov	r1, r3
 8011210:	f04f 0200 	mov.w	r2, #0
 8011214:	f7f6 fd30 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8011218:	f04f 000a 	mov.w	r0, #10
 801121c:	f7f6 fdbc 	bl	8007d98 <DWC_UDELAY>

	/* Disable power clamps */
	gpwrdn.d32 = 0;
 8011220:	f04f 0300 	mov.w	r3, #0
 8011224:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnclmp = 1;
 8011226:	68fb      	ldr	r3, [r7, #12]
 8011228:	f043 0308 	orr.w	r3, r3, #8
 801122c:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	685b      	ldr	r3, [r3, #4]
 8011232:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011236:	68fb      	ldr	r3, [r7, #12]
 8011238:	4610      	mov	r0, r2
 801123a:	4619      	mov	r1, r3
 801123c:	f04f 0200 	mov.w	r2, #0
 8011240:	f7f6 fd1a 	bl	8007c78 <DWC_MODIFY_REG32>

	/* Remove reset the core signal */
	gpwrdn.d32 = 0;
 8011244:	f04f 0300 	mov.w	r3, #0
 8011248:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnrstn = 1;
 801124a:	68fb      	ldr	r3, [r7, #12]
 801124c:	f043 0310 	orr.w	r3, r3, #16
 8011250:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 8011252:	687b      	ldr	r3, [r7, #4]
 8011254:	685b      	ldr	r3, [r3, #4]
 8011256:	f103 0258 	add.w	r2, r3, #88	; 0x58
 801125a:	68fb      	ldr	r3, [r7, #12]
 801125c:	4610      	mov	r0, r2
 801125e:	f04f 0100 	mov.w	r1, #0
 8011262:	461a      	mov	r2, r3
 8011264:	f7f6 fd08 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8011268:	f04f 000a 	mov.w	r0, #10
 801126c:	f7f6 fd94 	bl	8007d98 <DWC_UDELAY>

	/* Disable PMU interrupt */
	gpwrdn.d32 = 0;
 8011270:	f04f 0300 	mov.w	r3, #0
 8011274:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pmuintsel = 1;
 8011276:	68fb      	ldr	r3, [r7, #12]
 8011278:	f043 0301 	orr.w	r3, r3, #1
 801127c:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	685b      	ldr	r3, [r3, #4]
 8011282:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011286:	68fb      	ldr	r3, [r7, #12]
 8011288:	4610      	mov	r0, r2
 801128a:	4619      	mov	r1, r3
 801128c:	f04f 0200 	mov.w	r2, #0
 8011290:	f7f6 fcf2 	bl	8007c78 <DWC_MODIFY_REG32>

	/*Indicates that we are exiting from hibernation */
	core_if->hibernation_suspend = 0;
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	f04f 0200 	mov.w	r2, #0
 801129a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	/* Disable PMU */
	gpwrdn.d32 = 0;
 801129e:	f04f 0300 	mov.w	r3, #0
 80112a2:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pmuactv = 1;
 80112a4:	68fb      	ldr	r3, [r7, #12]
 80112a6:	f043 0302 	orr.w	r3, r3, #2
 80112aa:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80112ac:	687b      	ldr	r3, [r7, #4]
 80112ae:	685b      	ldr	r3, [r3, #4]
 80112b0:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80112b4:	68fb      	ldr	r3, [r7, #12]
 80112b6:	4610      	mov	r0, r2
 80112b8:	4619      	mov	r1, r3
 80112ba:	f04f 0200 	mov.w	r2, #0
 80112be:	f7f6 fcdb 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80112c2:	f04f 000a 	mov.w	r0, #10
 80112c6:	f7f6 fd67 	bl	8007d98 <DWC_UDELAY>

	gpwrdn.d32 = core_if->gr_backup->gpwrdn_local;
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80112d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80112d2:	60fb      	str	r3, [r7, #12]
	if (gpwrdn.b.dis_vbus == 1) {
 80112d4:	7b3b      	ldrb	r3, [r7, #12]
 80112d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80112da:	b2db      	uxtb	r3, r3
 80112dc:	2b00      	cmp	r3, #0
 80112de:	d011      	beq.n	8011304 <dwc_otg_handle_pwrdn_idsts_change+0x16c>
		gpwrdn.d32 = 0;
 80112e0:	f04f 0300 	mov.w	r3, #0
 80112e4:	60fb      	str	r3, [r7, #12]
		gpwrdn.b.dis_vbus = 1;
 80112e6:	68fb      	ldr	r3, [r7, #12]
 80112e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80112ec:	60fb      	str	r3, [r7, #12]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	685b      	ldr	r3, [r3, #4]
 80112f2:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80112f6:	68fb      	ldr	r3, [r7, #12]
 80112f8:	4610      	mov	r0, r2
 80112fa:	4619      	mov	r1, r3
 80112fc:	f04f 0200 	mov.w	r2, #0
 8011300:	f7f6 fcba 	bl	8007c78 <DWC_MODIFY_REG32>
	}

	if (gpwrdn_temp.b.idsts) {
 8011304:	7abb      	ldrb	r3, [r7, #10]
 8011306:	f003 0320 	and.w	r3, r3, #32
 801130a:	b2db      	uxtb	r3, r3
 801130c:	2b00      	cmp	r3, #0
 801130e:	d00e      	beq.n	801132e <dwc_otg_handle_pwrdn_idsts_change+0x196>
		core_if->op_state = B_PERIPHERAL;
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	f04f 0204 	mov.w	r2, #4
 8011316:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
		dwc_otg_core_init(core_if);
 801131a:	6878      	ldr	r0, [r7, #4]
 801131c:	f7f9 fa9a 	bl	800a854 <dwc_otg_core_init>
		dwc_otg_enable_global_interrupts(core_if);
 8011320:	6878      	ldr	r0, [r7, #4]
 8011322:	f7f8 f85d 	bl	80093e0 <dwc_otg_enable_global_interrupts>
		cil_pcd_start(core_if);
 8011326:	6878      	ldr	r0, [r7, #4]
 8011328:	f7ff fa84 	bl	8010834 <cil_pcd_start>
 801132c:	e00d      	b.n	801134a <dwc_otg_handle_pwrdn_idsts_change+0x1b2>
	} else {
		core_if->op_state = A_HOST;
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	f04f 0201 	mov.w	r2, #1
 8011334:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
		dwc_otg_core_init(core_if);
 8011338:	6878      	ldr	r0, [r7, #4]
 801133a:	f7f9 fa8b 	bl	800a854 <dwc_otg_core_init>
		dwc_otg_enable_global_interrupts(core_if);
 801133e:	6878      	ldr	r0, [r7, #4]
 8011340:	f7f8 f84e 	bl	80093e0 <dwc_otg_enable_global_interrupts>
		cil_hcd_start(core_if);
 8011344:	6878      	ldr	r0, [r7, #4]
 8011346:	f7ff fa0d 	bl	8010764 <cil_hcd_start>
	}

	return 1;
 801134a:	f04f 0301 	mov.w	r3, #1
}
 801134e:	4618      	mov	r0, r3
 8011350:	f107 0710 	add.w	r7, r7, #16
 8011354:	46bd      	mov	sp, r7
 8011356:	bd80      	pop	{r7, pc}

08011358 <dwc_otg_handle_pwrdn_session_change>:

static int32_t dwc_otg_handle_pwrdn_session_change(dwc_otg_core_if_t * core_if)
{
 8011358:	b590      	push	{r4, r7, lr}
 801135a:	b085      	sub	sp, #20
 801135c:	af00      	add	r7, sp, #0
 801135e:	6078      	str	r0, [r7, #4]
	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 8011360:	f04f 0300 	mov.w	r3, #0
 8011364:	60bb      	str	r3, [r7, #8]
	
	int32_t otg_cap_param = core_if->core_params->otg_cap;
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	681b      	ldr	r3, [r3, #0]
 801136a:	685b      	ldr	r3, [r3, #4]
 801136c:	60fb      	str	r3, [r7, #12]

	DWC_DEBUGPL(DBG_ANY, "%s called\n", __FUNCTION__);

	gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 801136e:	687b      	ldr	r3, [r7, #4]
 8011370:	685b      	ldr	r3, [r3, #4]
 8011372:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8011376:	4618      	mov	r0, r3
 8011378:	f7f6 fc64 	bl	8007c44 <DWC_READ_REG32>
 801137c:	4603      	mov	r3, r0
 801137e:	60bb      	str	r3, [r7, #8]
	if (!core_if->hibernation_suspend) {
 8011380:	687b      	ldr	r3, [r7, #4]
 8011382:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8011386:	2b00      	cmp	r3, #0
 8011388:	d102      	bne.n	8011390 <dwc_otg_handle_pwrdn_session_change+0x38>
		DWC_PRINTF("Already exited from Hibernation\n");
		return 1;
 801138a:	f04f 0301 	mov.w	r3, #1
 801138e:	e0b8      	b.n	8011502 <dwc_otg_handle_pwrdn_session_change+0x1aa>
	}

	if ((otg_cap_param != DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE ||
 8011390:	68fb      	ldr	r3, [r7, #12]
 8011392:	2b00      	cmp	r3, #0
 8011394:	d102      	bne.n	801139c <dwc_otg_handle_pwrdn_session_change+0x44>
 8011396:	68fb      	ldr	r3, [r7, #12]
 8011398:	2b01      	cmp	r3, #1
 801139a:	d014      	beq.n	80113c6 <dwc_otg_handle_pwrdn_session_change+0x6e>
	     otg_cap_param != DWC_OTG_CAP_PARAM_SRP_ONLY_CAPABLE) &&
	    gpwrdn.b.bsessvld == 0) {
 801139c:	7abb      	ldrb	r3, [r7, #10]
 801139e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80113a2:	b2db      	uxtb	r3, r3
		DWC_PRINTF("Already exited from Hibernation\n");
		return 1;
	}

	if ((otg_cap_param != DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE ||
	     otg_cap_param != DWC_OTG_CAP_PARAM_SRP_ONLY_CAPABLE) &&
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	d10e      	bne.n	80113c6 <dwc_otg_handle_pwrdn_session_change+0x6e>
	    gpwrdn.b.bsessvld == 0) {
		/* Save gpwrdn register for further usage if stschng interrupt */
		core_if->gr_backup->gpwrdn_local =
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
		    DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 80113ae:	687b      	ldr	r3, [r7, #4]
 80113b0:	685b      	ldr	r3, [r3, #4]
 80113b2:	f103 0358 	add.w	r3, r3, #88	; 0x58
 80113b6:	4618      	mov	r0, r3
 80113b8:	f7f6 fc44 	bl	8007c44 <DWC_READ_REG32>
 80113bc:	4603      	mov	r3, r0

	if ((otg_cap_param != DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE ||
	     otg_cap_param != DWC_OTG_CAP_PARAM_SRP_ONLY_CAPABLE) &&
	    gpwrdn.b.bsessvld == 0) {
		/* Save gpwrdn register for further usage if stschng interrupt */
		core_if->gr_backup->gpwrdn_local =
 80113be:	64a3      	str	r3, [r4, #72]	; 0x48
		    DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
		/*Exit from ISR and wait for stschng interrupt with bsessvld = 1 */
		return 1;
 80113c0:	f04f 0301 	mov.w	r3, #1
 80113c4:	e09d      	b.n	8011502 <dwc_otg_handle_pwrdn_session_change+0x1aa>
	}

	/* Switch on the voltage to the core */
	gpwrdn.d32 = 0;
 80113c6:	f04f 0300 	mov.w	r3, #0
 80113ca:	60bb      	str	r3, [r7, #8]
	gpwrdn.b.pwrdnswtch = 1;
 80113cc:	68bb      	ldr	r3, [r7, #8]
 80113ce:	f043 0320 	orr.w	r3, r3, #32
 80113d2:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	685b      	ldr	r3, [r3, #4]
 80113d8:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80113dc:	68bb      	ldr	r3, [r7, #8]
 80113de:	4610      	mov	r0, r2
 80113e0:	4619      	mov	r1, r3
 80113e2:	f04f 0200 	mov.w	r2, #0
 80113e6:	f7f6 fc47 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80113ea:	f04f 000a 	mov.w	r0, #10
 80113ee:	f7f6 fcd3 	bl	8007d98 <DWC_UDELAY>

	/* Reset the core */
	gpwrdn.d32 = 0;
 80113f2:	f04f 0300 	mov.w	r3, #0
 80113f6:	60bb      	str	r3, [r7, #8]
	gpwrdn.b.pwrdnrstn = 1;
 80113f8:	68bb      	ldr	r3, [r7, #8]
 80113fa:	f043 0310 	orr.w	r3, r3, #16
 80113fe:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	685b      	ldr	r3, [r3, #4]
 8011404:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011408:	68bb      	ldr	r3, [r7, #8]
 801140a:	4610      	mov	r0, r2
 801140c:	4619      	mov	r1, r3
 801140e:	f04f 0200 	mov.w	r2, #0
 8011412:	f7f6 fc31 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8011416:	f04f 000a 	mov.w	r0, #10
 801141a:	f7f6 fcbd 	bl	8007d98 <DWC_UDELAY>

	/* Disable power clamps */
	gpwrdn.d32 = 0;
 801141e:	f04f 0300 	mov.w	r3, #0
 8011422:	60bb      	str	r3, [r7, #8]
	gpwrdn.b.pwrdnclmp = 1;
 8011424:	68bb      	ldr	r3, [r7, #8]
 8011426:	f043 0308 	orr.w	r3, r3, #8
 801142a:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	685b      	ldr	r3, [r3, #4]
 8011430:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011434:	68bb      	ldr	r3, [r7, #8]
 8011436:	4610      	mov	r0, r2
 8011438:	4619      	mov	r1, r3
 801143a:	f04f 0200 	mov.w	r2, #0
 801143e:	f7f6 fc1b 	bl	8007c78 <DWC_MODIFY_REG32>

	/* Remove reset the core signal */
	gpwrdn.d32 = 0;
 8011442:	f04f 0300 	mov.w	r3, #0
 8011446:	60bb      	str	r3, [r7, #8]
	gpwrdn.b.pwrdnrstn = 1;
 8011448:	68bb      	ldr	r3, [r7, #8]
 801144a:	f043 0310 	orr.w	r3, r3, #16
 801144e:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	685b      	ldr	r3, [r3, #4]
 8011454:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011458:	68bb      	ldr	r3, [r7, #8]
 801145a:	4610      	mov	r0, r2
 801145c:	f04f 0100 	mov.w	r1, #0
 8011460:	461a      	mov	r2, r3
 8011462:	f7f6 fc09 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8011466:	f04f 000a 	mov.w	r0, #10
 801146a:	f7f6 fc95 	bl	8007d98 <DWC_UDELAY>

	/* Disable PMU interrupt */
	gpwrdn.d32 = 0;
 801146e:	f04f 0300 	mov.w	r3, #0
 8011472:	60bb      	str	r3, [r7, #8]
	gpwrdn.b.pmuintsel = 1;
 8011474:	68bb      	ldr	r3, [r7, #8]
 8011476:	f043 0301 	orr.w	r3, r3, #1
 801147a:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 801147c:	687b      	ldr	r3, [r7, #4]
 801147e:	685b      	ldr	r3, [r3, #4]
 8011480:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011484:	68bb      	ldr	r3, [r7, #8]
 8011486:	4610      	mov	r0, r2
 8011488:	4619      	mov	r1, r3
 801148a:	f04f 0200 	mov.w	r2, #0
 801148e:	f7f6 fbf3 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 8011492:	f04f 000a 	mov.w	r0, #10
 8011496:	f7f6 fc7f 	bl	8007d98 <DWC_UDELAY>

	/*Indicates that we are exiting from hibernation */
	core_if->hibernation_suspend = 0;
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	f04f 0200 	mov.w	r2, #0
 80114a0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	/* Disable PMU */
	gpwrdn.d32 = 0;
 80114a4:	f04f 0300 	mov.w	r3, #0
 80114a8:	60bb      	str	r3, [r7, #8]
	gpwrdn.b.pmuactv = 1;
 80114aa:	68bb      	ldr	r3, [r7, #8]
 80114ac:	f043 0302 	orr.w	r3, r3, #2
 80114b0:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80114b2:	687b      	ldr	r3, [r7, #4]
 80114b4:	685b      	ldr	r3, [r3, #4]
 80114b6:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80114ba:	68bb      	ldr	r3, [r7, #8]
 80114bc:	4610      	mov	r0, r2
 80114be:	4619      	mov	r1, r3
 80114c0:	f04f 0200 	mov.w	r2, #0
 80114c4:	f7f6 fbd8 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80114c8:	f04f 000a 	mov.w	r0, #10
 80114cc:	f7f6 fc64 	bl	8007d98 <DWC_UDELAY>

	core_if->op_state = B_PERIPHERAL;
 80114d0:	687b      	ldr	r3, [r7, #4]
 80114d2:	f04f 0204 	mov.w	r2, #4
 80114d6:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	dwc_otg_core_init(core_if);
 80114da:	6878      	ldr	r0, [r7, #4]
 80114dc:	f7f9 f9ba 	bl	800a854 <dwc_otg_core_init>
	dwc_otg_enable_global_interrupts(core_if);
 80114e0:	6878      	ldr	r0, [r7, #4]
 80114e2:	f7f7 ff7d 	bl	80093e0 <dwc_otg_enable_global_interrupts>
	cil_pcd_start(core_if);
 80114e6:	6878      	ldr	r0, [r7, #4]
 80114e8:	f7ff f9a4 	bl	8010834 <cil_pcd_start>

	if (otg_cap_param == DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE ||
 80114ec:	68fb      	ldr	r3, [r7, #12]
 80114ee:	2b00      	cmp	r3, #0
 80114f0:	d002      	beq.n	80114f8 <dwc_otg_handle_pwrdn_session_change+0x1a0>
 80114f2:	68fb      	ldr	r3, [r7, #12]
 80114f4:	2b01      	cmp	r3, #1
 80114f6:	d102      	bne.n	80114fe <dwc_otg_handle_pwrdn_session_change+0x1a6>
	    otg_cap_param == DWC_OTG_CAP_PARAM_SRP_ONLY_CAPABLE) {
		/*
		 * Initiate SRP after initial ADP probe.
		 */
		dwc_otg_initiate_srp(core_if);	
 80114f8:	6878      	ldr	r0, [r7, #4]
 80114fa:	f7ff f8e9 	bl	80106d0 <dwc_otg_initiate_srp>
	}

	return 1;
 80114fe:	f04f 0301 	mov.w	r3, #1
}
 8011502:	4618      	mov	r0, r3
 8011504:	f107 0714 	add.w	r7, r7, #20
 8011508:	46bd      	mov	sp, r7
 801150a:	bd90      	pop	{r4, r7, pc}

0801150c <dwc_otg_handle_pwrdn_stschng_intr>:
/**
 * This interrupt indicates that the Wakeup Logic has detected a
 * status change either on IDDIG or BSessVld.
 */
static uint32_t dwc_otg_handle_pwrdn_stschng_intr(dwc_otg_core_if_t * core_if)
{
 801150c:	b580      	push	{r7, lr}
 801150e:	b086      	sub	sp, #24
 8011510:	af00      	add	r7, sp, #0
 8011512:	6078      	str	r0, [r7, #4]
	int retval;

	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 8011514:	f04f 0300 	mov.w	r3, #0
 8011518:	613b      	str	r3, [r7, #16]
	gpwrdn_data_t gpwrdn_temp = {.d32 = 0 };
 801151a:	f04f 0300 	mov.w	r3, #0
 801151e:	60fb      	str	r3, [r7, #12]

	DWC_PRINTF("%s called\n", __FUNCTION__);

	if (!core_if->hibernation_suspend) {
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8011526:	2b00      	cmp	r3, #0
 8011528:	d102      	bne.n	8011530 <dwc_otg_handle_pwrdn_stschng_intr+0x24>
		DWC_PRINTF("Already exited from Hibernation\n");
		return 1;
 801152a:	f04f 0301 	mov.w	r3, #1
 801152e:	e02b      	b.n	8011588 <dwc_otg_handle_pwrdn_stschng_intr+0x7c>
	}

	gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 8011530:	687b      	ldr	r3, [r7, #4]
 8011532:	685b      	ldr	r3, [r3, #4]
 8011534:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8011538:	4618      	mov	r0, r3
 801153a:	f7f6 fb83 	bl	8007c44 <DWC_READ_REG32>
 801153e:	4603      	mov	r3, r0
 8011540:	613b      	str	r3, [r7, #16]
	gpwrdn_temp.d32 = core_if->gr_backup->gpwrdn_local;
 8011542:	687b      	ldr	r3, [r7, #4]
 8011544:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8011548:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801154a:	60fb      	str	r3, [r7, #12]

	if (gpwrdn.b.idsts ^ gpwrdn_temp.b.idsts) {
 801154c:	693b      	ldr	r3, [r7, #16]
 801154e:	f3c3 5340 	ubfx	r3, r3, #21, #1
 8011552:	b2da      	uxtb	r2, r3
 8011554:	68fb      	ldr	r3, [r7, #12]
 8011556:	f3c3 5340 	ubfx	r3, r3, #21, #1
 801155a:	b2db      	uxtb	r3, r3
 801155c:	429a      	cmp	r2, r3
 801155e:	d004      	beq.n	801156a <dwc_otg_handle_pwrdn_stschng_intr+0x5e>
		retval = dwc_otg_handle_pwrdn_idsts_change(core_if);
 8011560:	6878      	ldr	r0, [r7, #4]
 8011562:	f7ff fe19 	bl	8011198 <dwc_otg_handle_pwrdn_idsts_change>
 8011566:	6178      	str	r0, [r7, #20]
 8011568:	e00d      	b.n	8011586 <dwc_otg_handle_pwrdn_stschng_intr+0x7a>
	} else if (gpwrdn.b.bsessvld ^ gpwrdn_temp.b.bsessvld) {
 801156a:	693b      	ldr	r3, [r7, #16]
 801156c:	f3c3 5380 	ubfx	r3, r3, #22, #1
 8011570:	b2da      	uxtb	r2, r3
 8011572:	68fb      	ldr	r3, [r7, #12]
 8011574:	f3c3 5380 	ubfx	r3, r3, #22, #1
 8011578:	b2db      	uxtb	r3, r3
 801157a:	429a      	cmp	r2, r3
 801157c:	d003      	beq.n	8011586 <dwc_otg_handle_pwrdn_stschng_intr+0x7a>
		retval = dwc_otg_handle_pwrdn_session_change(core_if);
 801157e:	6878      	ldr	r0, [r7, #4]
 8011580:	f7ff feea 	bl	8011358 <dwc_otg_handle_pwrdn_session_change>
 8011584:	6178      	str	r0, [r7, #20]
	}

	return retval;
 8011586:	697b      	ldr	r3, [r7, #20]
}
 8011588:	4618      	mov	r0, r3
 801158a:	f107 0718 	add.w	r7, r7, #24
 801158e:	46bd      	mov	sp, r7
 8011590:	bd80      	pop	{r7, pc}
 8011592:	bf00      	nop

08011594 <dwc_otg_handle_pwrdn_srp_intr>:
/**
 * This interrupt indicates that the Wakeup Logic has detected a
 * SRP.
 */
static int32_t dwc_otg_handle_pwrdn_srp_intr(dwc_otg_core_if_t * core_if)
{
 8011594:	b580      	push	{r7, lr}
 8011596:	b084      	sub	sp, #16
 8011598:	af00      	add	r7, sp, #0
 801159a:	6078      	str	r0, [r7, #4]
	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 801159c:	f04f 0300 	mov.w	r3, #0
 80115a0:	60fb      	str	r3, [r7, #12]

	DWC_PRINTF("%s called\n", __FUNCTION__);

	if (!core_if->hibernation_suspend) {
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80115a8:	2b00      	cmp	r3, #0
 80115aa:	d102      	bne.n	80115b2 <dwc_otg_handle_pwrdn_srp_intr+0x1e>
		DWC_PRINTF("Already exited from Hibernation\n");
		return 1;
 80115ac:	f04f 0301 	mov.w	r3, #1
 80115b0:	e09f      	b.n	80116f2 <dwc_otg_handle_pwrdn_srp_intr+0x15e>
		DWC_TIMER_CANCEL(core_if->pwron_timer);
	}
#endif

	/* Switch on the voltage to the core */
	gpwrdn.b.pwrdnswtch = 1;
 80115b2:	68fb      	ldr	r3, [r7, #12]
 80115b4:	f043 0320 	orr.w	r3, r3, #32
 80115b8:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	685b      	ldr	r3, [r3, #4]
 80115be:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80115c2:	68fb      	ldr	r3, [r7, #12]
 80115c4:	4610      	mov	r0, r2
 80115c6:	4619      	mov	r1, r3
 80115c8:	f04f 0200 	mov.w	r2, #0
 80115cc:	f7f6 fb54 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80115d0:	f04f 000a 	mov.w	r0, #10
 80115d4:	f7f6 fbe0 	bl	8007d98 <DWC_UDELAY>

	/* Reset the core */
	gpwrdn.d32 = 0;
 80115d8:	f04f 0300 	mov.w	r3, #0
 80115dc:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnrstn = 1;
 80115de:	68fb      	ldr	r3, [r7, #12]
 80115e0:	f043 0310 	orr.w	r3, r3, #16
 80115e4:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80115e6:	687b      	ldr	r3, [r7, #4]
 80115e8:	685b      	ldr	r3, [r3, #4]
 80115ea:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80115ee:	68fb      	ldr	r3, [r7, #12]
 80115f0:	4610      	mov	r0, r2
 80115f2:	4619      	mov	r1, r3
 80115f4:	f04f 0200 	mov.w	r2, #0
 80115f8:	f7f6 fb3e 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80115fc:	f04f 000a 	mov.w	r0, #10
 8011600:	f7f6 fbca 	bl	8007d98 <DWC_UDELAY>

	/* Disable power clamps */
	gpwrdn.d32 = 0;
 8011604:	f04f 0300 	mov.w	r3, #0
 8011608:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnclmp = 1;
 801160a:	68fb      	ldr	r3, [r7, #12]
 801160c:	f043 0308 	orr.w	r3, r3, #8
 8011610:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8011612:	687b      	ldr	r3, [r7, #4]
 8011614:	685b      	ldr	r3, [r3, #4]
 8011616:	f103 0258 	add.w	r2, r3, #88	; 0x58
 801161a:	68fb      	ldr	r3, [r7, #12]
 801161c:	4610      	mov	r0, r2
 801161e:	4619      	mov	r1, r3
 8011620:	f04f 0200 	mov.w	r2, #0
 8011624:	f7f6 fb28 	bl	8007c78 <DWC_MODIFY_REG32>

	/* Remove reset the core signal */
	gpwrdn.d32 = 0;
 8011628:	f04f 0300 	mov.w	r3, #0
 801162c:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pwrdnrstn = 1;
 801162e:	68fb      	ldr	r3, [r7, #12]
 8011630:	f043 0310 	orr.w	r3, r3, #16
 8011634:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 8011636:	687b      	ldr	r3, [r7, #4]
 8011638:	685b      	ldr	r3, [r3, #4]
 801163a:	f103 0258 	add.w	r2, r3, #88	; 0x58
 801163e:	68fb      	ldr	r3, [r7, #12]
 8011640:	4610      	mov	r0, r2
 8011642:	f04f 0100 	mov.w	r1, #0
 8011646:	461a      	mov	r2, r3
 8011648:	f7f6 fb16 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 801164c:	f04f 000a 	mov.w	r0, #10
 8011650:	f7f6 fba2 	bl	8007d98 <DWC_UDELAY>

	/* Disable PMU interrupt */
	gpwrdn.d32 = 0;
 8011654:	f04f 0300 	mov.w	r3, #0
 8011658:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pmuintsel = 1;
 801165a:	68fb      	ldr	r3, [r7, #12]
 801165c:	f043 0301 	orr.w	r3, r3, #1
 8011660:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	685b      	ldr	r3, [r3, #4]
 8011666:	f103 0258 	add.w	r2, r3, #88	; 0x58
 801166a:	68fb      	ldr	r3, [r7, #12]
 801166c:	4610      	mov	r0, r2
 801166e:	4619      	mov	r1, r3
 8011670:	f04f 0200 	mov.w	r2, #0
 8011674:	f7f6 fb00 	bl	8007c78 <DWC_MODIFY_REG32>

	/* Indicates that we are exiting from hibernation */
	core_if->hibernation_suspend = 0;
 8011678:	687b      	ldr	r3, [r7, #4]
 801167a:	f04f 0200 	mov.w	r2, #0
 801167e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	/* Disable PMU */
	gpwrdn.d32 = 0;
 8011682:	f04f 0300 	mov.w	r3, #0
 8011686:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.pmuactv = 1;
 8011688:	68fb      	ldr	r3, [r7, #12]
 801168a:	f043 0302 	orr.w	r3, r3, #2
 801168e:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 8011690:	687b      	ldr	r3, [r7, #4]
 8011692:	685b      	ldr	r3, [r3, #4]
 8011694:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011698:	68fb      	ldr	r3, [r7, #12]
 801169a:	4610      	mov	r0, r2
 801169c:	4619      	mov	r1, r3
 801169e:	f04f 0200 	mov.w	r2, #0
 80116a2:	f7f6 fae9 	bl	8007c78 <DWC_MODIFY_REG32>
	dwc_udelay(10);
 80116a6:	f04f 000a 	mov.w	r0, #10
 80116aa:	f7f6 fb75 	bl	8007d98 <DWC_UDELAY>

	/* Programm Disable VBUS to 0 */
	gpwrdn.d32 = 0;
 80116ae:	f04f 0300 	mov.w	r3, #0
 80116b2:	60fb      	str	r3, [r7, #12]
	gpwrdn.b.dis_vbus = 1;
 80116b4:	68fb      	ldr	r3, [r7, #12]
 80116b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80116ba:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, gpwrdn.d32, 0);
 80116bc:	687b      	ldr	r3, [r7, #4]
 80116be:	685b      	ldr	r3, [r3, #4]
 80116c0:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80116c4:	68fb      	ldr	r3, [r7, #12]
 80116c6:	4610      	mov	r0, r2
 80116c8:	4619      	mov	r1, r3
 80116ca:	f04f 0200 	mov.w	r2, #0
 80116ce:	f7f6 fad3 	bl	8007c78 <DWC_MODIFY_REG32>

	/*Initialize the core as Host */
	core_if->op_state = A_HOST;
 80116d2:	687b      	ldr	r3, [r7, #4]
 80116d4:	f04f 0201 	mov.w	r2, #1
 80116d8:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	dwc_otg_core_init(core_if);
 80116dc:	6878      	ldr	r0, [r7, #4]
 80116de:	f7f9 f8b9 	bl	800a854 <dwc_otg_core_init>
	dwc_otg_enable_global_interrupts(core_if);
 80116e2:	6878      	ldr	r0, [r7, #4]
 80116e4:	f7f7 fe7c 	bl	80093e0 <dwc_otg_enable_global_interrupts>
	cil_hcd_start(core_if);
 80116e8:	6878      	ldr	r0, [r7, #4]
 80116ea:	f7ff f83b 	bl	8010764 <cil_hcd_start>

	return 1;
 80116ee:	f04f 0301 	mov.w	r3, #1
}
 80116f2:	4618      	mov	r0, r3
 80116f4:	f107 0710 	add.w	r7, r7, #16
 80116f8:	46bd      	mov	sp, r7
 80116fa:	bd80      	pop	{r7, pc}

080116fc <dwc_otg_handle_restore_done_intr>:

/** This interrupt indicates that restore command after Hibernation
 * was completed by the core. */
int32_t dwc_otg_handle_restore_done_intr(dwc_otg_core_if_t * core_if)
{
 80116fc:	b580      	push	{r7, lr}
 80116fe:	b084      	sub	sp, #16
 8011700:	af00      	add	r7, sp, #0
 8011702:	6078      	str	r0, [r7, #4]
	pcgcctl_data_t pcgcctl;
	DWC_DEBUGPL(DBG_ANY, "++Restore Done Interrupt++\n");

	//TODO De-assert restore signal. 8.a
	pcgcctl.d32 = DWC_READ_REG32(core_if->pcgcctl);
 8011704:	687b      	ldr	r3, [r7, #4]
 8011706:	69db      	ldr	r3, [r3, #28]
 8011708:	4618      	mov	r0, r3
 801170a:	f7f6 fa9b 	bl	8007c44 <DWC_READ_REG32>
 801170e:	4603      	mov	r3, r0
 8011710:	60fb      	str	r3, [r7, #12]
	if (pcgcctl.b.restoremode == 1) {
 8011712:	7b7b      	ldrb	r3, [r7, #13]
 8011714:	f003 0302 	and.w	r3, r3, #2
 8011718:	b2db      	uxtb	r3, r3
 801171a:	2b00      	cmp	r3, #0
 801171c:	d011      	beq.n	8011742 <dwc_otg_handle_restore_done_intr+0x46>
		gintmsk_data_t gintmsk = {.d32 = 0 };
 801171e:	f04f 0300 	mov.w	r3, #0
 8011722:	60bb      	str	r3, [r7, #8]

		/*
		 * If restore mode is Remote Wakeup,
		 * unmask Remote Wakeup interrupt.
		 */
		gintmsk.b.wkupintr = 1;
 8011724:	68bb      	ldr	r3, [r7, #8]
 8011726:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 801172a:	60bb      	str	r3, [r7, #8]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gintmsk,
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	685b      	ldr	r3, [r3, #4]
 8011730:	f103 0218 	add.w	r2, r3, #24
 8011734:	68bb      	ldr	r3, [r7, #8]
 8011736:	4610      	mov	r0, r2
 8011738:	f04f 0100 	mov.w	r1, #0
 801173c:	461a      	mov	r2, r3
 801173e:	f7f6 fa9b 	bl	8007c78 <DWC_MODIFY_REG32>
				 0, gintmsk.d32);
	}

	return 1;
 8011742:	f04f 0301 	mov.w	r3, #1
}
 8011746:	4618      	mov	r0, r3
 8011748:	f107 0710 	add.w	r7, r7, #16
 801174c:	46bd      	mov	sp, r7
 801174e:	bd80      	pop	{r7, pc}

08011750 <dwc_otg_handle_disconnect_intr>:
/**
 * This interrupt indicates that a device has been disconnected from
 * the root port.
 */
int32_t dwc_otg_handle_disconnect_intr(dwc_otg_core_if_t * core_if)
{
 8011750:	b580      	push	{r7, lr}
 8011752:	b084      	sub	sp, #16
 8011754:	af00      	add	r7, sp, #0
 8011756:	6078      	str	r0, [r7, #4]
			}
		}
	}
#endif
	/* Change to L3(OFF) state */
	core_if->lx_state = DWC_OTG_L3;
 8011758:	687b      	ldr	r3, [r7, #4]
 801175a:	f04f 0203 	mov.w	r2, #3
 801175e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

	gintsts.d32 = 0;
 8011762:	f04f 0300 	mov.w	r3, #0
 8011766:	60fb      	str	r3, [r7, #12]
	gintsts.b.disconnect = 1;
 8011768:	68fb      	ldr	r3, [r7, #12]
 801176a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 801176e:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	685b      	ldr	r3, [r3, #4]
 8011774:	f103 0214 	add.w	r2, r3, #20
 8011778:	68fb      	ldr	r3, [r7, #12]
 801177a:	4610      	mov	r0, r2
 801177c:	4619      	mov	r1, r3
 801177e:	f7f6 fa6d 	bl	8007c5c <DWC_WRITE_REG32>
	return 1;
 8011782:	f04f 0301 	mov.w	r3, #1
}
 8011786:	4618      	mov	r0, r3
 8011788:	f107 0710 	add.w	r7, r7, #16
 801178c:	46bd      	mov	sp, r7
 801178e:	bd80      	pop	{r7, pc}

08011790 <dwc_otg_handle_usb_suspend_intr>:
 *
 * When power management is enabled the core will be put in low power
 * mode.
 */
int32_t dwc_otg_handle_usb_suspend_intr(dwc_otg_core_if_t * core_if)
{
 8011790:	b590      	push	{r4, r7, lr}
 8011792:	b089      	sub	sp, #36	; 0x24
 8011794:	af00      	add	r7, sp, #0
 8011796:	6078      	str	r0, [r7, #4]
	gintsts_data_t gintsts;
	dcfg_data_t dcfg;

	DWC_DEBUGPL(DBG_ANY, "USB SUSPEND\n");

	if (dwc_otg_is_device_mode(core_if)) {
 8011798:	6878      	ldr	r0, [r7, #4]
 801179a:	f7fc fdb5 	bl	800e308 <dwc_otg_is_device_mode>
 801179e:	4603      	mov	r3, r0
 80117a0:	2b00      	cmp	r3, #0
 80117a2:	f000 8109 	beq.w	80119b8 <dwc_otg_handle_usb_suspend_intr+0x228>
		} else {
			DWC_DEBUGPL(DBG_ANY, "disconnect?\n");
		}
#endif
		/* PCD callback for suspend. Release the lock inside of callback function */
		cil_pcd_suspend(core_if);
 80117a6:	6878      	ldr	r0, [r7, #4]
 80117a8:	f7ff f878 	bl	801089c <cil_pcd_suspend>
		if (core_if->power_down == 2)
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80117b2:	2b02      	cmp	r3, #2
 80117b4:	f040 811c 	bne.w	80119f0 <dwc_otg_handle_usb_suspend_intr+0x260>
		{
			dcfg.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dcfg);
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	689b      	ldr	r3, [r3, #8]
 80117bc:	681b      	ldr	r3, [r3, #0]
 80117be:	4618      	mov	r0, r3
 80117c0:	f7f6 fa40 	bl	8007c44 <DWC_READ_REG32>
 80117c4:	4603      	mov	r3, r0
 80117c6:	61bb      	str	r3, [r7, #24]
			DWC_DEBUGPL(DBG_ANY,"lx_state = %08x\n",core_if->lx_state);
			DWC_DEBUGPL(DBG_ANY," device address = %08d\n",dcfg.b.devaddr);

			if (core_if->lx_state != DWC_OTG_L3 && dcfg.b.devaddr) {
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80117ce:	2b03      	cmp	r3, #3
 80117d0:	f000 810e 	beq.w	80119f0 <dwc_otg_handle_usb_suspend_intr+0x260>
 80117d4:	8b3b      	ldrh	r3, [r7, #24]
 80117d6:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80117da:	b29b      	uxth	r3, r3
 80117dc:	2b00      	cmp	r3, #0
 80117de:	f000 8107 	beq.w	80119f0 <dwc_otg_handle_usb_suspend_intr+0x260>

				pcgcctl_data_t pcgcctl = {.d32 = 0 };
 80117e2:	f04f 0300 	mov.w	r3, #0
 80117e6:	617b      	str	r3, [r7, #20]
				gpwrdn_data_t gpwrdn = {.d32 = 0 };
 80117e8:	f04f 0300 	mov.w	r3, #0
 80117ec:	613b      	str	r3, [r7, #16]
				gusbcfg_data_t gusbcfg = {.d32 = 0 };
 80117ee:	f04f 0300 	mov.w	r3, #0
 80117f2:	60fb      	str	r3, [r7, #12]

				/* Change to L2(suspend) state */
				core_if->lx_state = DWC_OTG_L2;
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	f04f 0202 	mov.w	r2, #2
 80117fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

				/* Clear interrupt in gintsts */
				gintsts.d32 = 0;
 80117fe:	f04f 0300 	mov.w	r3, #0
 8011802:	61fb      	str	r3, [r7, #28]
				gintsts.b.usbsuspend = 1;
 8011804:	69fb      	ldr	r3, [r7, #28]
 8011806:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801180a:	61fb      	str	r3, [r7, #28]
				DWC_WRITE_REG32(&core_if->core_global_regs->
 801180c:	687b      	ldr	r3, [r7, #4]
 801180e:	685b      	ldr	r3, [r3, #4]
 8011810:	f103 0214 	add.w	r2, r3, #20
 8011814:	69fb      	ldr	r3, [r7, #28]
 8011816:	4610      	mov	r0, r2
 8011818:	4619      	mov	r1, r3
 801181a:	f7f6 fa1f 	bl	8007c5c <DWC_WRITE_REG32>
						gintsts, gintsts.d32);
				DWC_PRINTF("Start of hibernation completed\n");
				dwc_otg_save_global_regs(core_if);
 801181e:	6878      	ldr	r0, [r7, #4]
 8011820:	f7f8 fa0e 	bl	8009c40 <dwc_otg_save_global_regs>
				dwc_otg_save_dev_regs(core_if);
 8011824:	6878      	ldr	r0, [r7, #4]
 8011826:	f7f8 fadf 	bl	8009de8 <dwc_otg_save_dev_regs>

				gusbcfg.d32 =
				    DWC_READ_REG32(&core_if->core_global_regs->
 801182a:	687b      	ldr	r3, [r7, #4]
 801182c:	685b      	ldr	r3, [r3, #4]
 801182e:	f103 030c 	add.w	r3, r3, #12
 8011832:	4618      	mov	r0, r3
 8011834:	f7f6 fa06 	bl	8007c44 <DWC_READ_REG32>
 8011838:	4603      	mov	r3, r0
						gintsts, gintsts.d32);
				DWC_PRINTF("Start of hibernation completed\n");
				dwc_otg_save_global_regs(core_if);
				dwc_otg_save_dev_regs(core_if);

				gusbcfg.d32 =
 801183a:	60fb      	str	r3, [r7, #12]
				    DWC_READ_REG32(&core_if->core_global_regs->
						   gusbcfg);
				if (gusbcfg.b.ulpi_utmi_sel == 1) {
 801183c:	7b3b      	ldrb	r3, [r7, #12]
 801183e:	f003 0310 	and.w	r3, r3, #16
 8011842:	b2db      	uxtb	r3, r3
 8011844:	2b00      	cmp	r3, #0
 8011846:	d023      	beq.n	8011890 <dwc_otg_handle_usb_suspend_intr+0x100>
					/* ULPI interface */
					/* Suspend the Phy Clock */
					pcgcctl.d32 = 0;
 8011848:	f04f 0300 	mov.w	r3, #0
 801184c:	617b      	str	r3, [r7, #20]
					pcgcctl.b.stoppclk = 1;
 801184e:	697b      	ldr	r3, [r7, #20]
 8011850:	f043 0301 	orr.w	r3, r3, #1
 8011854:	617b      	str	r3, [r7, #20]
					DWC_MODIFY_REG32(core_if->pcgcctl, 0,
 8011856:	687b      	ldr	r3, [r7, #4]
 8011858:	69da      	ldr	r2, [r3, #28]
 801185a:	697b      	ldr	r3, [r7, #20]
 801185c:	4610      	mov	r0, r2
 801185e:	f04f 0100 	mov.w	r1, #0
 8011862:	461a      	mov	r2, r3
 8011864:	f7f6 fa08 	bl	8007c78 <DWC_MODIFY_REG32>
							 pcgcctl.d32);
					dwc_udelay(10);
 8011868:	f04f 000a 	mov.w	r0, #10
 801186c:	f7f6 fa94 	bl	8007d98 <DWC_UDELAY>
					gpwrdn.b.pmuactv = 1;
 8011870:	693b      	ldr	r3, [r7, #16]
 8011872:	f043 0302 	orr.w	r3, r3, #2
 8011876:	613b      	str	r3, [r7, #16]
					DWC_MODIFY_REG32(&core_if->
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	685b      	ldr	r3, [r3, #4]
 801187c:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011880:	693b      	ldr	r3, [r7, #16]
 8011882:	4610      	mov	r0, r2
 8011884:	f04f 0100 	mov.w	r1, #0
 8011888:	461a      	mov	r2, r3
 801188a:	f7f6 f9f5 	bl	8007c78 <DWC_MODIFY_REG32>
 801188e:	e023      	b.n	80118d8 <dwc_otg_handle_usb_suspend_intr+0x148>
							 core_global_regs->
							 gpwrdn, 0, gpwrdn.d32);
				} else {
					/* UTMI+ Interface */
					gpwrdn.b.pmuactv = 1;
 8011890:	693b      	ldr	r3, [r7, #16]
 8011892:	f043 0302 	orr.w	r3, r3, #2
 8011896:	613b      	str	r3, [r7, #16]
					DWC_MODIFY_REG32(&core_if->
 8011898:	687b      	ldr	r3, [r7, #4]
 801189a:	685b      	ldr	r3, [r3, #4]
 801189c:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80118a0:	693b      	ldr	r3, [r7, #16]
 80118a2:	4610      	mov	r0, r2
 80118a4:	f04f 0100 	mov.w	r1, #0
 80118a8:	461a      	mov	r2, r3
 80118aa:	f7f6 f9e5 	bl	8007c78 <DWC_MODIFY_REG32>
							 core_global_regs->
							 gpwrdn, 0, gpwrdn.d32);
					dwc_udelay(10);
 80118ae:	f04f 000a 	mov.w	r0, #10
 80118b2:	f7f6 fa71 	bl	8007d98 <DWC_UDELAY>
					pcgcctl.b.stoppclk = 1;
 80118b6:	697b      	ldr	r3, [r7, #20]
 80118b8:	f043 0301 	orr.w	r3, r3, #1
 80118bc:	617b      	str	r3, [r7, #20]
					DWC_MODIFY_REG32(core_if->pcgcctl, 0,
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	69da      	ldr	r2, [r3, #28]
 80118c2:	697b      	ldr	r3, [r7, #20]
 80118c4:	4610      	mov	r0, r2
 80118c6:	f04f 0100 	mov.w	r1, #0
 80118ca:	461a      	mov	r2, r3
 80118cc:	f7f6 f9d4 	bl	8007c78 <DWC_MODIFY_REG32>
							 pcgcctl.d32);
					dwc_udelay(10);
 80118d0:	f04f 000a 	mov.w	r0, #10
 80118d4:	f7f6 fa60 	bl	8007d98 <DWC_UDELAY>
				}

				/* Set flag to indicate that we are in hibernation */
				core_if->hibernation_suspend = 1;
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	f04f 0201 	mov.w	r2, #1
 80118de:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
				/* Enable interrupts from wake up logic */
				gpwrdn.d32 = 0;
 80118e2:	f04f 0300 	mov.w	r3, #0
 80118e6:	613b      	str	r3, [r7, #16]
				gpwrdn.b.pmuintsel = 1;
 80118e8:	693b      	ldr	r3, [r7, #16]
 80118ea:	f043 0301 	orr.w	r3, r3, #1
 80118ee:	613b      	str	r3, [r7, #16]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	685b      	ldr	r3, [r3, #4]
 80118f4:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80118f8:	693b      	ldr	r3, [r7, #16]
 80118fa:	4610      	mov	r0, r2
 80118fc:	f04f 0100 	mov.w	r1, #0
 8011900:	461a      	mov	r2, r3
 8011902:	f7f6 f9b9 	bl	8007c78 <DWC_MODIFY_REG32>
						 gpwrdn, 0, gpwrdn.d32);
				dwc_udelay(10);
 8011906:	f04f 000a 	mov.w	r0, #10
 801190a:	f7f6 fa45 	bl	8007d98 <DWC_UDELAY>

				/* Unmask device mode interrupts in GPWRDN */
				gpwrdn.d32 = 0;
 801190e:	f04f 0300 	mov.w	r3, #0
 8011912:	613b      	str	r3, [r7, #16]
				gpwrdn.b.rst_det_msk = 1;
 8011914:	693b      	ldr	r3, [r7, #16]
 8011916:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 801191a:	613b      	str	r3, [r7, #16]
				gpwrdn.b.lnstchng_msk = 1;
 801191c:	693b      	ldr	r3, [r7, #16]
 801191e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8011922:	613b      	str	r3, [r7, #16]
				gpwrdn.b.sts_chngint_msk = 1;
 8011924:	693b      	ldr	r3, [r7, #16]
 8011926:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 801192a:	613b      	str	r3, [r7, #16]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 801192c:	687b      	ldr	r3, [r7, #4]
 801192e:	685b      	ldr	r3, [r3, #4]
 8011930:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011934:	693b      	ldr	r3, [r7, #16]
 8011936:	4610      	mov	r0, r2
 8011938:	f04f 0100 	mov.w	r1, #0
 801193c:	461a      	mov	r2, r3
 801193e:	f7f6 f99b 	bl	8007c78 <DWC_MODIFY_REG32>
						 gpwrdn, 0, gpwrdn.d32);
				dwc_udelay(10);
 8011942:	f04f 000a 	mov.w	r0, #10
 8011946:	f7f6 fa27 	bl	8007d98 <DWC_UDELAY>

				/* Enable Power Down Clamp */
				gpwrdn.d32 = 0;
 801194a:	f04f 0300 	mov.w	r3, #0
 801194e:	613b      	str	r3, [r7, #16]
				gpwrdn.b.pwrdnclmp = 1;
 8011950:	693b      	ldr	r3, [r7, #16]
 8011952:	f043 0308 	orr.w	r3, r3, #8
 8011956:	613b      	str	r3, [r7, #16]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	685b      	ldr	r3, [r3, #4]
 801195c:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011960:	693b      	ldr	r3, [r7, #16]
 8011962:	4610      	mov	r0, r2
 8011964:	f04f 0100 	mov.w	r1, #0
 8011968:	461a      	mov	r2, r3
 801196a:	f7f6 f985 	bl	8007c78 <DWC_MODIFY_REG32>
						 gpwrdn, 0, gpwrdn.d32);
				dwc_udelay(10);
 801196e:	f04f 000a 	mov.w	r0, #10
 8011972:	f7f6 fa11 	bl	8007d98 <DWC_UDELAY>

				/* Switch off VDD */
				gpwrdn.d32 = 0;
 8011976:	f04f 0300 	mov.w	r3, #0
 801197a:	613b      	str	r3, [r7, #16]
				gpwrdn.b.pwrdnswtch = 1;
 801197c:	693b      	ldr	r3, [r7, #16]
 801197e:	f043 0320 	orr.w	r3, r3, #32
 8011982:	613b      	str	r3, [r7, #16]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	685b      	ldr	r3, [r3, #4]
 8011988:	f103 0258 	add.w	r2, r3, #88	; 0x58
 801198c:	693b      	ldr	r3, [r7, #16]
 801198e:	4610      	mov	r0, r2
 8011990:	f04f 0100 	mov.w	r1, #0
 8011994:	461a      	mov	r2, r3
 8011996:	f7f6 f96f 	bl	8007c78 <DWC_MODIFY_REG32>
						 gpwrdn, 0, gpwrdn.d32);

				/* Save gpwrdn register for further usage if stschng interrupt */
				core_if->gr_backup->gpwrdn_local =
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
							DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	685b      	ldr	r3, [r3, #4]
 80119a4:	f103 0358 	add.w	r3, r3, #88	; 0x58
 80119a8:	4618      	mov	r0, r3
 80119aa:	f7f6 f94b 	bl	8007c44 <DWC_READ_REG32>
 80119ae:	4603      	mov	r3, r0
				gpwrdn.b.pwrdnswtch = 1;
				DWC_MODIFY_REG32(&core_if->core_global_regs->
						 gpwrdn, 0, gpwrdn.d32);

				/* Save gpwrdn register for further usage if stschng interrupt */
				core_if->gr_backup->gpwrdn_local =
 80119b0:	64a3      	str	r3, [r4, #72]	; 0x48
							DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
				DWC_PRINTF("Hibernation completed\n");

				return 1;
 80119b2:	f04f 0301 	mov.w	r3, #1
 80119b6:	e032      	b.n	8011a1e <dwc_otg_handle_usb_suspend_intr+0x28e>
			}
		}
	} else {
		if (core_if->op_state == A_PERIPHERAL) {
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80119be:	2b03      	cmp	r3, #3
 80119c0:	d116      	bne.n	80119f0 <dwc_otg_handle_usb_suspend_intr+0x260>
			DWC_DEBUGPL(DBG_ANY, "a_peripheral->a_host\n");
			/* Clear the a_peripheral flag, back to a_host. */
			DWC_SPINUNLOCK(core_if->lock);
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 80119c8:	4618      	mov	r0, r3
 80119ca:	f7f6 f989 	bl	8007ce0 <DWC_SPINUNLOCK>
			cil_pcd_stop(core_if);
 80119ce:	6878      	ldr	r0, [r7, #4]
 80119d0:	f7fe ff4a 	bl	8010868 <cil_pcd_stop>
			cil_hcd_start(core_if);
 80119d4:	6878      	ldr	r0, [r7, #4]
 80119d6:	f7fe fec5 	bl	8010764 <cil_hcd_start>
			DWC_SPINLOCK(core_if->lock);
 80119da:	687b      	ldr	r3, [r7, #4]
 80119dc:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 80119e0:	4618      	mov	r0, r3
 80119e2:	f7f6 f973 	bl	8007ccc <DWC_SPINLOCK>
			core_if->op_state = A_HOST;
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	f04f 0201 	mov.w	r2, #1
 80119ec:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
		}
	}

	/* Change to L2(suspend) state */
	core_if->lx_state = DWC_OTG_L2;
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	f04f 0202 	mov.w	r2, #2
 80119f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

	/* Clear interrupt */
	gintsts.d32 = 0;
 80119fa:	f04f 0300 	mov.w	r3, #0
 80119fe:	61fb      	str	r3, [r7, #28]
	gintsts.b.usbsuspend = 1;
 8011a00:	69fb      	ldr	r3, [r7, #28]
 8011a02:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8011a06:	61fb      	str	r3, [r7, #28]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	685b      	ldr	r3, [r3, #4]
 8011a0c:	f103 0214 	add.w	r2, r3, #20
 8011a10:	69fb      	ldr	r3, [r7, #28]
 8011a12:	4610      	mov	r0, r2
 8011a14:	4619      	mov	r1, r3
 8011a16:	f7f6 f921 	bl	8007c5c <DWC_WRITE_REG32>

	return 1;
 8011a1a:	f04f 0301 	mov.w	r3, #1
}
 8011a1e:	4618      	mov	r0, r3
 8011a20:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8011a24:	46bd      	mov	sp, r7
 8011a26:	bd90      	pop	{r4, r7, pc}

08011a28 <dwc_otg_read_common_intr>:

/**
 * This function returns the Core Interrupt register.
 */
static inline uint32_t dwc_otg_read_common_intr(dwc_otg_core_if_t * core_if)
{
 8011a28:	b580      	push	{r7, lr}
 8011a2a:	b086      	sub	sp, #24
 8011a2c:	af00      	add	r7, sp, #0
 8011a2e:	6078      	str	r0, [r7, #4]
	gintsts_data_t gintsts;
	gintmsk_data_t gintmsk;
	
	gintmsk_data_t gintmsk_common = {.d32 = 0 };
 8011a30:	f04f 0300 	mov.w	r3, #0
 8011a34:	60fb      	str	r3, [r7, #12]

	gintmsk_common.b.wkupintr = 1;
 8011a36:	68fb      	ldr	r3, [r7, #12]
 8011a38:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8011a3c:	60fb      	str	r3, [r7, #12]
	gintmsk_common.b.sessreqintr = 1;
 8011a3e:	68fb      	ldr	r3, [r7, #12]
 8011a40:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8011a44:	60fb      	str	r3, [r7, #12]
	gintmsk_common.b.conidstschng = 1;
 8011a46:	68fb      	ldr	r3, [r7, #12]
 8011a48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011a4c:	60fb      	str	r3, [r7, #12]
	gintmsk_common.b.otgintr = 1;
 8011a4e:	68fb      	ldr	r3, [r7, #12]
 8011a50:	f043 0304 	orr.w	r3, r3, #4
 8011a54:	60fb      	str	r3, [r7, #12]
	gintmsk_common.b.modemismatch = 1;
 8011a56:	68fb      	ldr	r3, [r7, #12]
 8011a58:	f043 0302 	orr.w	r3, r3, #2
 8011a5c:	60fb      	str	r3, [r7, #12]
	gintmsk_common.b.disconnect = 1;
 8011a5e:	68fb      	ldr	r3, [r7, #12]
 8011a60:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8011a64:	60fb      	str	r3, [r7, #12]
	gintmsk_common.b.usbsuspend = 1;
 8011a66:	68fb      	ldr	r3, [r7, #12]
 8011a68:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8011a6c:	60fb      	str	r3, [r7, #12]
#ifdef CONFIG_USB_DWC_OTG_LPM
	gintmsk_common.b.lpmtranrcvd = 1;
#endif
	gintmsk_common.b.restoredone = 1;
 8011a6e:	68fb      	ldr	r3, [r7, #12]
 8011a70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011a74:	60fb      	str	r3, [r7, #12]
	/** @todo: The port interrupt occurs while in device
         * mode. Added code to CIL to clear the interrupt for now!
         */
	gintmsk_common.b.portintr = 1;
 8011a76:	68fb      	ldr	r3, [r7, #12]
 8011a78:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8011a7c:	60fb      	str	r3, [r7, #12]

	gintsts.d32 = DWC_READ_REG32(&core_if->core_global_regs->gintsts);
 8011a7e:	687b      	ldr	r3, [r7, #4]
 8011a80:	685b      	ldr	r3, [r3, #4]
 8011a82:	f103 0314 	add.w	r3, r3, #20
 8011a86:	4618      	mov	r0, r3
 8011a88:	f7f6 f8dc 	bl	8007c44 <DWC_READ_REG32>
 8011a8c:	4603      	mov	r3, r0
 8011a8e:	617b      	str	r3, [r7, #20]
	gintmsk.d32 = DWC_READ_REG32(&core_if->core_global_regs->gintmsk);
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	685b      	ldr	r3, [r3, #4]
 8011a94:	f103 0318 	add.w	r3, r3, #24
 8011a98:	4618      	mov	r0, r3
 8011a9a:	f7f6 f8d3 	bl	8007c44 <DWC_READ_REG32>
 8011a9e:	4603      	mov	r3, r0
 8011aa0:	613b      	str	r3, [r7, #16]
		DWC_DEBUGPL(DBG_ANY, "gintsts=%08x  gintmsk=%08x\n",
			    gintsts.d32, gintmsk.d32);
	}
#endif

	return ((gintsts.d32 & gintmsk.d32) & gintmsk_common.d32);
 8011aa2:	697a      	ldr	r2, [r7, #20]
 8011aa4:	693b      	ldr	r3, [r7, #16]
 8011aa6:	401a      	ands	r2, r3
 8011aa8:	68fb      	ldr	r3, [r7, #12]
 8011aaa:	4013      	ands	r3, r2

}
 8011aac:	4618      	mov	r0, r3
 8011aae:	f107 0718 	add.w	r7, r7, #24
 8011ab2:	46bd      	mov	sp, r7
 8011ab4:	bd80      	pop	{r7, pc}
 8011ab6:	bf00      	nop

08011ab8 <dwc_otg_handle_common_intr>:
 * - LPM Transaction Received Interrupt
 * - ADP Transaction Received Interrupt
 *
 */
int32_t dwc_otg_handle_common_intr(dwc_otg_core_if_t * core_if)
{
 8011ab8:	b580      	push	{r7, lr}
 8011aba:	b08c      	sub	sp, #48	; 0x30
 8011abc:	af00      	add	r7, sp, #0
 8011abe:	6078      	str	r0, [r7, #4]
	int retval = 0;
 8011ac0:	f04f 0300 	mov.w	r3, #0
 8011ac4:	62fb      	str	r3, [r7, #44]	; 0x2c
	gintsts_data_t gintsts;

	gpwrdn_data_t gpwrdn = {.d32 = 0 };
 8011ac6:	f04f 0300 	mov.w	r3, #0
 8011aca:	627b      	str	r3, [r7, #36]	; 0x24

	if (core_if->lock)
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8011ad2:	2b00      	cmp	r3, #0
 8011ad4:	d005      	beq.n	8011ae2 <dwc_otg_handle_common_intr+0x2a>
		DWC_SPINLOCK(core_if->lock);
 8011ad6:	687b      	ldr	r3, [r7, #4]
 8011ad8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8011adc:	4618      	mov	r0, r3
 8011ade:	f7f6 f8f5 	bl	8007ccc <DWC_SPINLOCK>

	if (core_if->hibernation_suspend <= 0) {
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8011ae8:	2b00      	cmp	r3, #0
 8011aea:	f300 80b0 	bgt.w	8011c4e <dwc_otg_handle_common_intr+0x196>
		gintsts.d32 = dwc_otg_read_common_intr(core_if);
 8011aee:	6878      	ldr	r0, [r7, #4]
 8011af0:	f7ff ff9a 	bl	8011a28 <dwc_otg_read_common_intr>
 8011af4:	4603      	mov	r3, r0
 8011af6:	62bb      	str	r3, [r7, #40]	; 0x28

		if (gintsts.b.modemismatch) {
 8011af8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8011afc:	f003 0302 	and.w	r3, r3, #2
 8011b00:	b2db      	uxtb	r3, r3
 8011b02:	2b00      	cmp	r3, #0
 8011b04:	d006      	beq.n	8011b14 <dwc_otg_handle_common_intr+0x5c>
			retval |= dwc_otg_handle_mode_mismatch_intr(core_if);
 8011b06:	6878      	ldr	r0, [r7, #4]
 8011b08:	f7fe fefc 	bl	8010904 <dwc_otg_handle_mode_mismatch_intr>
 8011b0c:	4603      	mov	r3, r0
 8011b0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011b10:	4313      	orrs	r3, r2
 8011b12:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gintsts.b.otgintr) {
 8011b14:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8011b18:	f003 0304 	and.w	r3, r3, #4
 8011b1c:	b2db      	uxtb	r3, r3
 8011b1e:	2b00      	cmp	r3, #0
 8011b20:	d006      	beq.n	8011b30 <dwc_otg_handle_common_intr+0x78>
			retval |= dwc_otg_handle_otg_intr(core_if);
 8011b22:	6878      	ldr	r0, [r7, #4]
 8011b24:	f7fe ff0a 	bl	801093c <dwc_otg_handle_otg_intr>
 8011b28:	4603      	mov	r3, r0
 8011b2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011b2c:	4313      	orrs	r3, r2
 8011b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gintsts.b.conidstschng) {
 8011b30:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8011b34:	f003 0310 	and.w	r3, r3, #16
 8011b38:	b2db      	uxtb	r3, r3
 8011b3a:	2b00      	cmp	r3, #0
 8011b3c:	d006      	beq.n	8011b4c <dwc_otg_handle_common_intr+0x94>
			retval |= dwc_otg_handle_conn_id_status_change_intr(core_if);
 8011b3e:	6878      	ldr	r0, [r7, #4]
 8011b40:	f7ff f8de 	bl	8010d00 <dwc_otg_handle_conn_id_status_change_intr>
 8011b44:	4603      	mov	r3, r0
 8011b46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011b48:	4313      	orrs	r3, r2
 8011b4a:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gintsts.b.disconnect) {
 8011b4c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8011b50:	f003 0320 	and.w	r3, r3, #32
 8011b54:	b2db      	uxtb	r3, r3
 8011b56:	2b00      	cmp	r3, #0
 8011b58:	d006      	beq.n	8011b68 <dwc_otg_handle_common_intr+0xb0>
			retval |= dwc_otg_handle_disconnect_intr(core_if);
 8011b5a:	6878      	ldr	r0, [r7, #4]
 8011b5c:	f7ff fdf8 	bl	8011750 <dwc_otg_handle_disconnect_intr>
 8011b60:	4603      	mov	r3, r0
 8011b62:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011b64:	4313      	orrs	r3, r2
 8011b66:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gintsts.b.sessreqintr) {
 8011b68:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8011b6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011b70:	b2db      	uxtb	r3, r3
 8011b72:	2b00      	cmp	r3, #0
 8011b74:	d006      	beq.n	8011b84 <dwc_otg_handle_common_intr+0xcc>
			retval |= dwc_otg_handle_session_req_intr(core_if);
 8011b76:	6878      	ldr	r0, [r7, #4]
 8011b78:	f7ff f90a 	bl	8010d90 <dwc_otg_handle_session_req_intr>
 8011b7c:	4603      	mov	r3, r0
 8011b7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011b80:	4313      	orrs	r3, r2
 8011b82:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gintsts.b.wkupintr) {
 8011b84:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8011b88:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8011b8c:	b2db      	uxtb	r3, r3
 8011b8e:	2b00      	cmp	r3, #0
 8011b90:	d006      	beq.n	8011ba0 <dwc_otg_handle_common_intr+0xe8>
			retval |= dwc_otg_handle_wakeup_detected_intr(core_if);
 8011b92:	6878      	ldr	r0, [r7, #4]
 8011b94:	f7ff f958 	bl	8010e48 <dwc_otg_handle_wakeup_detected_intr>
 8011b98:	4603      	mov	r3, r0
 8011b9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011b9c:	4313      	orrs	r3, r2
 8011b9e:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gintsts.b.usbsuspend) {
 8011ba0:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8011ba4:	f003 0308 	and.w	r3, r3, #8
 8011ba8:	b2db      	uxtb	r3, r3
 8011baa:	2b00      	cmp	r3, #0
 8011bac:	d006      	beq.n	8011bbc <dwc_otg_handle_common_intr+0x104>
			retval |= dwc_otg_handle_usb_suspend_intr(core_if);
 8011bae:	6878      	ldr	r0, [r7, #4]
 8011bb0:	f7ff fdee 	bl	8011790 <dwc_otg_handle_usb_suspend_intr>
 8011bb4:	4603      	mov	r3, r0
 8011bb6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011bb8:	4313      	orrs	r3, r2
 8011bba:	62fb      	str	r3, [r7, #44]	; 0x2c
#ifdef CONFIG_USB_DWC_OTG_LPM
		if (gintsts.b.lpmtranrcvd) {
			retval |= dwc_otg_handle_lpm_intr(core_if);
		}
#endif
		if (gintsts.b.restoredone) {
 8011bbc:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8011bc0:	f003 0301 	and.w	r3, r3, #1
 8011bc4:	b2db      	uxtb	r3, r3
 8011bc6:	2b00      	cmp	r3, #0
 8011bc8:	d01d      	beq.n	8011c06 <dwc_otg_handle_common_intr+0x14e>
			gintsts.d32 = 0;
 8011bca:	f04f 0300 	mov.w	r3, #0
 8011bce:	62bb      	str	r3, [r7, #40]	; 0x28
	                if (core_if->power_down == 2)
 8011bd0:	687b      	ldr	r3, [r7, #4]
 8011bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011bd6:	2b02      	cmp	r3, #2
 8011bd8:	d104      	bne.n	8011be4 <dwc_otg_handle_common_intr+0x12c>
				core_if->hibernation_suspend = -1;
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8011be0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
			gintsts.b.restoredone = 1;
 8011be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011be6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011bea:	62bb      	str	r3, [r7, #40]	; 0x28
			DWC_WRITE_REG32(&core_if->core_global_regs->gintsts,gintsts.d32);
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	685b      	ldr	r3, [r3, #4]
 8011bf0:	f103 0214 	add.w	r2, r3, #20
 8011bf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011bf6:	4610      	mov	r0, r2
 8011bf8:	4619      	mov	r1, r3
 8011bfa:	f7f6 f82f 	bl	8007c5c <DWC_WRITE_REG32>
			DWC_PRINTF(" --Restore done interrupt received-- \n");
			retval |= 1;
 8011bfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c00:	f043 0301 	orr.w	r3, r3, #1
 8011c04:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gintsts.b.portintr && dwc_otg_is_device_mode(core_if)) {
 8011c06:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8011c0a:	f003 0301 	and.w	r3, r3, #1
 8011c0e:	b2db      	uxtb	r3, r3
 8011c10:	2b00      	cmp	r3, #0
 8011c12:	f000 8128 	beq.w	8011e66 <dwc_otg_handle_common_intr+0x3ae>
 8011c16:	6878      	ldr	r0, [r7, #4]
 8011c18:	f7fc fb76 	bl	800e308 <dwc_otg_is_device_mode>
 8011c1c:	4603      	mov	r3, r0
 8011c1e:	2b00      	cmp	r3, #0
 8011c20:	f000 8121 	beq.w	8011e66 <dwc_otg_handle_common_intr+0x3ae>
			/* The port interrupt occurs while in device mode with HPRT0
			 * Port Enable/Disable.
			 */
			gintsts.d32 = 0;
 8011c24:	f04f 0300 	mov.w	r3, #0
 8011c28:	62bb      	str	r3, [r7, #40]	; 0x28
			gintsts.b.portintr = 1;
 8011c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c2c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8011c30:	62bb      	str	r3, [r7, #40]	; 0x28
			DWC_WRITE_REG32(&core_if->core_global_regs->gintsts,gintsts.d32);
 8011c32:	687b      	ldr	r3, [r7, #4]
 8011c34:	685b      	ldr	r3, [r3, #4]
 8011c36:	f103 0214 	add.w	r2, r3, #20
 8011c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c3c:	4610      	mov	r0, r2
 8011c3e:	4619      	mov	r1, r3
 8011c40:	f7f6 f80c 	bl	8007c5c <DWC_WRITE_REG32>
			retval |= 1;
 8011c44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c46:	f043 0301 	orr.w	r3, r3, #1
 8011c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011c4c:	e10b      	b.n	8011e66 <dwc_otg_handle_common_intr+0x3ae>

		}
	} else {
		gpwrdn.d32 = DWC_READ_REG32(&core_if->core_global_regs->gpwrdn);
 8011c4e:	687b      	ldr	r3, [r7, #4]
 8011c50:	685b      	ldr	r3, [r3, #4]
 8011c52:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8011c56:	4618      	mov	r0, r3
 8011c58:	f7f5 fff4 	bl	8007c44 <DWC_READ_REG32>
 8011c5c:	4603      	mov	r3, r0
 8011c5e:	627b      	str	r3, [r7, #36]	; 0x24
		DWC_DEBUGPL(DBG_ANY, "gpwrdn=%08x\n", gpwrdn.d32);

		if (gpwrdn.b.disconn_det && gpwrdn.b.disconn_det_msk) {
 8011c60:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8011c64:	f003 0308 	and.w	r3, r3, #8
 8011c68:	b2db      	uxtb	r3, r3
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	d026      	beq.n	8011cbc <dwc_otg_handle_common_intr+0x204>
 8011c6e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8011c72:	f003 0310 	and.w	r3, r3, #16
 8011c76:	b2db      	uxtb	r3, r3
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d01f      	beq.n	8011cbc <dwc_otg_handle_common_intr+0x204>
			CLEAR_GPWRDN_INTR(core_if, disconn_det);
 8011c7c:	f04f 0300 	mov.w	r3, #0
 8011c80:	623b      	str	r3, [r7, #32]
 8011c82:	6a3b      	ldr	r3, [r7, #32]
 8011c84:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8011c88:	623b      	str	r3, [r7, #32]
 8011c8a:	687b      	ldr	r3, [r7, #4]
 8011c8c:	685b      	ldr	r3, [r3, #4]
 8011c8e:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011c92:	6a3b      	ldr	r3, [r7, #32]
 8011c94:	4610      	mov	r0, r2
 8011c96:	f04f 0100 	mov.w	r1, #0
 8011c9a:	461a      	mov	r2, r3
 8011c9c:	f7f5 ffec 	bl	8007c78 <DWC_MODIFY_REG32>
			if (gpwrdn.b.linestate == 0) {
 8011ca0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011ca4:	f003 0318 	and.w	r3, r3, #24
 8011ca8:	b2db      	uxtb	r3, r3
 8011caa:	2b00      	cmp	r3, #0
 8011cac:	d102      	bne.n	8011cb4 <dwc_otg_handle_common_intr+0x1fc>
				dwc_otg_handle_pwrdn_disconnect_intr(core_if);
 8011cae:	6878      	ldr	r0, [r7, #4]
 8011cb0:	f7ff f966 	bl	8010f80 <dwc_otg_handle_pwrdn_disconnect_intr>
			} else {
				DWC_PRINTF("Disconnect detected while linestate is not 0\n");
			}

			retval |= 1;
 8011cb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011cb6:	f043 0301 	orr.w	r3, r3, #1
 8011cba:	62fb      	str	r3, [r7, #44]	; 0x2c
		}

		if (gpwrdn.b.lnstschng && gpwrdn.b.lnstchng_msk) {
 8011cbc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8011cc0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8011cc4:	b2db      	uxtb	r3, r3
 8011cc6:	2b00      	cmp	r3, #0
 8011cc8:	d02d      	beq.n	8011d26 <dwc_otg_handle_common_intr+0x26e>
 8011cca:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8011cce:	f003 0301 	and.w	r3, r3, #1
 8011cd2:	b2db      	uxtb	r3, r3
 8011cd4:	2b00      	cmp	r3, #0
 8011cd6:	d026      	beq.n	8011d26 <dwc_otg_handle_common_intr+0x26e>
			CLEAR_GPWRDN_INTR(core_if, lnstschng);
 8011cd8:	f04f 0300 	mov.w	r3, #0
 8011cdc:	61fb      	str	r3, [r7, #28]
 8011cde:	69fb      	ldr	r3, [r7, #28]
 8011ce0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011ce4:	61fb      	str	r3, [r7, #28]
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	685b      	ldr	r3, [r3, #4]
 8011cea:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011cee:	69fb      	ldr	r3, [r7, #28]
 8011cf0:	4610      	mov	r0, r2
 8011cf2:	f04f 0100 	mov.w	r1, #0
 8011cf6:	461a      	mov	r2, r3
 8011cf8:	f7f5 ffbe 	bl	8007c78 <DWC_MODIFY_REG32>
			/* remote wakeup from hibernation */
			if (gpwrdn.b.linestate == 2 || gpwrdn.b.linestate == 1) {
 8011cfc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011d00:	f003 0318 	and.w	r3, r3, #24
 8011d04:	b2db      	uxtb	r3, r3
 8011d06:	2b10      	cmp	r3, #16
 8011d08:	d006      	beq.n	8011d18 <dwc_otg_handle_common_intr+0x260>
 8011d0a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011d0e:	f003 0318 	and.w	r3, r3, #24
 8011d12:	b2db      	uxtb	r3, r3
 8011d14:	2b08      	cmp	r3, #8
 8011d16:	d102      	bne.n	8011d1e <dwc_otg_handle_common_intr+0x266>
				dwc_otg_handle_pwrdn_wakeup_detected_intr(core_if);
 8011d18:	6878      	ldr	r0, [r7, #4]
 8011d1a:	f7ff f9f5 	bl	8011108 <dwc_otg_handle_pwrdn_wakeup_detected_intr>
			} else {
				DWC_PRINTF("gpwrdn.linestate = %d\n", gpwrdn.b.linestate);
			}
			retval |= 1;
 8011d1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d20:	f043 0301 	orr.w	r3, r3, #1
 8011d24:	62fb      	str	r3, [r7, #44]	; 0x2c

		}
		if (gpwrdn.b.rst_det && gpwrdn.b.rst_det_msk) {
 8011d26:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8011d2a:	f003 0302 	and.w	r3, r3, #2
 8011d2e:	b2db      	uxtb	r3, r3
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	d02a      	beq.n	8011d8a <dwc_otg_handle_common_intr+0x2d2>
 8011d34:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8011d38:	f003 0304 	and.w	r3, r3, #4
 8011d3c:	b2db      	uxtb	r3, r3
 8011d3e:	2b00      	cmp	r3, #0
 8011d40:	d023      	beq.n	8011d8a <dwc_otg_handle_common_intr+0x2d2>
			CLEAR_GPWRDN_INTR(core_if, rst_det);
 8011d42:	f04f 0300 	mov.w	r3, #0
 8011d46:	61bb      	str	r3, [r7, #24]
 8011d48:	69bb      	ldr	r3, [r7, #24]
 8011d4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8011d4e:	61bb      	str	r3, [r7, #24]
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	685b      	ldr	r3, [r3, #4]
 8011d54:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011d58:	69bb      	ldr	r3, [r7, #24]
 8011d5a:	4610      	mov	r0, r2
 8011d5c:	f04f 0100 	mov.w	r1, #0
 8011d60:	461a      	mov	r2, r3
 8011d62:	f7f5 ff89 	bl	8007c78 <DWC_MODIFY_REG32>
			if (gpwrdn.b.linestate == 0) {
 8011d66:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011d6a:	f003 0318 	and.w	r3, r3, #24
 8011d6e:	b2db      	uxtb	r3, r3
 8011d70:	2b00      	cmp	r3, #0
 8011d72:	d10a      	bne.n	8011d8a <dwc_otg_handle_common_intr+0x2d2>
				DWC_PRINTF("Reset detected\n");
				retval |= dwc_otg_device_hibernation_restore(core_if, 0, 1);
 8011d74:	6878      	ldr	r0, [r7, #4]
 8011d76:	f04f 0100 	mov.w	r1, #0
 8011d7a:	f04f 0201 	mov.w	r2, #1
 8011d7e:	f7f7 fbab 	bl	80094d8 <dwc_otg_device_hibernation_restore>
 8011d82:	4603      	mov	r3, r0
 8011d84:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011d86:	4313      	orrs	r3, r2
 8011d88:	62fb      	str	r3, [r7, #44]	; 0x2c
			}
		}
		if (gpwrdn.b.adp_int) {
 8011d8a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011d8e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8011d92:	b2db      	uxtb	r3, r3
 8011d94:	2b00      	cmp	r3, #0
 8011d96:	d018      	beq.n	8011dca <dwc_otg_handle_common_intr+0x312>
			CLEAR_GPWRDN_INTR(core_if, adp_int);
 8011d98:	f04f 0300 	mov.w	r3, #0
 8011d9c:	617b      	str	r3, [r7, #20]
 8011d9e:	697b      	ldr	r3, [r7, #20]
 8011da0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8011da4:	617b      	str	r3, [r7, #20]
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	685b      	ldr	r3, [r3, #4]
 8011daa:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011dae:	697b      	ldr	r3, [r7, #20]
 8011db0:	4610      	mov	r0, r2
 8011db2:	f04f 0100 	mov.w	r1, #0
 8011db6:	461a      	mov	r2, r3
 8011db8:	f7f5 ff5e 	bl	8007c78 <DWC_MODIFY_REG32>
			dwc_otg_adp_handle_intr(core_if);
 8011dbc:	6878      	ldr	r0, [r7, #4]
 8011dbe:	f7f7 f805 	bl	8008dcc <dwc_otg_adp_handle_intr>
			retval |= 1;
 8011dc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011dc4:	f043 0301 	orr.w	r3, r3, #1
 8011dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gpwrdn.b.srp_det && gpwrdn.b.srp_det_msk) {
 8011dca:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8011dce:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8011dd2:	b2db      	uxtb	r3, r3
 8011dd4:	2b00      	cmp	r3, #0
 8011dd6:	d01f      	beq.n	8011e18 <dwc_otg_handle_common_intr+0x360>
 8011dd8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011ddc:	f003 0301 	and.w	r3, r3, #1
 8011de0:	b2db      	uxtb	r3, r3
 8011de2:	2b00      	cmp	r3, #0
 8011de4:	d018      	beq.n	8011e18 <dwc_otg_handle_common_intr+0x360>
			CLEAR_GPWRDN_INTR(core_if, srp_det);
 8011de6:	f04f 0300 	mov.w	r3, #0
 8011dea:	613b      	str	r3, [r7, #16]
 8011dec:	693b      	ldr	r3, [r7, #16]
 8011dee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011df2:	613b      	str	r3, [r7, #16]
 8011df4:	687b      	ldr	r3, [r7, #4]
 8011df6:	685b      	ldr	r3, [r3, #4]
 8011df8:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011dfc:	693b      	ldr	r3, [r7, #16]
 8011dfe:	4610      	mov	r0, r2
 8011e00:	f04f 0100 	mov.w	r1, #0
 8011e04:	461a      	mov	r2, r3
 8011e06:	f7f5 ff37 	bl	8007c78 <DWC_MODIFY_REG32>
			dwc_otg_handle_pwrdn_srp_intr(core_if);
 8011e0a:	6878      	ldr	r0, [r7, #4]
 8011e0c:	f7ff fbc2 	bl	8011594 <dwc_otg_handle_pwrdn_srp_intr>
			retval |= 1;
 8011e10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e12:	f043 0301 	orr.w	r3, r3, #1
 8011e16:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (gpwrdn.b.sts_chngint && gpwrdn.b.sts_chngint_msk) {
 8011e18:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011e1c:	f003 0302 	and.w	r3, r3, #2
 8011e20:	b2db      	uxtb	r3, r3
 8011e22:	2b00      	cmp	r3, #0
 8011e24:	d01f      	beq.n	8011e66 <dwc_otg_handle_common_intr+0x3ae>
 8011e26:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011e2a:	f003 0304 	and.w	r3, r3, #4
 8011e2e:	b2db      	uxtb	r3, r3
 8011e30:	2b00      	cmp	r3, #0
 8011e32:	d018      	beq.n	8011e66 <dwc_otg_handle_common_intr+0x3ae>
			CLEAR_GPWRDN_INTR(core_if, sts_chngint);
 8011e34:	f04f 0300 	mov.w	r3, #0
 8011e38:	60fb      	str	r3, [r7, #12]
 8011e3a:	68fb      	ldr	r3, [r7, #12]
 8011e3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8011e40:	60fb      	str	r3, [r7, #12]
 8011e42:	687b      	ldr	r3, [r7, #4]
 8011e44:	685b      	ldr	r3, [r3, #4]
 8011e46:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8011e4a:	68fb      	ldr	r3, [r7, #12]
 8011e4c:	4610      	mov	r0, r2
 8011e4e:	f04f 0100 	mov.w	r1, #0
 8011e52:	461a      	mov	r2, r3
 8011e54:	f7f5 ff10 	bl	8007c78 <DWC_MODIFY_REG32>
			dwc_otg_handle_pwrdn_stschng_intr(core_if);
 8011e58:	6878      	ldr	r0, [r7, #4]
 8011e5a:	f7ff fb57 	bl	801150c <dwc_otg_handle_pwrdn_stschng_intr>

			retval |= 1;
 8011e5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e60:	f043 0301 	orr.w	r3, r3, #1
 8011e64:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
	}
	if (core_if->lock)
 8011e66:	687b      	ldr	r3, [r7, #4]
 8011e68:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8011e6c:	2b00      	cmp	r3, #0
 8011e6e:	d005      	beq.n	8011e7c <dwc_otg_handle_common_intr+0x3c4>
		DWC_SPINUNLOCK(core_if->lock);
 8011e70:	687b      	ldr	r3, [r7, #4]
 8011e72:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8011e76:	4618      	mov	r0, r3
 8011e78:	f7f5 ff32 	bl	8007ce0 <DWC_SPINUNLOCK>

	return retval;
 8011e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8011e7e:	4618      	mov	r0, r3
 8011e80:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8011e84:	46bd      	mov	sp, r7
 8011e86:	bd80      	pop	{r7, pc}

08011e88 <cil_pcd_start>:
/** Start the PCD.  Helper function for using the PCD callbacks.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static inline void cil_pcd_start(dwc_otg_core_if_t * core_if)
{
 8011e88:	b580      	push	{r7, lr}
 8011e8a:	b082      	sub	sp, #8
 8011e8c:	af00      	add	r7, sp, #0
 8011e8e:	6078      	str	r0, [r7, #4]
	if (core_if->pcd_cb && core_if->pcd_cb->start) {
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011e94:	2b00      	cmp	r3, #0
 8011e96:	d00c      	beq.n	8011eb2 <cil_pcd_start+0x2a>
 8011e98:	687b      	ldr	r3, [r7, #4]
 8011e9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011e9c:	681b      	ldr	r3, [r3, #0]
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	d007      	beq.n	8011eb2 <cil_pcd_start+0x2a>
		core_if->pcd_cb->start(core_if->pcd_cb->p);
 8011ea2:	687b      	ldr	r3, [r7, #4]
 8011ea4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011ea6:	681b      	ldr	r3, [r3, #0]
 8011ea8:	687a      	ldr	r2, [r7, #4]
 8011eaa:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8011eac:	6992      	ldr	r2, [r2, #24]
 8011eae:	4610      	mov	r0, r2
 8011eb0:	4798      	blx	r3
	}
}
 8011eb2:	f107 0708 	add.w	r7, r7, #8
 8011eb6:	46bd      	mov	sp, r7
 8011eb8:	bd80      	pop	{r7, pc}
 8011eba:	bf00      	nop

08011ebc <get_ep_from_handle>:

/**
 * Choose endpoint from ep arrays using usb_ep structure.
 */
static dwc_otg_pcd_ep_t *get_ep_from_handle(dwc_otg_pcd_t * pcd, void *handle)
{
 8011ebc:	b480      	push	{r7}
 8011ebe:	b085      	sub	sp, #20
 8011ec0:	af00      	add	r7, sp, #0
 8011ec2:	6078      	str	r0, [r7, #4]
 8011ec4:	6039      	str	r1, [r7, #0]
	int i;
	if (pcd->ep0.priv == handle) {
 8011ec6:	687b      	ldr	r3, [r7, #4]
 8011ec8:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8011eca:	683b      	ldr	r3, [r7, #0]
 8011ecc:	429a      	cmp	r2, r3
 8011ece:	d103      	bne.n	8011ed8 <get_ep_from_handle+0x1c>
		return &pcd->ep0;
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8011ed6:	e044      	b.n	8011f62 <get_ep_from_handle+0xa6>
	}
	for (i = 0; i < MAX_EPS_CHANNELS - 1; i++) {
 8011ed8:	f04f 0300 	mov.w	r3, #0
 8011edc:	60fb      	str	r3, [r7, #12]
 8011ede:	e03b      	b.n	8011f58 <get_ep_from_handle+0x9c>
		if (pcd->in_ep[i].priv == handle)
 8011ee0:	6879      	ldr	r1, [r7, #4]
 8011ee2:	68fa      	ldr	r2, [r7, #12]
 8011ee4:	4613      	mov	r3, r2
 8011ee6:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8011eea:	189b      	adds	r3, r3, r2
 8011eec:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8011ef0:	18cb      	adds	r3, r1, r3
 8011ef2:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 8011ef6:	681a      	ldr	r2, [r3, #0]
 8011ef8:	683b      	ldr	r3, [r7, #0]
 8011efa:	429a      	cmp	r2, r3
 8011efc:	d10b      	bne.n	8011f16 <get_ep_from_handle+0x5a>
			return &pcd->in_ep[i];
 8011efe:	68fa      	ldr	r2, [r7, #12]
 8011f00:	4613      	mov	r3, r2
 8011f02:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8011f06:	189b      	adds	r3, r3, r2
 8011f08:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8011f0c:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8011f10:	687a      	ldr	r2, [r7, #4]
 8011f12:	18d3      	adds	r3, r2, r3
 8011f14:	e025      	b.n	8011f62 <get_ep_from_handle+0xa6>
		if (pcd->out_ep[i].priv == handle)
 8011f16:	6879      	ldr	r1, [r7, #4]
 8011f18:	68fa      	ldr	r2, [r7, #12]
 8011f1a:	4613      	mov	r3, r2
 8011f1c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8011f20:	189b      	adds	r3, r3, r2
 8011f22:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8011f26:	18cb      	adds	r3, r1, r3
 8011f28:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8011f2c:	681a      	ldr	r2, [r3, #0]
 8011f2e:	683b      	ldr	r3, [r7, #0]
 8011f30:	429a      	cmp	r2, r3
 8011f32:	d10d      	bne.n	8011f50 <get_ep_from_handle+0x94>
			return &pcd->out_ep[i];
 8011f34:	68fa      	ldr	r2, [r7, #12]
 8011f36:	4613      	mov	r3, r2
 8011f38:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8011f3c:	189b      	adds	r3, r3, r2
 8011f3e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8011f42:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8011f46:	687a      	ldr	r2, [r7, #4]
 8011f48:	18d3      	adds	r3, r2, r3
 8011f4a:	f103 0304 	add.w	r3, r3, #4
 8011f4e:	e008      	b.n	8011f62 <get_ep_from_handle+0xa6>
{
	int i;
	if (pcd->ep0.priv == handle) {
		return &pcd->ep0;
	}
	for (i = 0; i < MAX_EPS_CHANNELS - 1; i++) {
 8011f50:	68fb      	ldr	r3, [r7, #12]
 8011f52:	f103 0301 	add.w	r3, r3, #1
 8011f56:	60fb      	str	r3, [r7, #12]
 8011f58:	68fb      	ldr	r3, [r7, #12]
 8011f5a:	2b06      	cmp	r3, #6
 8011f5c:	ddc0      	ble.n	8011ee0 <get_ep_from_handle+0x24>
			return &pcd->in_ep[i];
		if (pcd->out_ep[i].priv == handle)
			return &pcd->out_ep[i];
	}

	return NULL;
 8011f5e:	f04f 0300 	mov.w	r3, #0
}
 8011f62:	4618      	mov	r0, r3
 8011f64:	f107 0714 	add.w	r7, r7, #20
 8011f68:	46bd      	mov	sp, r7
 8011f6a:	bc80      	pop	{r7}
 8011f6c:	4770      	bx	lr
 8011f6e:	bf00      	nop

08011f70 <dwc_otg_request_done>:
/**
 * This function completes a request.  It call's the request call back.
 */
void dwc_otg_request_done(dwc_otg_pcd_ep_t * ep, dwc_otg_pcd_request_t * req,
			  int32_t status)
{
 8011f70:	b590      	push	{r4, r7, lr}
 8011f72:	b089      	sub	sp, #36	; 0x24
 8011f74:	af02      	add	r7, sp, #8
 8011f76:	60f8      	str	r0, [r7, #12]
 8011f78:	60b9      	str	r1, [r7, #8]
 8011f7a:	607a      	str	r2, [r7, #4]
	unsigned stopped = ep->stopped;
 8011f7c:	68fb      	ldr	r3, [r7, #12]
 8011f7e:	7b1b      	ldrb	r3, [r3, #12]
 8011f80:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8011f84:	b2db      	uxtb	r3, r3
 8011f86:	617b      	str	r3, [r7, #20]

	DWC_DEBUGPL(DBG_PCDV, "%s(%p)\n", __func__, ep);
	DWC_CIRCLEQ_REMOVE_INIT(&ep->queue, req, queue_entry);
 8011f88:	68bb      	ldr	r3, [r7, #8]
 8011f8a:	699a      	ldr	r2, [r3, #24]
 8011f8c:	68fb      	ldr	r3, [r7, #12]
 8011f8e:	f103 0304 	add.w	r3, r3, #4
 8011f92:	429a      	cmp	r2, r3
 8011f94:	d104      	bne.n	8011fa0 <dwc_otg_request_done+0x30>
 8011f96:	68bb      	ldr	r3, [r7, #8]
 8011f98:	69da      	ldr	r2, [r3, #28]
 8011f9a:	68fb      	ldr	r3, [r7, #12]
 8011f9c:	609a      	str	r2, [r3, #8]
 8011f9e:	e004      	b.n	8011faa <dwc_otg_request_done+0x3a>
 8011fa0:	68bb      	ldr	r3, [r7, #8]
 8011fa2:	699b      	ldr	r3, [r3, #24]
 8011fa4:	68ba      	ldr	r2, [r7, #8]
 8011fa6:	69d2      	ldr	r2, [r2, #28]
 8011fa8:	61da      	str	r2, [r3, #28]
 8011faa:	68bb      	ldr	r3, [r7, #8]
 8011fac:	69da      	ldr	r2, [r3, #28]
 8011fae:	68fb      	ldr	r3, [r7, #12]
 8011fb0:	f103 0304 	add.w	r3, r3, #4
 8011fb4:	429a      	cmp	r2, r3
 8011fb6:	d104      	bne.n	8011fc2 <dwc_otg_request_done+0x52>
 8011fb8:	68bb      	ldr	r3, [r7, #8]
 8011fba:	699a      	ldr	r2, [r3, #24]
 8011fbc:	68fb      	ldr	r3, [r7, #12]
 8011fbe:	605a      	str	r2, [r3, #4]
 8011fc0:	e004      	b.n	8011fcc <dwc_otg_request_done+0x5c>
 8011fc2:	68bb      	ldr	r3, [r7, #8]
 8011fc4:	69db      	ldr	r3, [r3, #28]
 8011fc6:	68ba      	ldr	r2, [r7, #8]
 8011fc8:	6992      	ldr	r2, [r2, #24]
 8011fca:	619a      	str	r2, [r3, #24]
 8011fcc:	68bb      	ldr	r3, [r7, #8]
 8011fce:	f04f 0200 	mov.w	r2, #0
 8011fd2:	619a      	str	r2, [r3, #24]
 8011fd4:	68bb      	ldr	r3, [r7, #8]
 8011fd6:	f04f 0200 	mov.w	r2, #0
 8011fda:	61da      	str	r2, [r3, #28]

	/* don't modify queue heads during completion callback */
	ep->stopped = 1;
 8011fdc:	68fa      	ldr	r2, [r7, #12]
 8011fde:	7b13      	ldrb	r3, [r2, #12]
 8011fe0:	f043 0301 	orr.w	r3, r3, #1
 8011fe4:	7313      	strb	r3, [r2, #12]
	/* spin_unlock/spin_lock now done in fops->complete() */
	ep->pcd->fops->complete(ep->pcd, ep->priv, req->priv, status,
 8011fe6:	68fb      	ldr	r3, [r7, #12]
 8011fe8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011fea:	681b      	ldr	r3, [r3, #0]
 8011fec:	68dc      	ldr	r4, [r3, #12]
 8011fee:	68fb      	ldr	r3, [r7, #12]
 8011ff0:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8011ff2:	68fb      	ldr	r3, [r7, #12]
 8011ff4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8011ff6:	68bb      	ldr	r3, [r7, #8]
 8011ff8:	681b      	ldr	r3, [r3, #0]
				req->actual);
 8011ffa:	68b8      	ldr	r0, [r7, #8]
	DWC_CIRCLEQ_REMOVE_INIT(&ep->queue, req, queue_entry);

	/* don't modify queue heads during completion callback */
	ep->stopped = 1;
	/* spin_unlock/spin_lock now done in fops->complete() */
	ep->pcd->fops->complete(ep->pcd, ep->priv, req->priv, status,
 8011ffc:	6900      	ldr	r0, [r0, #16]
 8011ffe:	9000      	str	r0, [sp, #0]
 8012000:	4608      	mov	r0, r1
 8012002:	4611      	mov	r1, r2
 8012004:	461a      	mov	r2, r3
 8012006:	687b      	ldr	r3, [r7, #4]
 8012008:	47a0      	blx	r4
				req->actual);

	if (ep->pcd->request_pending > 0) {
 801200a:	68fb      	ldr	r3, [r7, #12]
 801200c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801200e:	691b      	ldr	r3, [r3, #16]
 8012010:	2b00      	cmp	r3, #0
 8012012:	d005      	beq.n	8012020 <dwc_otg_request_done+0xb0>
		--ep->pcd->request_pending;
 8012014:	68fb      	ldr	r3, [r7, #12]
 8012016:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012018:	691a      	ldr	r2, [r3, #16]
 801201a:	f102 32ff 	add.w	r2, r2, #4294967295
 801201e:	611a      	str	r2, [r3, #16]
	}

	ep->stopped = stopped;
 8012020:	697b      	ldr	r3, [r7, #20]
 8012022:	b2db      	uxtb	r3, r3
 8012024:	f003 0301 	and.w	r3, r3, #1
 8012028:	b2d9      	uxtb	r1, r3
 801202a:	68fa      	ldr	r2, [r7, #12]
 801202c:	7b13      	ldrb	r3, [r2, #12]
 801202e:	f361 0300 	bfi	r3, r1, #0, #1
 8012032:	7313      	strb	r3, [r2, #12]
	DWC_FREE(req);
 8012034:	f04f 0000 	mov.w	r0, #0
 8012038:	68b9      	ldr	r1, [r7, #8]
 801203a:	f7f5 fcff 	bl	8007a3c <__DWC_FREE>
}
 801203e:	f107 071c 	add.w	r7, r7, #28
 8012042:	46bd      	mov	sp, r7
 8012044:	bd90      	pop	{r4, r7, pc}
 8012046:	bf00      	nop

08012048 <dwc_otg_request_nuke>:

/**
 * This function terminates all the requsts in the EP request queue.
 */
void dwc_otg_request_nuke(dwc_otg_pcd_ep_t * ep)
{
 8012048:	b580      	push	{r7, lr}
 801204a:	b084      	sub	sp, #16
 801204c:	af00      	add	r7, sp, #0
 801204e:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_request_t *req;

	ep->stopped = 1;
 8012050:	687a      	ldr	r2, [r7, #4]
 8012052:	7b13      	ldrb	r3, [r2, #12]
 8012054:	f043 0301 	orr.w	r3, r3, #1
 8012058:	7313      	strb	r3, [r2, #12]

	/* called with irqs blocked?? */
	while (!DWC_CIRCLEQ_EMPTY(&ep->queue)) {
 801205a:	e00a      	b.n	8012072 <dwc_otg_request_nuke+0x2a>
		req = DWC_CIRCLEQ_FIRST(&ep->queue);
 801205c:	687b      	ldr	r3, [r7, #4]
 801205e:	685b      	ldr	r3, [r3, #4]
 8012060:	60fb      	str	r3, [r7, #12]
		dwc_otg_request_done(ep, req, -DWC_E_SHUTDOWN);
 8012062:	6878      	ldr	r0, [r7, #4]
 8012064:	68f9      	ldr	r1, [r7, #12]
 8012066:	f64f 420e 	movw	r2, #64526	; 0xfc0e
 801206a:	f6cf 72ff 	movt	r2, #65535	; 0xffff
 801206e:	f7ff ff7f 	bl	8011f70 <dwc_otg_request_done>
	dwc_otg_pcd_request_t *req;

	ep->stopped = 1;

	/* called with irqs blocked?? */
	while (!DWC_CIRCLEQ_EMPTY(&ep->queue)) {
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	685a      	ldr	r2, [r3, #4]
 8012076:	687b      	ldr	r3, [r7, #4]
 8012078:	f103 0304 	add.w	r3, r3, #4
 801207c:	429a      	cmp	r2, r3
 801207e:	d1ed      	bne.n	801205c <dwc_otg_request_nuke+0x14>
		req = DWC_CIRCLEQ_FIRST(&ep->queue);
		dwc_otg_request_done(ep, req, -DWC_E_SHUTDOWN);
	}
}
 8012080:	f107 0710 	add.w	r7, r7, #16
 8012084:	46bd      	mov	sp, r7
 8012086:	bd80      	pop	{r7, pc}

08012088 <dwc_otg_pcd_start>:

void dwc_otg_pcd_start(dwc_otg_pcd_t * pcd,
		       const struct dwc_otg_pcd_function_ops *fops)
{
 8012088:	b480      	push	{r7}
 801208a:	b083      	sub	sp, #12
 801208c:	af00      	add	r7, sp, #0
 801208e:	6078      	str	r0, [r7, #4]
 8012090:	6039      	str	r1, [r7, #0]
	pcd->fops = fops;
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	683a      	ldr	r2, [r7, #0]
 8012096:	601a      	str	r2, [r3, #0]
}
 8012098:	f107 070c 	add.w	r7, r7, #12
 801209c:	46bd      	mov	sp, r7
 801209e:	bc80      	pop	{r7}
 80120a0:	4770      	bx	lr
 80120a2:	bf00      	nop

080120a4 <dwc_otg_pcd_start_cb>:
 * device mode.
 *
 * @param p void pointer to the <code>dwc_otg_pcd_t</code>
 */
static int dwc_otg_pcd_start_cb(void *p)
{
 80120a4:	b580      	push	{r7, lr}
 80120a6:	b084      	sub	sp, #16
 80120a8:	af00      	add	r7, sp, #0
 80120aa:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_t *pcd = (dwc_otg_pcd_t *) p;
 80120ac:	687b      	ldr	r3, [r7, #4]
 80120ae:	60fb      	str	r3, [r7, #12]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 80120b0:	68fb      	ldr	r3, [r7, #12]
 80120b2:	689b      	ldr	r3, [r3, #8]
 80120b4:	60bb      	str	r3, [r7, #8]

	/*
	 * Initialized the Core for Device mode.
	 */
	if (dwc_otg_is_device_mode(core_if)) {
 80120b6:	68b8      	ldr	r0, [r7, #8]
 80120b8:	f7fc f926 	bl	800e308 <dwc_otg_is_device_mode>
 80120bc:	4603      	mov	r3, r0
 80120be:	2b00      	cmp	r3, #0
 80120c0:	d008      	beq.n	80120d4 <dwc_otg_pcd_start_cb+0x30>
		dwc_otg_core_dev_init(core_if);
 80120c2:	68b8      	ldr	r0, [r7, #8]
 80120c4:	f7f8 ffa6 	bl	800b014 <dwc_otg_core_dev_init>
		/* Set core_if's lock pointer to the pcd->lock */
		core_if->lock = pcd->lock;
 80120c8:	68fb      	ldr	r3, [r7, #12]
 80120ca:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 80120ce:	68bb      	ldr	r3, [r7, #8]
 80120d0:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	}
	return 1;
 80120d4:	f04f 0301 	mov.w	r3, #1
}
 80120d8:	4618      	mov	r0, r3
 80120da:	f107 0710 	add.w	r7, r7, #16
 80120de:	46bd      	mov	sp, r7
 80120e0:	bd80      	pop	{r7, pc}
 80120e2:	bf00      	nop

080120e4 <dwc_otg_pcd_resume_cb>:
 * suspend.
 *
 * @param p void pointer to the <code>dwc_otg_pcd_t</code>
 */
static int dwc_otg_pcd_resume_cb(void *p)
{
 80120e4:	b580      	push	{r7, lr}
 80120e6:	b084      	sub	sp, #16
 80120e8:	af00      	add	r7, sp, #0
 80120ea:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_t *pcd = (dwc_otg_pcd_t *) p;
 80120ec:	687b      	ldr	r3, [r7, #4]
 80120ee:	60fb      	str	r3, [r7, #12]

	if (pcd->fops->resume) {
 80120f0:	68fb      	ldr	r3, [r7, #12]
 80120f2:	681b      	ldr	r3, [r3, #0]
 80120f4:	69db      	ldr	r3, [r3, #28]
 80120f6:	2b00      	cmp	r3, #0
 80120f8:	d004      	beq.n	8012104 <dwc_otg_pcd_resume_cb+0x20>
		pcd->fops->resume(pcd);
 80120fa:	68fb      	ldr	r3, [r7, #12]
 80120fc:	681b      	ldr	r3, [r3, #0]
 80120fe:	69db      	ldr	r3, [r3, #28]
 8012100:	68f8      	ldr	r0, [r7, #12]
 8012102:	4798      	blx	r3
	}

	/* Stop the SRP timeout timer. */
	if ((GET_CORE_IF(pcd)->core_params->phy_type != DWC_PHY_TYPE_PARAM_FS)
 8012104:	68fb      	ldr	r3, [r7, #12]
 8012106:	689b      	ldr	r3, [r3, #8]
 8012108:	681b      	ldr	r3, [r3, #0]
 801210a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801210e:	2b00      	cmp	r3, #0
 8012110:	d106      	bne.n	8012120 <dwc_otg_pcd_resume_cb+0x3c>
	    || (!GET_CORE_IF(pcd)->core_params->i2c_enable)) {
 8012112:	68fb      	ldr	r3, [r7, #12]
 8012114:	689b      	ldr	r3, [r3, #8]
 8012116:	681b      	ldr	r3, [r3, #0]
 8012118:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 801211c:	2b00      	cmp	r3, #0
 801211e:	d10f      	bne.n	8012140 <dwc_otg_pcd_resume_cb+0x5c>
		if (GET_CORE_IF(pcd)->srp_timer_started) {
 8012120:	68fb      	ldr	r3, [r7, #12]
 8012122:	689b      	ldr	r3, [r3, #8]
 8012124:	7d9b      	ldrb	r3, [r3, #22]
 8012126:	2b00      	cmp	r3, #0
 8012128:	d00a      	beq.n	8012140 <dwc_otg_pcd_resume_cb+0x5c>
			GET_CORE_IF(pcd)->srp_timer_started = 0;
 801212a:	68fb      	ldr	r3, [r7, #12]
 801212c:	689b      	ldr	r3, [r3, #8]
 801212e:	f04f 0200 	mov.w	r2, #0
 8012132:	759a      	strb	r2, [r3, #22]
			DWC_TIMER_CANCEL(GET_CORE_IF(pcd)->srp_timer);
 8012134:	68fb      	ldr	r3, [r7, #12]
 8012136:	689b      	ldr	r3, [r3, #8]
 8012138:	699b      	ldr	r3, [r3, #24]
 801213a:	4618      	mov	r0, r3
 801213c:	f7f5 feaa 	bl	8007e94 <DWC_TIMER_CANCEL>
		}
	}
	return 1;
 8012140:	f04f 0301 	mov.w	r3, #1
}
 8012144:	4618      	mov	r0, r3
 8012146:	f107 0710 	add.w	r7, r7, #16
 801214a:	46bd      	mov	sp, r7
 801214c:	bd80      	pop	{r7, pc}
 801214e:	bf00      	nop

08012150 <dwc_otg_pcd_suspend_cb>:
 * PCD Callback function for notifying the PCD device is suspended.
 *
 * @param p void pointer to the <code>dwc_otg_pcd_t</code>
 */
static int dwc_otg_pcd_suspend_cb(void *p)
{
 8012150:	b580      	push	{r7, lr}
 8012152:	b084      	sub	sp, #16
 8012154:	af00      	add	r7, sp, #0
 8012156:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_t *pcd = (dwc_otg_pcd_t *) p;
 8012158:	687b      	ldr	r3, [r7, #4]
 801215a:	60fb      	str	r3, [r7, #12]

	if (pcd->fops->suspend) {
 801215c:	68fb      	ldr	r3, [r7, #12]
 801215e:	681b      	ldr	r3, [r3, #0]
 8012160:	695b      	ldr	r3, [r3, #20]
 8012162:	2b00      	cmp	r3, #0
 8012164:	d010      	beq.n	8012188 <dwc_otg_pcd_suspend_cb+0x38>
		DWC_SPINUNLOCK(pcd->lock);
 8012166:	68fb      	ldr	r3, [r7, #12]
 8012168:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 801216c:	4618      	mov	r0, r3
 801216e:	f7f5 fdb7 	bl	8007ce0 <DWC_SPINUNLOCK>
		pcd->fops->suspend(pcd);
 8012172:	68fb      	ldr	r3, [r7, #12]
 8012174:	681b      	ldr	r3, [r3, #0]
 8012176:	695b      	ldr	r3, [r3, #20]
 8012178:	68f8      	ldr	r0, [r7, #12]
 801217a:	4798      	blx	r3
		DWC_SPINLOCK(pcd->lock);
 801217c:	68fb      	ldr	r3, [r7, #12]
 801217e:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8012182:	4618      	mov	r0, r3
 8012184:	f7f5 fda2 	bl	8007ccc <DWC_SPINLOCK>
	}

	return 1;
 8012188:	f04f 0301 	mov.w	r3, #1
}
 801218c:	4618      	mov	r0, r3
 801218e:	f107 0710 	add.w	r7, r7, #16
 8012192:	46bd      	mov	sp, r7
 8012194:	bd80      	pop	{r7, pc}
 8012196:	bf00      	nop

08012198 <dwc_otg_pcd_stop_cb>:
 * mode.
 *
 * @param p void pointer to the <code>dwc_otg_pcd_t</code>
 */
static int dwc_otg_pcd_stop_cb(void *p)
{
 8012198:	b580      	push	{r7, lr}
 801219a:	b084      	sub	sp, #16
 801219c:	af00      	add	r7, sp, #0
 801219e:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_t *pcd = (dwc_otg_pcd_t *) p;
 80121a0:	687b      	ldr	r3, [r7, #4]
 80121a2:	60fb      	str	r3, [r7, #12]
	extern void dwc_otg_pcd_stop(dwc_otg_pcd_t * _pcd);

	dwc_otg_pcd_stop(pcd);
 80121a4:	68f8      	ldr	r0, [r7, #12]
 80121a6:	f002 fb31 	bl	801480c <dwc_otg_pcd_stop>
	return 1;
 80121aa:	f04f 0301 	mov.w	r3, #1
}
 80121ae:	4618      	mov	r0, r3
 80121b0:	f107 0710 	add.w	r7, r7, #16
 80121b4:	46bd      	mov	sp, r7
 80121b6:	bd80      	pop	{r7, pc}

080121b8 <dwc_otg_ep_alloc_desc_chain>:
 * This function allocates a DMA Descriptor chain for the Endpoint
 * buffer to be used for a transfer to/from the specified endpoint.
 */
dwc_otg_dev_dma_desc_t *dwc_otg_ep_alloc_desc_chain(dwc_dma_t * dma_desc_addr,
						    uint32_t count)
{
 80121b8:	b580      	push	{r7, lr}
 80121ba:	b082      	sub	sp, #8
 80121bc:	af00      	add	r7, sp, #0
 80121be:	6078      	str	r0, [r7, #4]
 80121c0:	6039      	str	r1, [r7, #0]

	return DWC_DMA_ALLOC(count * sizeof(dwc_otg_dev_dma_desc_t),
 80121c2:	683b      	ldr	r3, [r7, #0]
 80121c4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80121c8:	f04f 0000 	mov.w	r0, #0
 80121cc:	4619      	mov	r1, r3
 80121ce:	687a      	ldr	r2, [r7, #4]
 80121d0:	f7f5 fbd8 	bl	8007984 <__DWC_DMA_ALLOC>
 80121d4:	4603      	mov	r3, r0
			     dma_desc_addr);
}
 80121d6:	4618      	mov	r0, r3
 80121d8:	f107 0708 	add.w	r7, r7, #8
 80121dc:	46bd      	mov	sp, r7
 80121de:	bd80      	pop	{r7, pc}

080121e0 <dwc_otg_ep_free_desc_chain>:
/**
 * This function frees a DMA Descriptor chain that was allocated by ep_alloc_desc.
 */
void dwc_otg_ep_free_desc_chain(dwc_otg_dev_dma_desc_t * desc_addr,
				uint32_t dma_desc_addr, uint32_t count)
{
 80121e0:	b580      	push	{r7, lr}
 80121e2:	b084      	sub	sp, #16
 80121e4:	af00      	add	r7, sp, #0
 80121e6:	60f8      	str	r0, [r7, #12]
 80121e8:	60b9      	str	r1, [r7, #8]
 80121ea:	607a      	str	r2, [r7, #4]
	DWC_DMA_FREE(count * sizeof(dwc_otg_dev_dma_desc_t), desc_addr,
 80121ec:	687b      	ldr	r3, [r7, #4]
 80121ee:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80121f2:	f04f 0000 	mov.w	r0, #0
 80121f6:	4619      	mov	r1, r3
 80121f8:	68fa      	ldr	r2, [r7, #12]
 80121fa:	68bb      	ldr	r3, [r7, #8]
 80121fc:	f7f5 fbe8 	bl	80079d0 <__DWC_DMA_FREE>
		     dma_desc_addr);
}
 8012200:	f107 0710 	add.w	r7, r7, #16
 8012204:	46bd      	mov	sp, r7
 8012206:	bd80      	pop	{r7, pc}

08012208 <dwc_otg_pcd_init_ep>:

#endif /* DWC_EN_ISOC */

static void dwc_otg_pcd_init_ep(dwc_otg_pcd_t * pcd, dwc_otg_pcd_ep_t * pcd_ep,
				uint32_t is_in, uint32_t ep_num)
{
 8012208:	b480      	push	{r7}
 801220a:	b085      	sub	sp, #20
 801220c:	af00      	add	r7, sp, #0
 801220e:	60f8      	str	r0, [r7, #12]
 8012210:	60b9      	str	r1, [r7, #8]
 8012212:	607a      	str	r2, [r7, #4]
 8012214:	603b      	str	r3, [r7, #0]
	/* Init EP structure */
	pcd_ep->desc = 0;
 8012216:	68bb      	ldr	r3, [r7, #8]
 8012218:	f04f 0200 	mov.w	r2, #0
 801221c:	601a      	str	r2, [r3, #0]
	pcd_ep->pcd = pcd;
 801221e:	68bb      	ldr	r3, [r7, #8]
 8012220:	68fa      	ldr	r2, [r7, #12]
 8012222:	63da      	str	r2, [r3, #60]	; 0x3c
	pcd_ep->stopped = 1;
 8012224:	68ba      	ldr	r2, [r7, #8]
 8012226:	7b13      	ldrb	r3, [r2, #12]
 8012228:	f043 0301 	orr.w	r3, r3, #1
 801222c:	7313      	strb	r3, [r2, #12]
	pcd_ep->queue_sof = 0;
 801222e:	68ba      	ldr	r2, [r7, #8]
 8012230:	7b13      	ldrb	r3, [r2, #12]
 8012232:	f36f 03c3 	bfc	r3, #3, #1
 8012236:	7313      	strb	r3, [r2, #12]

	/* Init DWC ep structure */
	pcd_ep->dwc_ep.is_in = is_in;
 8012238:	687b      	ldr	r3, [r7, #4]
 801223a:	b2db      	uxtb	r3, r3
 801223c:	f003 0301 	and.w	r3, r3, #1
 8012240:	b2d9      	uxtb	r1, r3
 8012242:	68ba      	ldr	r2, [r7, #8]
 8012244:	7c53      	ldrb	r3, [r2, #17]
 8012246:	f361 0300 	bfi	r3, r1, #0, #1
 801224a:	7453      	strb	r3, [r2, #17]
	pcd_ep->dwc_ep.num = ep_num;
 801224c:	683b      	ldr	r3, [r7, #0]
 801224e:	b2da      	uxtb	r2, r3
 8012250:	68bb      	ldr	r3, [r7, #8]
 8012252:	741a      	strb	r2, [r3, #16]
	pcd_ep->dwc_ep.active = 0;
 8012254:	68ba      	ldr	r2, [r7, #8]
 8012256:	7c53      	ldrb	r3, [r2, #17]
 8012258:	f36f 0341 	bfc	r3, #1, #1
 801225c:	7453      	strb	r3, [r2, #17]
	pcd_ep->dwc_ep.tx_fifo_num = 0;
 801225e:	68ba      	ldr	r2, [r7, #8]
 8012260:	7c53      	ldrb	r3, [r2, #17]
 8012262:	f36f 0385 	bfc	r3, #2, #4
 8012266:	7453      	strb	r3, [r2, #17]
	/* Control until ep is actvated */
	pcd_ep->dwc_ep.type = DWC_OTG_EP_TYPE_CONTROL;
 8012268:	68ba      	ldr	r2, [r7, #8]
 801226a:	7c53      	ldrb	r3, [r2, #17]
 801226c:	f36f 1387 	bfc	r3, #6, #2
 8012270:	7453      	strb	r3, [r2, #17]
	pcd_ep->dwc_ep.maxpacket = MAX_PACKET_SIZE;
 8012272:	68bb      	ldr	r3, [r7, #8]
 8012274:	7c9a      	ldrb	r2, [r3, #18]
 8012276:	f002 0203 	and.w	r2, r2, #3
 801227a:	749a      	strb	r2, [r3, #18]
 801227c:	7cda      	ldrb	r2, [r3, #19]
 801227e:	f022 021f 	bic.w	r2, r2, #31
 8012282:	f042 0210 	orr.w	r2, r2, #16
 8012286:	74da      	strb	r2, [r3, #19]
	pcd_ep->dwc_ep.dma_addr = 0;
 8012288:	68bb      	ldr	r3, [r7, #8]
 801228a:	f04f 0200 	mov.w	r2, #0
 801228e:	619a      	str	r2, [r3, #24]
	pcd_ep->dwc_ep.start_xfer_buff = 0;
 8012290:	68bb      	ldr	r3, [r7, #8]
 8012292:	f04f 0200 	mov.w	r2, #0
 8012296:	625a      	str	r2, [r3, #36]	; 0x24
	pcd_ep->dwc_ep.xfer_buff = 0;
 8012298:	68bb      	ldr	r3, [r7, #8]
 801229a:	f04f 0200 	mov.w	r2, #0
 801229e:	629a      	str	r2, [r3, #40]	; 0x28
	pcd_ep->dwc_ep.xfer_len = 0;
 80122a0:	68ba      	ldr	r2, [r7, #8]
 80122a2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80122a4:	f36f 0312 	bfc	r3, #0, #19
 80122a8:	62d3      	str	r3, [r2, #44]	; 0x2c
	pcd_ep->dwc_ep.xfer_count = 0;
 80122aa:	68ba      	ldr	r2, [r7, #8]
 80122ac:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80122ae:	f36f 0312 	bfc	r3, #0, #19
 80122b2:	6313      	str	r3, [r2, #48]	; 0x30
	pcd_ep->dwc_ep.sent_zlp = 0;
 80122b4:	68ba      	ldr	r2, [r7, #8]
 80122b6:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 80122ba:	f36f 03c3 	bfc	r3, #3, #1
 80122be:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
	pcd_ep->dwc_ep.total_len = 0;
 80122c2:	68bb      	ldr	r3, [r7, #8]
 80122c4:	f04f 0200 	mov.w	r2, #0
 80122c8:	869a      	strh	r2, [r3, #52]	; 0x34
 80122ca:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 80122ce:	f022 0207 	bic.w	r2, r2, #7
 80122d2:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	pcd_ep->dwc_ep.desc_addr = 0;
 80122d6:	68bb      	ldr	r3, [r7, #8]
 80122d8:	f04f 0200 	mov.w	r2, #0
 80122dc:	621a      	str	r2, [r3, #32]
	pcd_ep->dwc_ep.dma_desc_addr = 0;
 80122de:	68bb      	ldr	r3, [r7, #8]
 80122e0:	f04f 0200 	mov.w	r2, #0
 80122e4:	61da      	str	r2, [r3, #28]
	DWC_CIRCLEQ_INIT(&pcd_ep->queue);
 80122e6:	68bb      	ldr	r3, [r7, #8]
 80122e8:	f103 0204 	add.w	r2, r3, #4
 80122ec:	68bb      	ldr	r3, [r7, #8]
 80122ee:	605a      	str	r2, [r3, #4]
 80122f0:	68bb      	ldr	r3, [r7, #8]
 80122f2:	f103 0204 	add.w	r2, r3, #4
 80122f6:	68bb      	ldr	r3, [r7, #8]
 80122f8:	609a      	str	r2, [r3, #8]
}
 80122fa:	f107 0714 	add.w	r7, r7, #20
 80122fe:	46bd      	mov	sp, r7
 8012300:	bc80      	pop	{r7}
 8012302:	4770      	bx	lr

08012304 <dwc_otg_pcd_reinit>:

/**
 * Initialize ep's
 */
static void dwc_otg_pcd_reinit(dwc_otg_pcd_t * pcd)
{
 8012304:	b580      	push	{r7, lr}
 8012306:	b08c      	sub	sp, #48	; 0x30
 8012308:	af00      	add	r7, sp, #0
 801230a:	6078      	str	r0, [r7, #4]
	int i;
	uint32_t hwcfg1;
	dwc_otg_pcd_ep_t *ep;
	int in_ep_cntr, out_ep_cntr;
	uint32_t num_in_eps = (GET_CORE_IF(pcd))->dev_if->num_in_eps;
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	689b      	ldr	r3, [r3, #8]
 8012310:	689b      	ldr	r3, [r3, #8]
 8012312:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012316:	61fb      	str	r3, [r7, #28]
	uint32_t num_out_eps = (GET_CORE_IF(pcd))->dev_if->num_out_eps;
 8012318:	687b      	ldr	r3, [r7, #4]
 801231a:	689b      	ldr	r3, [r3, #8]
 801231c:	689b      	ldr	r3, [r3, #8]
 801231e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8012322:	61bb      	str	r3, [r7, #24]

	/**
	 * Initialize the EP0 structure.
	 */
	ep = &pcd->ep0;
 8012324:	687b      	ldr	r3, [r7, #4]
 8012326:	f103 0324 	add.w	r3, r3, #36	; 0x24
 801232a:	617b      	str	r3, [r7, #20]
	dwc_otg_pcd_init_ep(pcd, ep, 0, 0);
 801232c:	6878      	ldr	r0, [r7, #4]
 801232e:	6979      	ldr	r1, [r7, #20]
 8012330:	f04f 0200 	mov.w	r2, #0
 8012334:	f04f 0300 	mov.w	r3, #0
 8012338:	f7ff ff66 	bl	8012208 <dwc_otg_pcd_init_ep>

	in_ep_cntr = 0;
 801233c:	f04f 0300 	mov.w	r3, #0
 8012340:	627b      	str	r3, [r7, #36]	; 0x24
	hwcfg1 = (GET_CORE_IF(pcd))->hwcfg1.d32 >> 3;
 8012342:	687b      	ldr	r3, [r7, #4]
 8012344:	689b      	ldr	r3, [r3, #8]
 8012346:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012348:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801234c:	62bb      	str	r3, [r7, #40]	; 0x28
	for (i = 1; in_ep_cntr < num_in_eps; i++) {
 801234e:	f04f 0301 	mov.w	r3, #1
 8012352:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012354:	e02d      	b.n	80123b2 <dwc_otg_pcd_reinit+0xae>
		if ((hwcfg1 & 0x1) == 0) {
 8012356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012358:	f003 0301 	and.w	r3, r3, #1
 801235c:	2b00      	cmp	r3, #0
 801235e:	d120      	bne.n	80123a2 <dwc_otg_pcd_reinit+0x9e>
			dwc_otg_pcd_ep_t *ep = &pcd->in_ep[in_ep_cntr];
 8012360:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012362:	4613      	mov	r3, r2
 8012364:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8012368:	189b      	adds	r3, r3, r2
 801236a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801236e:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8012372:	687a      	ldr	r2, [r7, #4]
 8012374:	18d3      	adds	r3, r2, r3
 8012376:	613b      	str	r3, [r7, #16]
			in_ep_cntr++;
 8012378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801237a:	f103 0301 	add.w	r3, r3, #1
 801237e:	627b      	str	r3, [r7, #36]	; 0x24
			/**
			 * @todo NGS: Add direction to EP, based on contents
			 * of HWCFG1.  Need a copy of HWCFG1 in pcd structure?
			 * sprintf(";r
			 */
			dwc_otg_pcd_init_ep(pcd, ep, 1 /* IN */ , i);
 8012380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012382:	6878      	ldr	r0, [r7, #4]
 8012384:	6939      	ldr	r1, [r7, #16]
 8012386:	f04f 0201 	mov.w	r2, #1
 801238a:	f7ff ff3d 	bl	8012208 <dwc_otg_pcd_init_ep>

			DWC_CIRCLEQ_INIT(&ep->queue);
 801238e:	693b      	ldr	r3, [r7, #16]
 8012390:	f103 0204 	add.w	r2, r3, #4
 8012394:	693b      	ldr	r3, [r7, #16]
 8012396:	605a      	str	r2, [r3, #4]
 8012398:	693b      	ldr	r3, [r7, #16]
 801239a:	f103 0204 	add.w	r2, r3, #4
 801239e:	693b      	ldr	r3, [r7, #16]
 80123a0:	609a      	str	r2, [r3, #8]
		}
		hwcfg1 >>= 2;
 80123a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80123a4:	ea4f 0393 	mov.w	r3, r3, lsr #2
 80123a8:	62bb      	str	r3, [r7, #40]	; 0x28
	ep = &pcd->ep0;
	dwc_otg_pcd_init_ep(pcd, ep, 0, 0);

	in_ep_cntr = 0;
	hwcfg1 = (GET_CORE_IF(pcd))->hwcfg1.d32 >> 3;
	for (i = 1; in_ep_cntr < num_in_eps; i++) {
 80123aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80123ac:	f103 0301 	add.w	r3, r3, #1
 80123b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80123b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80123b4:	69fb      	ldr	r3, [r7, #28]
 80123b6:	429a      	cmp	r2, r3
 80123b8:	d3cd      	bcc.n	8012356 <dwc_otg_pcd_reinit+0x52>
			DWC_CIRCLEQ_INIT(&ep->queue);
		}
		hwcfg1 >>= 2;
	}

	out_ep_cntr = 0;
 80123ba:	f04f 0300 	mov.w	r3, #0
 80123be:	623b      	str	r3, [r7, #32]
	hwcfg1 = (GET_CORE_IF(pcd))->hwcfg1.d32 >> 2;
 80123c0:	687b      	ldr	r3, [r7, #4]
 80123c2:	689b      	ldr	r3, [r3, #8]
 80123c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80123c6:	ea4f 0393 	mov.w	r3, r3, lsr #2
 80123ca:	62bb      	str	r3, [r7, #40]	; 0x28
	for (i = 1; out_ep_cntr < num_out_eps; i++) {
 80123cc:	f04f 0301 	mov.w	r3, #1
 80123d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80123d2:	e02f      	b.n	8012434 <dwc_otg_pcd_reinit+0x130>
		if ((hwcfg1 & 0x1) == 0) {
 80123d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80123d6:	f003 0301 	and.w	r3, r3, #1
 80123da:	2b00      	cmp	r3, #0
 80123dc:	d122      	bne.n	8012424 <dwc_otg_pcd_reinit+0x120>
			dwc_otg_pcd_ep_t *ep = &pcd->out_ep[out_ep_cntr];
 80123de:	6a3a      	ldr	r2, [r7, #32]
 80123e0:	4613      	mov	r3, r2
 80123e2:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80123e6:	189b      	adds	r3, r3, r2
 80123e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80123ec:	f503 7310 	add.w	r3, r3, #576	; 0x240
 80123f0:	687a      	ldr	r2, [r7, #4]
 80123f2:	18d3      	adds	r3, r2, r3
 80123f4:	f103 0304 	add.w	r3, r3, #4
 80123f8:	60fb      	str	r3, [r7, #12]
			out_ep_cntr++;
 80123fa:	6a3b      	ldr	r3, [r7, #32]
 80123fc:	f103 0301 	add.w	r3, r3, #1
 8012400:	623b      	str	r3, [r7, #32]
			/**
			 * @todo NGS: Add direction to EP, based on contents
			 * of HWCFG1.  Need a copy of HWCFG1 in pcd structure?
			 * sprintf(";r
			 */
			dwc_otg_pcd_init_ep(pcd, ep, 0 /* OUT */ , i);
 8012402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012404:	6878      	ldr	r0, [r7, #4]
 8012406:	68f9      	ldr	r1, [r7, #12]
 8012408:	f04f 0200 	mov.w	r2, #0
 801240c:	f7ff fefc 	bl	8012208 <dwc_otg_pcd_init_ep>
			DWC_CIRCLEQ_INIT(&ep->queue);
 8012410:	68fb      	ldr	r3, [r7, #12]
 8012412:	f103 0204 	add.w	r2, r3, #4
 8012416:	68fb      	ldr	r3, [r7, #12]
 8012418:	605a      	str	r2, [r3, #4]
 801241a:	68fb      	ldr	r3, [r7, #12]
 801241c:	f103 0204 	add.w	r2, r3, #4
 8012420:	68fb      	ldr	r3, [r7, #12]
 8012422:	609a      	str	r2, [r3, #8]
		}
		hwcfg1 >>= 2;
 8012424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012426:	ea4f 0393 	mov.w	r3, r3, lsr #2
 801242a:	62bb      	str	r3, [r7, #40]	; 0x28
		hwcfg1 >>= 2;
	}

	out_ep_cntr = 0;
	hwcfg1 = (GET_CORE_IF(pcd))->hwcfg1.d32 >> 2;
	for (i = 1; out_ep_cntr < num_out_eps; i++) {
 801242c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801242e:	f103 0301 	add.w	r3, r3, #1
 8012432:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012434:	6a3a      	ldr	r2, [r7, #32]
 8012436:	69bb      	ldr	r3, [r7, #24]
 8012438:	429a      	cmp	r2, r3
 801243a:	d3cb      	bcc.n	80123d4 <dwc_otg_pcd_reinit+0xd0>
			DWC_CIRCLEQ_INIT(&ep->queue);
		}
		hwcfg1 >>= 2;
	}

	pcd->ep0state = EP0_DISCONNECT;
 801243c:	687b      	ldr	r3, [r7, #4]
 801243e:	f04f 0200 	mov.w	r2, #0
 8012442:	731a      	strb	r2, [r3, #12]
	pcd->ep0.dwc_ep.maxpacket = MAX_EP0_SIZE;
 8012444:	687b      	ldr	r3, [r7, #4]
 8012446:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 801244a:	f002 0203 	and.w	r2, r2, #3
 801244e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 8012452:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
 8012456:	f022 021f 	bic.w	r2, r2, #31
 801245a:	f042 0201 	orr.w	r2, r2, #1
 801245e:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	pcd->ep0.dwc_ep.type = DWC_OTG_EP_TYPE_CONTROL;
 8012462:	687a      	ldr	r2, [r7, #4]
 8012464:	f892 3035 	ldrb.w	r3, [r2, #53]	; 0x35
 8012468:	f36f 1387 	bfc	r3, #6, #2
 801246c:	f882 3035 	strb.w	r3, [r2, #53]	; 0x35
}
 8012470:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8012474:	46bd      	mov	sp, r7
 8012476:	bd80      	pop	{r7, pc}

08012478 <srp_timeout>:
/**
 * This function is called when the SRP timer expires. The SRP should
 * complete within 6 seconds.
 */
static void srp_timeout(void *ptr)
{
 8012478:	b580      	push	{r7, lr}
 801247a:	b086      	sub	sp, #24
 801247c:	af00      	add	r7, sp, #0
 801247e:	6078      	str	r0, [r7, #4]
	gotgctl_data_t gotgctl;
	dwc_otg_core_if_t *core_if = (dwc_otg_core_if_t *) ptr;
 8012480:	687b      	ldr	r3, [r7, #4]
 8012482:	617b      	str	r3, [r7, #20]
	volatile uint32_t *addr = &core_if->core_global_regs->gotgctl;
 8012484:	697b      	ldr	r3, [r7, #20]
 8012486:	685b      	ldr	r3, [r3, #4]
 8012488:	613b      	str	r3, [r7, #16]

	gotgctl.d32 = DWC_READ_REG32(addr);
 801248a:	6938      	ldr	r0, [r7, #16]
 801248c:	f7f5 fbda 	bl	8007c44 <DWC_READ_REG32>
 8012490:	4603      	mov	r3, r0
 8012492:	60fb      	str	r3, [r7, #12]

	core_if->srp_timer_started = 0;
 8012494:	697b      	ldr	r3, [r7, #20]
 8012496:	f04f 0200 	mov.w	r2, #0
 801249a:	759a      	strb	r2, [r3, #22]

	if ((core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS) &&
 801249c:	697b      	ldr	r3, [r7, #20]
 801249e:	681b      	ldr	r3, [r3, #0]
 80124a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80124a4:	2b00      	cmp	r3, #0
 80124a6:	d140      	bne.n	801252a <srp_timeout+0xb2>
	    (core_if->core_params->i2c_enable)) {
 80124a8:	697b      	ldr	r3, [r7, #20]
 80124aa:	681b      	ldr	r3, [r3, #0]
 80124ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98

	gotgctl.d32 = DWC_READ_REG32(addr);

	core_if->srp_timer_started = 0;

	if ((core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS) &&
 80124b0:	2b00      	cmp	r3, #0
 80124b2:	d03a      	beq.n	801252a <srp_timeout+0xb2>
	    (core_if->core_params->i2c_enable)) {
		DWC_PRINTF("SRP Timeout\n");

		if ((core_if->srp_success) && (gotgctl.b.bsesvld)) {
 80124b4:	697b      	ldr	r3, [r7, #20]
 80124b6:	7d5b      	ldrb	r3, [r3, #21]
 80124b8:	2b00      	cmp	r3, #0
 80124ba:	d02c      	beq.n	8012516 <srp_timeout+0x9e>
 80124bc:	7bbb      	ldrb	r3, [r7, #14]
 80124be:	f003 0308 	and.w	r3, r3, #8
 80124c2:	b2db      	uxtb	r3, r3
 80124c4:	2b00      	cmp	r3, #0
 80124c6:	d026      	beq.n	8012516 <srp_timeout+0x9e>
			if (core_if->pcd_cb && core_if->pcd_cb->resume_wakeup) {
 80124c8:	697b      	ldr	r3, [r7, #20]
 80124ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80124cc:	2b00      	cmp	r3, #0
 80124ce:	d00c      	beq.n	80124ea <srp_timeout+0x72>
 80124d0:	697b      	ldr	r3, [r7, #20]
 80124d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80124d4:	68db      	ldr	r3, [r3, #12]
 80124d6:	2b00      	cmp	r3, #0
 80124d8:	d007      	beq.n	80124ea <srp_timeout+0x72>
				core_if->pcd_cb->resume_wakeup(core_if->pcd_cb->p);
 80124da:	697b      	ldr	r3, [r7, #20]
 80124dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80124de:	68db      	ldr	r3, [r3, #12]
 80124e0:	697a      	ldr	r2, [r7, #20]
 80124e2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80124e4:	6992      	ldr	r2, [r2, #24]
 80124e6:	4610      	mov	r0, r2
 80124e8:	4798      	blx	r3
			}

			/* Clear Session Request */
			gotgctl.d32 = 0;
 80124ea:	f04f 0300 	mov.w	r3, #0
 80124ee:	60fb      	str	r3, [r7, #12]
			gotgctl.b.sesreq = 1;
 80124f0:	68fb      	ldr	r3, [r7, #12]
 80124f2:	f043 0302 	orr.w	r3, r3, #2
 80124f6:	60fb      	str	r3, [r7, #12]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gotgctl,
 80124f8:	697b      	ldr	r3, [r7, #20]
 80124fa:	685b      	ldr	r3, [r3, #4]
 80124fc:	461a      	mov	r2, r3
 80124fe:	68fb      	ldr	r3, [r7, #12]
 8012500:	4610      	mov	r0, r2
 8012502:	4619      	mov	r1, r3
 8012504:	f04f 0200 	mov.w	r2, #0
 8012508:	f7f5 fbb6 	bl	8007c78 <DWC_MODIFY_REG32>
					 gotgctl.d32, 0);

			core_if->srp_success = 0;
 801250c:	697b      	ldr	r3, [r7, #20]
 801250e:	f04f 0200 	mov.w	r2, #0
 8012512:	755a      	strb	r2, [r3, #21]

	if ((core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS) &&
	    (core_if->core_params->i2c_enable)) {
		DWC_PRINTF("SRP Timeout\n");

		if ((core_if->srp_success) && (gotgctl.b.bsesvld)) {
 8012514:	e018      	b.n	8012548 <srp_timeout+0xd0>
					 gotgctl.d32, 0);

			core_if->srp_success = 0;
		} else {
			__DWC_ERROR("Device not connected/responding\n");
			gotgctl.b.sesreq = 0;
 8012516:	68fb      	ldr	r3, [r7, #12]
 8012518:	f36f 0341 	bfc	r3, #1, #1
 801251c:	60fb      	str	r3, [r7, #12]
			DWC_WRITE_REG32(addr, gotgctl.d32);
 801251e:	68fb      	ldr	r3, [r7, #12]
 8012520:	6938      	ldr	r0, [r7, #16]
 8012522:	4619      	mov	r1, r3
 8012524:	f7f5 fb9a 	bl	8007c5c <DWC_WRITE_REG32>

	if ((core_if->core_params->phy_type == DWC_PHY_TYPE_PARAM_FS) &&
	    (core_if->core_params->i2c_enable)) {
		DWC_PRINTF("SRP Timeout\n");

		if ((core_if->srp_success) && (gotgctl.b.bsesvld)) {
 8012528:	e00e      	b.n	8012548 <srp_timeout+0xd0>
		} else {
			__DWC_ERROR("Device not connected/responding\n");
			gotgctl.b.sesreq = 0;
			DWC_WRITE_REG32(addr, gotgctl.d32);
		}
	} else if (gotgctl.b.sesreq) {
 801252a:	7b3b      	ldrb	r3, [r7, #12]
 801252c:	f003 0302 	and.w	r3, r3, #2
 8012530:	b2db      	uxtb	r3, r3
 8012532:	2b00      	cmp	r3, #0
 8012534:	d008      	beq.n	8012548 <srp_timeout+0xd0>
		DWC_PRINTF("SRP Timeout\n");

		__DWC_ERROR("Device not connected/responding\n");
		gotgctl.b.sesreq = 0;
 8012536:	68fb      	ldr	r3, [r7, #12]
 8012538:	f36f 0341 	bfc	r3, #1, #1
 801253c:	60fb      	str	r3, [r7, #12]
		DWC_WRITE_REG32(addr, gotgctl.d32);
 801253e:	68fb      	ldr	r3, [r7, #12]
 8012540:	6938      	ldr	r0, [r7, #16]
 8012542:	4619      	mov	r1, r3
 8012544:	f7f5 fb8a 	bl	8007c5c <DWC_WRITE_REG32>
	} else {
		DWC_PRINTF(" SRP GOTGCTL=%0x\n", gotgctl.d32);
	}

	if (core_if->adp_enable) {
 8012548:	697b      	ldr	r3, [r7, #20]
 801254a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 801254e:	2b00      	cmp	r3, #0
 8012550:	d040      	beq.n	80125d4 <srp_timeout+0x15c>
		if (gotgctl.b.bsesvld == 0) {
 8012552:	7bbb      	ldrb	r3, [r7, #14]
 8012554:	f003 0308 	and.w	r3, r3, #8
 8012558:	b2db      	uxtb	r3, r3
 801255a:	2b00      	cmp	r3, #0
 801255c:	d12c      	bne.n	80125b8 <srp_timeout+0x140>
			gpwrdn_data_t gpwrdn = {.d32 = 0 };
 801255e:	f04f 0300 	mov.w	r3, #0
 8012562:	60bb      	str	r3, [r7, #8]

			/* Power off the core */
			if (core_if->power_down == 2) {
 8012564:	697b      	ldr	r3, [r7, #20]
 8012566:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801256a:	2b02      	cmp	r3, #2
 801256c:	d10e      	bne.n	801258c <srp_timeout+0x114>
				gpwrdn.b.pwrdnswtch = 1;
 801256e:	68bb      	ldr	r3, [r7, #8]
 8012570:	f043 0320 	orr.w	r3, r3, #32
 8012574:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8012576:	697b      	ldr	r3, [r7, #20]
 8012578:	685b      	ldr	r3, [r3, #4]
 801257a:	f103 0258 	add.w	r2, r3, #88	; 0x58
 801257e:	68bb      	ldr	r3, [r7, #8]
 8012580:	4610      	mov	r0, r2
 8012582:	4619      	mov	r1, r3
 8012584:	f04f 0200 	mov.w	r2, #0
 8012588:	f7f5 fb76 	bl	8007c78 <DWC_MODIFY_REG32>
						 gpwrdn, gpwrdn.d32, 0);
			}

			gpwrdn.d32 = 0;
 801258c:	f04f 0300 	mov.w	r3, #0
 8012590:	60bb      	str	r3, [r7, #8]
			gpwrdn.b.pmuactv = 1;
 8012592:	68bb      	ldr	r3, [r7, #8]
 8012594:	f043 0302 	orr.w	r3, r3, #2
 8012598:	60bb      	str	r3, [r7, #8]
			DWC_MODIFY_REG32(&core_if->core_global_regs->gpwrdn, 0, gpwrdn.d32);
 801259a:	697b      	ldr	r3, [r7, #20]
 801259c:	685b      	ldr	r3, [r3, #4]
 801259e:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80125a2:	68bb      	ldr	r3, [r7, #8]
 80125a4:	4610      	mov	r0, r2
 80125a6:	f04f 0100 	mov.w	r1, #0
 80125aa:	461a      	mov	r2, r3
 80125ac:	f7f5 fb64 	bl	8007c78 <DWC_MODIFY_REG32>
						
			dwc_otg_adp_probe_start(core_if);
 80125b0:	6978      	ldr	r0, [r7, #20]
 80125b2:	f7f6 f88b 	bl	80086cc <dwc_otg_adp_probe_start>
 80125b6:	e00d      	b.n	80125d4 <srp_timeout+0x15c>
		} else {
			core_if->op_state = B_PERIPHERAL;
 80125b8:	697b      	ldr	r3, [r7, #20]
 80125ba:	f04f 0204 	mov.w	r2, #4
 80125be:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			dwc_otg_core_init(core_if);
 80125c2:	6978      	ldr	r0, [r7, #20]
 80125c4:	f7f8 f946 	bl	800a854 <dwc_otg_core_init>
			dwc_otg_enable_global_interrupts(core_if);
 80125c8:	6978      	ldr	r0, [r7, #20]
 80125ca:	f7f6 ff09 	bl	80093e0 <dwc_otg_enable_global_interrupts>
			cil_pcd_start(core_if);
 80125ce:	6978      	ldr	r0, [r7, #20]
 80125d0:	f7ff fc5a 	bl	8011e88 <cil_pcd_start>
		}
	}
}
 80125d4:	f107 0718 	add.w	r7, r7, #24
 80125d8:	46bd      	mov	sp, r7
 80125da:	bd80      	pop	{r7, pc}

080125dc <start_xfer_tasklet_func>:
 *
 */
extern void start_next_request(dwc_otg_pcd_ep_t * ep);

static void start_xfer_tasklet_func(void *data)
{
 80125dc:	b580      	push	{r7, lr}
 80125de:	b086      	sub	sp, #24
 80125e0:	af00      	add	r7, sp, #0
 80125e2:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_t *pcd = (dwc_otg_pcd_t *) data;
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	613b      	str	r3, [r7, #16]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 80125e8:	693b      	ldr	r3, [r7, #16]
 80125ea:	689b      	ldr	r3, [r3, #8]
 80125ec:	60fb      	str	r3, [r7, #12]

	DWC_DEBUGPL(DBG_PCDV, "Start xfer tasklet\n");

	diepctl.d32 = DWC_READ_REG32(&core_if->dev_if->in_ep_regs[0]->diepctl);
#endif
	if (pcd->ep0.queue_sof) {
 80125ee:	693b      	ldr	r3, [r7, #16]
 80125f0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80125f4:	f003 0308 	and.w	r3, r3, #8
 80125f8:	b2db      	uxtb	r3, r3
 80125fa:	2b00      	cmp	r3, #0
 80125fc:	d00c      	beq.n	8012618 <start_xfer_tasklet_func+0x3c>
		pcd->ep0.queue_sof = 0;
 80125fe:	693a      	ldr	r2, [r7, #16]
 8012600:	f892 3030 	ldrb.w	r3, [r2, #48]	; 0x30
 8012604:	f36f 03c3 	bfc	r3, #3, #1
 8012608:	f882 3030 	strb.w	r3, [r2, #48]	; 0x30
		start_next_request(&pcd->ep0);
 801260c:	693b      	ldr	r3, [r7, #16]
 801260e:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8012612:	4618      	mov	r0, r3
 8012614:	f001 fd52 	bl	80140bc <start_next_request>
		// break;
	}

	for (i = 0; i < core_if->dev_if->num_in_eps; i++) {
 8012618:	f04f 0300 	mov.w	r3, #0
 801261c:	617b      	str	r3, [r7, #20]
 801261e:	e031      	b.n	8012684 <start_xfer_tasklet_func+0xa8>
		depctl_data_t diepctl;

		diepctl.d32 =
		    DWC_READ_REG32(&core_if->dev_if->in_ep_regs[i]->diepctl);
#endif
		if (pcd->in_ep[i].queue_sof) {
 8012620:	6939      	ldr	r1, [r7, #16]
 8012622:	697a      	ldr	r2, [r7, #20]
 8012624:	4613      	mov	r3, r2
 8012626:	ea4f 1303 	mov.w	r3, r3, lsl #4
 801262a:	189b      	adds	r3, r3, r2
 801262c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012630:	18cb      	adds	r3, r1, r3
 8012632:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8012636:	791b      	ldrb	r3, [r3, #4]
 8012638:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801263c:	b2db      	uxtb	r3, r3
 801263e:	2b00      	cmp	r3, #0
 8012640:	d01c      	beq.n	801267c <start_xfer_tasklet_func+0xa0>
			pcd->in_ep[i].queue_sof = 0;
 8012642:	6939      	ldr	r1, [r7, #16]
 8012644:	697a      	ldr	r2, [r7, #20]
 8012646:	4613      	mov	r3, r2
 8012648:	ea4f 1303 	mov.w	r3, r3, lsl #4
 801264c:	189b      	adds	r3, r3, r2
 801264e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012652:	18cb      	adds	r3, r1, r3
 8012654:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8012658:	7913      	ldrb	r3, [r2, #4]
 801265a:	f36f 03c3 	bfc	r3, #3, #1
 801265e:	7113      	strb	r3, [r2, #4]
			start_next_request(&pcd->in_ep[i]);
 8012660:	697a      	ldr	r2, [r7, #20]
 8012662:	4613      	mov	r3, r2
 8012664:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8012668:	189b      	adds	r3, r3, r2
 801266a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801266e:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8012672:	693a      	ldr	r2, [r7, #16]
 8012674:	18d3      	adds	r3, r2, r3
 8012676:	4618      	mov	r0, r3
 8012678:	f001 fd20 	bl	80140bc <start_next_request>
		pcd->ep0.queue_sof = 0;
		start_next_request(&pcd->ep0);
		// break;
	}

	for (i = 0; i < core_if->dev_if->num_in_eps; i++) {
 801267c:	697b      	ldr	r3, [r7, #20]
 801267e:	f103 0301 	add.w	r3, r3, #1
 8012682:	617b      	str	r3, [r7, #20]
 8012684:	68fb      	ldr	r3, [r7, #12]
 8012686:	689b      	ldr	r3, [r3, #8]
 8012688:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801268c:	461a      	mov	r2, r3
 801268e:	697b      	ldr	r3, [r7, #20]
 8012690:	429a      	cmp	r2, r3
 8012692:	dcc5      	bgt.n	8012620 <start_xfer_tasklet_func+0x44>
			start_next_request(&pcd->in_ep[i]);
			// break;
		}
	}

	return;
 8012694:	bf00      	nop
}
 8012696:	f107 0718 	add.w	r7, r7, #24
 801269a:	46bd      	mov	sp, r7
 801269c:	bd80      	pop	{r7, pc}
 801269e:	bf00      	nop

080126a0 <dwc_otg_pcd_init>:
/**
 * This function initialized the PCD portion of the driver.
 *
 */
dwc_otg_pcd_t *dwc_otg_pcd_init(dwc_otg_core_if_t * core_if)
{
 80126a0:	b580      	push	{r7, lr}
 80126a2:	b084      	sub	sp, #16
 80126a4:	af00      	add	r7, sp, #0
 80126a6:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_t *pcd = NULL;
 80126a8:	f04f 0300 	mov.w	r3, #0
 80126ac:	60fb      	str	r3, [r7, #12]
	dwc_otg_dev_if_t *dev_if;

	/*
	 * Allocate PCD structure
	 */
	pcd = DWC_ALLOC(sizeof(dwc_otg_pcd_t));
 80126ae:	f04f 0000 	mov.w	r0, #0
 80126b2:	f44f 6186 	mov.w	r1, #1072	; 0x430
 80126b6:	f7f5 f997 	bl	80079e8 <__DWC_ALLOC>
 80126ba:	60f8      	str	r0, [r7, #12]

	if (pcd == NULL) {
 80126bc:	68fb      	ldr	r3, [r7, #12]
 80126be:	2b00      	cmp	r3, #0
 80126c0:	d102      	bne.n	80126c8 <dwc_otg_pcd_init+0x28>
		return NULL;
 80126c2:	f04f 0300 	mov.w	r3, #0
 80126c6:	e17f      	b.n	80129c8 <dwc_otg_pcd_init+0x328>
	}

	pcd->lock = DWC_SPINLOCK_ALLOC();
 80126c8:	f7f5 faee 	bl	8007ca8 <DWC_SPINLOCK_ALLOC>
 80126cc:	4602      	mov	r2, r0
 80126ce:	68fb      	ldr	r3, [r7, #12]
 80126d0:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
	if (!pcd->lock) {
 80126d4:	68fb      	ldr	r3, [r7, #12]
 80126d6:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 80126da:	2b00      	cmp	r3, #0
 80126dc:	d107      	bne.n	80126ee <dwc_otg_pcd_init+0x4e>
		DWC_ERROR("Could not allocate lock for pcd");
		DWC_FREE(pcd);
 80126de:	f04f 0000 	mov.w	r0, #0
 80126e2:	68f9      	ldr	r1, [r7, #12]
 80126e4:	f7f5 f9aa 	bl	8007a3c <__DWC_FREE>
		return NULL;
 80126e8:	f04f 0300 	mov.w	r3, #0
 80126ec:	e16c      	b.n	80129c8 <dwc_otg_pcd_init+0x328>
	}
	/* Set core_if's lock pointer to hcd->lock */
	core_if->lock = pcd->lock;
 80126ee:	68fb      	ldr	r3, [r7, #12]
 80126f0:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 80126f4:	687b      	ldr	r3, [r7, #4]
 80126f6:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	pcd->core_if = core_if;
 80126fa:	68fb      	ldr	r3, [r7, #12]
 80126fc:	687a      	ldr	r2, [r7, #4]
 80126fe:	609a      	str	r2, [r3, #8]

	dev_if = core_if->dev_if;
 8012700:	687b      	ldr	r3, [r7, #4]
 8012702:	689b      	ldr	r3, [r3, #8]
 8012704:	60bb      	str	r3, [r7, #8]
	}

	/*
	 * Initialized the Core for Device mode.
	 */
	if (dwc_otg_is_device_mode(core_if)) {
 8012706:	6878      	ldr	r0, [r7, #4]
 8012708:	f7fb fdfe 	bl	800e308 <dwc_otg_is_device_mode>
 801270c:	4603      	mov	r3, r0
 801270e:	2b00      	cmp	r3, #0
 8012710:	d002      	beq.n	8012718 <dwc_otg_pcd_init+0x78>
		dwc_otg_core_dev_init(core_if);
 8012712:	6878      	ldr	r0, [r7, #4]
 8012714:	f7f8 fc7e 	bl	800b014 <dwc_otg_core_dev_init>
	}

	/*
	 * Register the PCD Callbacks.
	 */
	dwc_otg_cil_register_pcd_callbacks(core_if, &pcd_callbacks, pcd);
 8012718:	6878      	ldr	r0, [r7, #4]
 801271a:	f240 0148 	movw	r1, #72	; 0x48
 801271e:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8012722:	68fa      	ldr	r2, [r7, #12]
 8012724:	f7fb fe26 	bl	800e374 <dwc_otg_cil_register_pcd_callbacks>

	/*
	 * Initialize the DMA buffer for SETUP packets
	 */
	if (GET_CORE_IF(pcd)->dma_enable) {
 8012728:	68fb      	ldr	r3, [r7, #12]
 801272a:	689b      	ldr	r3, [r3, #8]
 801272c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8012730:	2b00      	cmp	r3, #0
 8012732:	f000 80e8 	beq.w	8012906 <dwc_otg_pcd_init+0x266>
		pcd->setup_pkt =
		    DWC_DMA_ALLOC(sizeof(*pcd->setup_pkt) * 5,
 8012736:	68fb      	ldr	r3, [r7, #12]
 8012738:	f103 0318 	add.w	r3, r3, #24
 801273c:	f04f 0000 	mov.w	r0, #0
 8012740:	f04f 0128 	mov.w	r1, #40	; 0x28
 8012744:	461a      	mov	r2, r3
 8012746:	f7f5 f91d 	bl	8007984 <__DWC_DMA_ALLOC>
 801274a:	4602      	mov	r2, r0

	/*
	 * Initialize the DMA buffer for SETUP packets
	 */
	if (GET_CORE_IF(pcd)->dma_enable) {
		pcd->setup_pkt =
 801274c:	68fb      	ldr	r3, [r7, #12]
 801274e:	615a      	str	r2, [r3, #20]
		    DWC_DMA_ALLOC(sizeof(*pcd->setup_pkt) * 5,
				  &pcd->setup_pkt_dma_handle);
		if (pcd->setup_pkt == NULL) {
 8012750:	68fb      	ldr	r3, [r7, #12]
 8012752:	695b      	ldr	r3, [r3, #20]
 8012754:	2b00      	cmp	r3, #0
 8012756:	d107      	bne.n	8012768 <dwc_otg_pcd_init+0xc8>
			DWC_FREE(pcd);
 8012758:	f04f 0000 	mov.w	r0, #0
 801275c:	68f9      	ldr	r1, [r7, #12]
 801275e:	f7f5 f96d 	bl	8007a3c <__DWC_FREE>
			return NULL;
 8012762:	f04f 0300 	mov.w	r3, #0
 8012766:	e12f      	b.n	80129c8 <dwc_otg_pcd_init+0x328>
		}

		pcd->status_buf =
		    DWC_DMA_ALLOC(sizeof(uint16_t),
 8012768:	68fb      	ldr	r3, [r7, #12]
 801276a:	f103 0320 	add.w	r3, r3, #32
 801276e:	f04f 0000 	mov.w	r0, #0
 8012772:	f04f 0102 	mov.w	r1, #2
 8012776:	461a      	mov	r2, r3
 8012778:	f7f5 f904 	bl	8007984 <__DWC_DMA_ALLOC>
 801277c:	4602      	mov	r2, r0
		if (pcd->setup_pkt == NULL) {
			DWC_FREE(pcd);
			return NULL;
		}

		pcd->status_buf =
 801277e:	68fb      	ldr	r3, [r7, #12]
 8012780:	61da      	str	r2, [r3, #28]
		    DWC_DMA_ALLOC(sizeof(uint16_t),
				  &pcd->status_buf_dma_handle);
		if (pcd->status_buf == NULL) {
 8012782:	68fb      	ldr	r3, [r7, #12]
 8012784:	69db      	ldr	r3, [r3, #28]
 8012786:	2b00      	cmp	r3, #0
 8012788:	d111      	bne.n	80127ae <dwc_otg_pcd_init+0x10e>
			DWC_DMA_FREE(sizeof(*pcd->setup_pkt) * 5,
 801278a:	68fb      	ldr	r3, [r7, #12]
 801278c:	695a      	ldr	r2, [r3, #20]
 801278e:	68fb      	ldr	r3, [r7, #12]
 8012790:	699b      	ldr	r3, [r3, #24]
 8012792:	f04f 0000 	mov.w	r0, #0
 8012796:	f04f 0128 	mov.w	r1, #40	; 0x28
 801279a:	f7f5 f919 	bl	80079d0 <__DWC_DMA_FREE>
				     pcd->setup_pkt, pcd->setup_pkt_dma_handle);
			DWC_FREE(pcd);
 801279e:	f04f 0000 	mov.w	r0, #0
 80127a2:	68f9      	ldr	r1, [r7, #12]
 80127a4:	f7f5 f94a 	bl	8007a3c <__DWC_FREE>
			return NULL;
 80127a8:	f04f 0300 	mov.w	r3, #0
 80127ac:	e10c      	b.n	80129c8 <dwc_otg_pcd_init+0x328>
		}

		if (GET_CORE_IF(pcd)->dma_desc_enable) {
 80127ae:	68fb      	ldr	r3, [r7, #12]
 80127b0:	689b      	ldr	r3, [r3, #8]
 80127b2:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80127b6:	2b00      	cmp	r3, #0
 80127b8:	f000 80d6 	beq.w	8012968 <dwc_otg_pcd_init+0x2c8>
			dev_if->setup_desc_addr[0] =
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
 80127bc:	68bb      	ldr	r3, [r7, #8]
 80127be:	f103 0390 	add.w	r3, r3, #144	; 0x90
 80127c2:	4618      	mov	r0, r3
 80127c4:	f04f 0101 	mov.w	r1, #1
 80127c8:	f7ff fcf6 	bl	80121b8 <dwc_otg_ep_alloc_desc_chain>
 80127cc:	4602      	mov	r2, r0
			DWC_FREE(pcd);
			return NULL;
		}

		if (GET_CORE_IF(pcd)->dma_desc_enable) {
			dev_if->setup_desc_addr[0] =
 80127ce:	68bb      	ldr	r3, [r7, #8]
 80127d0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
							dma_setup_desc_addr[0],
							1);
			dev_if->setup_desc_addr[1] =
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
 80127d4:	68bb      	ldr	r3, [r7, #8]
 80127d6:	f103 0394 	add.w	r3, r3, #148	; 0x94
 80127da:	4618      	mov	r0, r3
 80127dc:	f04f 0101 	mov.w	r1, #1
 80127e0:	f7ff fcea 	bl	80121b8 <dwc_otg_ep_alloc_desc_chain>
 80127e4:	4602      	mov	r2, r0
		if (GET_CORE_IF(pcd)->dma_desc_enable) {
			dev_if->setup_desc_addr[0] =
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
							dma_setup_desc_addr[0],
							1);
			dev_if->setup_desc_addr[1] =
 80127e6:	68bb      	ldr	r3, [r7, #8]
 80127e8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
							dma_setup_desc_addr[1],
							1);
			dev_if->in_desc_addr =
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
 80127ec:	68bb      	ldr	r3, [r7, #8]
 80127ee:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 80127f2:	4618      	mov	r0, r3
 80127f4:	f04f 0101 	mov.w	r1, #1
 80127f8:	f7ff fcde 	bl	80121b8 <dwc_otg_ep_alloc_desc_chain>
 80127fc:	4602      	mov	r2, r0
							1);
			dev_if->setup_desc_addr[1] =
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
							dma_setup_desc_addr[1],
							1);
			dev_if->in_desc_addr =
 80127fe:	68bb      	ldr	r3, [r7, #8]
 8012800:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
							dma_in_desc_addr, 1);
			dev_if->out_desc_addr =
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
 8012804:	68bb      	ldr	r3, [r7, #8]
 8012806:	f103 03b0 	add.w	r3, r3, #176	; 0xb0
 801280a:	4618      	mov	r0, r3
 801280c:	f04f 0101 	mov.w	r1, #1
 8012810:	f7ff fcd2 	bl	80121b8 <dwc_otg_ep_alloc_desc_chain>
 8012814:	4602      	mov	r2, r0
							dma_setup_desc_addr[1],
							1);
			dev_if->in_desc_addr =
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
							dma_in_desc_addr, 1);
			dev_if->out_desc_addr =
 8012816:	68bb      	ldr	r3, [r7, #8]
 8012818:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
			    dwc_otg_ep_alloc_desc_chain(&dev_if->
							dma_out_desc_addr, 1);

			if (dev_if->setup_desc_addr[0] == 0
 801281c:	68bb      	ldr	r3, [r7, #8]
 801281e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8012822:	2b00      	cmp	r3, #0
 8012824:	d00f      	beq.n	8012846 <dwc_otg_pcd_init+0x1a6>
			    || dev_if->setup_desc_addr[1] == 0
 8012826:	68bb      	ldr	r3, [r7, #8]
 8012828:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 801282c:	2b00      	cmp	r3, #0
 801282e:	d00a      	beq.n	8012846 <dwc_otg_pcd_init+0x1a6>
			    || dev_if->in_desc_addr == 0
 8012830:	68bb      	ldr	r3, [r7, #8]
 8012832:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8012836:	2b00      	cmp	r3, #0
 8012838:	d005      	beq.n	8012846 <dwc_otg_pcd_init+0x1a6>
			    || dev_if->out_desc_addr == 0) {
 801283a:	68bb      	ldr	r3, [r7, #8]
 801283c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8012840:	2b00      	cmp	r3, #0
 8012842:	f040 8091 	bne.w	8012968 <dwc_otg_pcd_init+0x2c8>

				if (dev_if->out_desc_addr)
 8012846:	68bb      	ldr	r3, [r7, #8]
 8012848:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 801284c:	2b00      	cmp	r3, #0
 801284e:	d00b      	beq.n	8012868 <dwc_otg_pcd_init+0x1c8>
					dwc_otg_ep_free_desc_chain(dev_if->
 8012850:	68bb      	ldr	r3, [r7, #8]
 8012852:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
								   out_desc_addr,
								   dev_if->
 8012856:	68bb      	ldr	r3, [r7, #8]
			    || dev_if->setup_desc_addr[1] == 0
			    || dev_if->in_desc_addr == 0
			    || dev_if->out_desc_addr == 0) {

				if (dev_if->out_desc_addr)
					dwc_otg_ep_free_desc_chain(dev_if->
 8012858:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 801285c:	4610      	mov	r0, r2
 801285e:	4619      	mov	r1, r3
 8012860:	f04f 0201 	mov.w	r2, #1
 8012864:	f7ff fcbc 	bl	80121e0 <dwc_otg_ep_free_desc_chain>
								   out_desc_addr,
								   dev_if->
								   dma_out_desc_addr,
								   1);
				if (dev_if->in_desc_addr)
 8012868:	68bb      	ldr	r3, [r7, #8]
 801286a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 801286e:	2b00      	cmp	r3, #0
 8012870:	d00b      	beq.n	801288a <dwc_otg_pcd_init+0x1ea>
					dwc_otg_ep_free_desc_chain(dev_if->
 8012872:	68bb      	ldr	r3, [r7, #8]
 8012874:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
								   in_desc_addr,
								   dev_if->
 8012878:	68bb      	ldr	r3, [r7, #8]
								   out_desc_addr,
								   dev_if->
								   dma_out_desc_addr,
								   1);
				if (dev_if->in_desc_addr)
					dwc_otg_ep_free_desc_chain(dev_if->
 801287a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 801287e:	4610      	mov	r0, r2
 8012880:	4619      	mov	r1, r3
 8012882:	f04f 0201 	mov.w	r2, #1
 8012886:	f7ff fcab 	bl	80121e0 <dwc_otg_ep_free_desc_chain>
								   in_desc_addr,
								   dev_if->
								   dma_in_desc_addr,
								   1);
				if (dev_if->setup_desc_addr[1])
 801288a:	68bb      	ldr	r3, [r7, #8]
 801288c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8012890:	2b00      	cmp	r3, #0
 8012892:	d00b      	beq.n	80128ac <dwc_otg_pcd_init+0x20c>
					dwc_otg_ep_free_desc_chain(dev_if->
 8012894:	68bb      	ldr	r3, [r7, #8]
 8012896:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
								   setup_desc_addr
								   [1],
								   dev_if->
 801289a:	68bb      	ldr	r3, [r7, #8]
								   in_desc_addr,
								   dev_if->
								   dma_in_desc_addr,
								   1);
				if (dev_if->setup_desc_addr[1])
					dwc_otg_ep_free_desc_chain(dev_if->
 801289c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80128a0:	4610      	mov	r0, r2
 80128a2:	4619      	mov	r1, r3
 80128a4:	f04f 0201 	mov.w	r2, #1
 80128a8:	f7ff fc9a 	bl	80121e0 <dwc_otg_ep_free_desc_chain>
								   setup_desc_addr
								   [1],
								   dev_if->
								   dma_setup_desc_addr
								   [1], 1);
				if (dev_if->setup_desc_addr[0])
 80128ac:	68bb      	ldr	r3, [r7, #8]
 80128ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80128b2:	2b00      	cmp	r3, #0
 80128b4:	d00b      	beq.n	80128ce <dwc_otg_pcd_init+0x22e>
					dwc_otg_ep_free_desc_chain(dev_if->
 80128b6:	68bb      	ldr	r3, [r7, #8]
 80128b8:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
								   setup_desc_addr
								   [0],
								   dev_if->
 80128bc:	68bb      	ldr	r3, [r7, #8]
								   [1],
								   dev_if->
								   dma_setup_desc_addr
								   [1], 1);
				if (dev_if->setup_desc_addr[0])
					dwc_otg_ep_free_desc_chain(dev_if->
 80128be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80128c2:	4610      	mov	r0, r2
 80128c4:	4619      	mov	r1, r3
 80128c6:	f04f 0201 	mov.w	r2, #1
 80128ca:	f7ff fc89 	bl	80121e0 <dwc_otg_ep_free_desc_chain>
								   [0],
								   dev_if->
								   dma_setup_desc_addr
								   [0], 1);

				DWC_DMA_FREE(sizeof(*pcd->setup_pkt) * 5,
 80128ce:	68fb      	ldr	r3, [r7, #12]
 80128d0:	695a      	ldr	r2, [r3, #20]
 80128d2:	68fb      	ldr	r3, [r7, #12]
 80128d4:	699b      	ldr	r3, [r3, #24]
 80128d6:	f04f 0000 	mov.w	r0, #0
 80128da:	f04f 0128 	mov.w	r1, #40	; 0x28
 80128de:	f7f5 f877 	bl	80079d0 <__DWC_DMA_FREE>
					     pcd->setup_pkt,
					     pcd->setup_pkt_dma_handle);
				DWC_DMA_FREE(sizeof(*pcd->status_buf),
 80128e2:	68fb      	ldr	r3, [r7, #12]
 80128e4:	69da      	ldr	r2, [r3, #28]
 80128e6:	68fb      	ldr	r3, [r7, #12]
 80128e8:	6a1b      	ldr	r3, [r3, #32]
 80128ea:	f04f 0000 	mov.w	r0, #0
 80128ee:	f04f 0102 	mov.w	r1, #2
 80128f2:	f7f5 f86d 	bl	80079d0 <__DWC_DMA_FREE>
					     pcd->status_buf,
					     pcd->status_buf_dma_handle);

				DWC_FREE(pcd);
 80128f6:	f04f 0000 	mov.w	r0, #0
 80128fa:	68f9      	ldr	r1, [r7, #12]
 80128fc:	f7f5 f89e 	bl	8007a3c <__DWC_FREE>

				return NULL;
 8012900:	f04f 0300 	mov.w	r3, #0
 8012904:	e060      	b.n	80129c8 <dwc_otg_pcd_init+0x328>
			}
		}
	} else {
		pcd->setup_pkt = DWC_ALLOC(sizeof(*pcd->setup_pkt) * 5);
 8012906:	f04f 0000 	mov.w	r0, #0
 801290a:	f04f 0128 	mov.w	r1, #40	; 0x28
 801290e:	f7f5 f86b 	bl	80079e8 <__DWC_ALLOC>
 8012912:	4602      	mov	r2, r0
 8012914:	68fb      	ldr	r3, [r7, #12]
 8012916:	615a      	str	r2, [r3, #20]
		if (pcd->setup_pkt == NULL) {
 8012918:	68fb      	ldr	r3, [r7, #12]
 801291a:	695b      	ldr	r3, [r3, #20]
 801291c:	2b00      	cmp	r3, #0
 801291e:	d107      	bne.n	8012930 <dwc_otg_pcd_init+0x290>
			DWC_FREE(pcd);
 8012920:	f04f 0000 	mov.w	r0, #0
 8012924:	68f9      	ldr	r1, [r7, #12]
 8012926:	f7f5 f889 	bl	8007a3c <__DWC_FREE>
			return NULL;
 801292a:	f04f 0300 	mov.w	r3, #0
 801292e:	e04b      	b.n	80129c8 <dwc_otg_pcd_init+0x328>
		}

		pcd->status_buf = DWC_ALLOC(sizeof(uint16_t));
 8012930:	f04f 0000 	mov.w	r0, #0
 8012934:	f04f 0102 	mov.w	r1, #2
 8012938:	f7f5 f856 	bl	80079e8 <__DWC_ALLOC>
 801293c:	4602      	mov	r2, r0
 801293e:	68fb      	ldr	r3, [r7, #12]
 8012940:	61da      	str	r2, [r3, #28]
		if (pcd->status_buf == NULL) {
 8012942:	68fb      	ldr	r3, [r7, #12]
 8012944:	69db      	ldr	r3, [r3, #28]
 8012946:	2b00      	cmp	r3, #0
 8012948:	d10e      	bne.n	8012968 <dwc_otg_pcd_init+0x2c8>
			DWC_FREE(pcd->setup_pkt);
 801294a:	68fb      	ldr	r3, [r7, #12]
 801294c:	695b      	ldr	r3, [r3, #20]
 801294e:	f04f 0000 	mov.w	r0, #0
 8012952:	4619      	mov	r1, r3
 8012954:	f7f5 f872 	bl	8007a3c <__DWC_FREE>
			DWC_FREE(pcd);
 8012958:	f04f 0000 	mov.w	r0, #0
 801295c:	68f9      	ldr	r1, [r7, #12]
 801295e:	f7f5 f86d 	bl	8007a3c <__DWC_FREE>
			return NULL;
 8012962:	f04f 0300 	mov.w	r3, #0
 8012966:	e02f      	b.n	80129c8 <dwc_otg_pcd_init+0x328>
		}
	}

	dwc_otg_pcd_reinit(pcd);
 8012968:	68f8      	ldr	r0, [r7, #12]
 801296a:	f7ff fccb 	bl	8012304 <dwc_otg_pcd_reinit>
		goto fail;
	}
#endif

	/* Initialize tasklets */
	pcd->start_xfer_tasklet = DWC_TASK_ALLOC("xfer_tasklet",
 801296e:	f24d 0040 	movw	r0, #53312	; 0xd040
 8012972:	f6c0 0002 	movt	r0, #2050	; 0x802
 8012976:	f242 51dd 	movw	r1, #9693	; 0x25dd
 801297a:	f6c0 0101 	movt	r1, #2049	; 0x801
 801297e:	68fa      	ldr	r2, [r7, #12]
 8012980:	f7f5 faf8 	bl	8007f74 <DWC_TASK_ALLOC>
 8012984:	4602      	mov	r2, r0
 8012986:	68fb      	ldr	r3, [r7, #12]
 8012988:	f8c3 2428 	str.w	r2, [r3, #1064]	; 0x428
						 start_xfer_tasklet_func, pcd);
	pcd->test_mode_tasklet = DWC_TASK_ALLOC("test_mode_tasklet",
 801298c:	f24d 0050 	movw	r0, #53328	; 0xd050
 8012990:	f6c0 0002 	movt	r0, #2050	; 0x802
 8012994:	f245 31ad 	movw	r1, #21421	; 0x53ad
 8012998:	f6c0 0101 	movt	r1, #2049	; 0x801
 801299c:	68fa      	ldr	r2, [r7, #12]
 801299e:	f7f5 fae9 	bl	8007f74 <DWC_TASK_ALLOC>
 80129a2:	4602      	mov	r2, r0
 80129a4:	68fb      	ldr	r3, [r7, #12]
 80129a6:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
						do_test_mode, pcd);

	/* Initialize SRP timer */
	core_if->srp_timer = DWC_TIMER_ALLOC("SRP TIMER", srp_timeout, core_if);
 80129aa:	f24d 0064 	movw	r0, #53348	; 0xd064
 80129ae:	f6c0 0002 	movt	r0, #2050	; 0x802
 80129b2:	f242 4179 	movw	r1, #9337	; 0x2479
 80129b6:	f6c0 0101 	movt	r1, #2049	; 0x801
 80129ba:	687a      	ldr	r2, [r7, #4]
 80129bc:	f7f5 fa30 	bl	8007e20 <DWC_TIMER_ALLOC>
 80129c0:	4602      	mov	r2, r0
 80129c2:	687b      	ldr	r3, [r7, #4]
 80129c4:	619a      	str	r2, [r3, #24]

	return pcd;
 80129c6:	68fb      	ldr	r3, [r7, #12]
#endif
	if (pcd)
		DWC_FREE(pcd);
	return NULL;

}
 80129c8:	4618      	mov	r0, r3
 80129ca:	f107 0710 	add.w	r7, r7, #16
 80129ce:	46bd      	mov	sp, r7
 80129d0:	bd80      	pop	{r7, pc}
 80129d2:	bf00      	nop

080129d4 <dwc_otg_pcd_remove>:

/**
 * Remove PCD specific data
 */
void dwc_otg_pcd_remove(dwc_otg_pcd_t * pcd)
{
 80129d4:	b580      	push	{r7, lr}
 80129d6:	b084      	sub	sp, #16
 80129d8:	af00      	add	r7, sp, #0
 80129da:	6078      	str	r0, [r7, #4]
	dwc_otg_dev_if_t *dev_if = GET_CORE_IF(pcd)->dev_if;
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	689b      	ldr	r3, [r3, #8]
 80129e0:	689b      	ldr	r3, [r3, #8]
 80129e2:	60fb      	str	r3, [r7, #12]

	if (GET_CORE_IF(pcd)->dma_enable) {
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	689b      	ldr	r3, [r3, #8]
 80129e8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80129ec:	2b00      	cmp	r3, #0
 80129ee:	d04a      	beq.n	8012a86 <dwc_otg_pcd_remove+0xb2>
		DWC_DMA_FREE(sizeof(*pcd->setup_pkt) * 5, pcd->setup_pkt,
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	695a      	ldr	r2, [r3, #20]
 80129f4:	687b      	ldr	r3, [r7, #4]
 80129f6:	699b      	ldr	r3, [r3, #24]
 80129f8:	f04f 0000 	mov.w	r0, #0
 80129fc:	f04f 0128 	mov.w	r1, #40	; 0x28
 8012a00:	f7f4 ffe6 	bl	80079d0 <__DWC_DMA_FREE>
			     pcd->setup_pkt_dma_handle);
		DWC_DMA_FREE(sizeof(uint16_t), pcd->status_buf,
 8012a04:	687b      	ldr	r3, [r7, #4]
 8012a06:	69da      	ldr	r2, [r3, #28]
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	6a1b      	ldr	r3, [r3, #32]
 8012a0c:	f04f 0000 	mov.w	r0, #0
 8012a10:	f04f 0102 	mov.w	r1, #2
 8012a14:	f7f4 ffdc 	bl	80079d0 <__DWC_DMA_FREE>
			     pcd->status_buf_dma_handle);
		if (GET_CORE_IF(pcd)->dma_desc_enable) {
 8012a18:	687b      	ldr	r3, [r7, #4]
 8012a1a:	689b      	ldr	r3, [r3, #8]
 8012a1c:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8012a20:	2b00      	cmp	r3, #0
 8012a22:	d03e      	beq.n	8012aa2 <dwc_otg_pcd_remove+0xce>
			dwc_otg_ep_free_desc_chain(dev_if->setup_desc_addr[0],
 8012a24:	68fb      	ldr	r3, [r7, #12]
 8012a26:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
						   dev_if->dma_setup_desc_addr
 8012a2a:	68fb      	ldr	r3, [r7, #12]
		DWC_DMA_FREE(sizeof(*pcd->setup_pkt) * 5, pcd->setup_pkt,
			     pcd->setup_pkt_dma_handle);
		DWC_DMA_FREE(sizeof(uint16_t), pcd->status_buf,
			     pcd->status_buf_dma_handle);
		if (GET_CORE_IF(pcd)->dma_desc_enable) {
			dwc_otg_ep_free_desc_chain(dev_if->setup_desc_addr[0],
 8012a2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012a30:	4610      	mov	r0, r2
 8012a32:	4619      	mov	r1, r3
 8012a34:	f04f 0201 	mov.w	r2, #1
 8012a38:	f7ff fbd2 	bl	80121e0 <dwc_otg_ep_free_desc_chain>
						   dev_if->dma_setup_desc_addr
						   [0], 1);
			dwc_otg_ep_free_desc_chain(dev_if->setup_desc_addr[1],
 8012a3c:	68fb      	ldr	r3, [r7, #12]
 8012a3e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
						   dev_if->dma_setup_desc_addr
 8012a42:	68fb      	ldr	r3, [r7, #12]
			     pcd->status_buf_dma_handle);
		if (GET_CORE_IF(pcd)->dma_desc_enable) {
			dwc_otg_ep_free_desc_chain(dev_if->setup_desc_addr[0],
						   dev_if->dma_setup_desc_addr
						   [0], 1);
			dwc_otg_ep_free_desc_chain(dev_if->setup_desc_addr[1],
 8012a44:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8012a48:	4610      	mov	r0, r2
 8012a4a:	4619      	mov	r1, r3
 8012a4c:	f04f 0201 	mov.w	r2, #1
 8012a50:	f7ff fbc6 	bl	80121e0 <dwc_otg_ep_free_desc_chain>
						   dev_if->dma_setup_desc_addr
						   [1], 1);
			dwc_otg_ep_free_desc_chain(dev_if->in_desc_addr,
 8012a54:	68fb      	ldr	r3, [r7, #12]
 8012a56:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
						   dev_if->dma_in_desc_addr, 1);
 8012a5a:	68fb      	ldr	r3, [r7, #12]
						   dev_if->dma_setup_desc_addr
						   [0], 1);
			dwc_otg_ep_free_desc_chain(dev_if->setup_desc_addr[1],
						   dev_if->dma_setup_desc_addr
						   [1], 1);
			dwc_otg_ep_free_desc_chain(dev_if->in_desc_addr,
 8012a5c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8012a60:	4610      	mov	r0, r2
 8012a62:	4619      	mov	r1, r3
 8012a64:	f04f 0201 	mov.w	r2, #1
 8012a68:	f7ff fbba 	bl	80121e0 <dwc_otg_ep_free_desc_chain>
						   dev_if->dma_in_desc_addr, 1);
			dwc_otg_ep_free_desc_chain(dev_if->out_desc_addr,
 8012a6c:	68fb      	ldr	r3, [r7, #12]
 8012a6e:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
						   dev_if->dma_out_desc_addr,
 8012a72:	68fb      	ldr	r3, [r7, #12]
			dwc_otg_ep_free_desc_chain(dev_if->setup_desc_addr[1],
						   dev_if->dma_setup_desc_addr
						   [1], 1);
			dwc_otg_ep_free_desc_chain(dev_if->in_desc_addr,
						   dev_if->dma_in_desc_addr, 1);
			dwc_otg_ep_free_desc_chain(dev_if->out_desc_addr,
 8012a74:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8012a78:	4610      	mov	r0, r2
 8012a7a:	4619      	mov	r1, r3
 8012a7c:	f04f 0201 	mov.w	r2, #1
 8012a80:	f7ff fbae 	bl	80121e0 <dwc_otg_ep_free_desc_chain>
 8012a84:	e00d      	b.n	8012aa2 <dwc_otg_pcd_remove+0xce>
						   dev_if->dma_out_desc_addr,
						   1);
		}
	} else {
		DWC_FREE(pcd->setup_pkt);
 8012a86:	687b      	ldr	r3, [r7, #4]
 8012a88:	695b      	ldr	r3, [r3, #20]
 8012a8a:	f04f 0000 	mov.w	r0, #0
 8012a8e:	4619      	mov	r1, r3
 8012a90:	f7f4 ffd4 	bl	8007a3c <__DWC_FREE>
		DWC_FREE(pcd->status_buf);
 8012a94:	687b      	ldr	r3, [r7, #4]
 8012a96:	69db      	ldr	r3, [r3, #28]
 8012a98:	f04f 0000 	mov.w	r0, #0
 8012a9c:	4619      	mov	r1, r3
 8012a9e:	f7f4 ffcd 	bl	8007a3c <__DWC_FREE>
	}
	DWC_SPINLOCK_FREE(pcd->lock);
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8012aa8:	4618      	mov	r0, r3
 8012aaa:	f7f5 f905 	bl	8007cb8 <DWC_SPINLOCK_FREE>
	/* Set core_if's lock pointer to NULL */
	pcd->core_if->lock = NULL;
 8012aae:	687b      	ldr	r3, [r7, #4]
 8012ab0:	689b      	ldr	r3, [r3, #8]
 8012ab2:	f04f 0200 	mov.w	r2, #0
 8012ab6:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

	DWC_TASK_FREE(pcd->start_xfer_tasklet);
 8012aba:	687b      	ldr	r3, [r7, #4]
 8012abc:	f8d3 3428 	ldr.w	r3, [r3, #1064]	; 0x428
 8012ac0:	4618      	mov	r0, r3
 8012ac2:	f7f5 fa73 	bl	8007fac <DWC_TASK_FREE>
	DWC_TASK_FREE(pcd->test_mode_tasklet);
 8012ac6:	687b      	ldr	r3, [r7, #4]
 8012ac8:	f8d3 3424 	ldr.w	r3, [r3, #1060]	; 0x424
 8012acc:	4618      	mov	r0, r3
 8012ace:	f7f5 fa6d 	bl	8007fac <DWC_TASK_FREE>
	if (pcd->cfi->ops.release) {
		pcd->cfi->ops.release(pcd->cfi);
	}
#endif

	DWC_FREE(pcd);
 8012ad2:	f04f 0000 	mov.w	r0, #0
 8012ad6:	6879      	ldr	r1, [r7, #4]
 8012ad8:	f7f4 ffb0 	bl	8007a3c <__DWC_FREE>
}
 8012adc:	f107 0710 	add.w	r7, r7, #16
 8012ae0:	46bd      	mov	sp, r7
 8012ae2:	bd80      	pop	{r7, pc}

08012ae4 <dwc_otg_pcd_is_dualspeed>:

/**
 * Returns whether registered pcd is dual speed or not
 */
uint32_t dwc_otg_pcd_is_dualspeed(dwc_otg_pcd_t * pcd)
{
 8012ae4:	b480      	push	{r7}
 8012ae6:	b085      	sub	sp, #20
 8012ae8:	af00      	add	r7, sp, #0
 8012aea:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8012aec:	687b      	ldr	r3, [r7, #4]
 8012aee:	689b      	ldr	r3, [r3, #8]
 8012af0:	60fb      	str	r3, [r7, #12]

	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) ||
 8012af2:	68fb      	ldr	r3, [r7, #12]
 8012af4:	681b      	ldr	r3, [r3, #0]
 8012af6:	695b      	ldr	r3, [r3, #20]
 8012af8:	2b01      	cmp	r3, #1
 8012afa:	d015      	beq.n	8012b28 <dwc_otg_pcd_is_dualspeed+0x44>
	    ((core_if->hwcfg2.b.hs_phy_type == 2) &&
 8012afc:	68fb      	ldr	r3, [r7, #12]
 8012afe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8012b02:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8012b06:	b2db      	uxtb	r3, r3
 */
uint32_t dwc_otg_pcd_is_dualspeed(dwc_otg_pcd_t * pcd)
{
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);

	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) ||
 8012b08:	2b80      	cmp	r3, #128	; 0x80
 8012b0a:	d110      	bne.n	8012b2e <dwc_otg_pcd_is_dualspeed+0x4a>
	    ((core_if->hwcfg2.b.hs_phy_type == 2) &&
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
 8012b0c:	68fb      	ldr	r3, [r7, #12]
 8012b0e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012b12:	f003 0303 	and.w	r3, r3, #3
 8012b16:	b2db      	uxtb	r3, r3
uint32_t dwc_otg_pcd_is_dualspeed(dwc_otg_pcd_t * pcd)
{
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);

	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) ||
	    ((core_if->hwcfg2.b.hs_phy_type == 2) &&
 8012b18:	2b01      	cmp	r3, #1
 8012b1a:	d108      	bne.n	8012b2e <dwc_otg_pcd_is_dualspeed+0x4a>
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
	     (core_if->core_params->ulpi_fs_ls))) {
 8012b1c:	68fb      	ldr	r3, [r7, #12]
 8012b1e:	681b      	ldr	r3, [r3, #0]
 8012b20:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
{
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);

	if ((core_if->core_params->speed == DWC_SPEED_PARAM_FULL) ||
	    ((core_if->hwcfg2.b.hs_phy_type == 2) &&
	     (core_if->hwcfg2.b.fs_phy_type == 1) &&
 8012b24:	2b00      	cmp	r3, #0
 8012b26:	d002      	beq.n	8012b2e <dwc_otg_pcd_is_dualspeed+0x4a>
	     (core_if->core_params->ulpi_fs_ls))) {
		return 0;
 8012b28:	f04f 0300 	mov.w	r3, #0
 8012b2c:	e001      	b.n	8012b32 <dwc_otg_pcd_is_dualspeed+0x4e>
	}

	return 1;
 8012b2e:	f04f 0301 	mov.w	r3, #1
}
 8012b32:	4618      	mov	r0, r3
 8012b34:	f107 0714 	add.w	r7, r7, #20
 8012b38:	46bd      	mov	sp, r7
 8012b3a:	bc80      	pop	{r7}
 8012b3c:	4770      	bx	lr
 8012b3e:	bf00      	nop

08012b40 <dwc_otg_pcd_is_otg>:

/**
 * Returns whether registered pcd is OTG capable or not
 */
uint32_t dwc_otg_pcd_is_otg(dwc_otg_pcd_t * pcd)
{
 8012b40:	b580      	push	{r7, lr}
 8012b42:	b084      	sub	sp, #16
 8012b44:	af00      	add	r7, sp, #0
 8012b46:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	689b      	ldr	r3, [r3, #8]
 8012b4c:	60fb      	str	r3, [r7, #12]
	gusbcfg_data_t usbcfg = {.d32 = 0 };
 8012b4e:	f04f 0300 	mov.w	r3, #0
 8012b52:	60bb      	str	r3, [r7, #8]

	usbcfg.d32 = DWC_READ_REG32(&core_if->core_global_regs->gusbcfg);
 8012b54:	68fb      	ldr	r3, [r7, #12]
 8012b56:	685b      	ldr	r3, [r3, #4]
 8012b58:	f103 030c 	add.w	r3, r3, #12
 8012b5c:	4618      	mov	r0, r3
 8012b5e:	f7f5 f871 	bl	8007c44 <DWC_READ_REG32>
 8012b62:	4603      	mov	r3, r0
 8012b64:	60bb      	str	r3, [r7, #8]
	if (!usbcfg.b.srpcap || !usbcfg.b.hnpcap) {
 8012b66:	7a7b      	ldrb	r3, [r7, #9]
 8012b68:	f003 0301 	and.w	r3, r3, #1
 8012b6c:	b2db      	uxtb	r3, r3
 8012b6e:	2b00      	cmp	r3, #0
 8012b70:	d005      	beq.n	8012b7e <dwc_otg_pcd_is_otg+0x3e>
 8012b72:	7a7b      	ldrb	r3, [r7, #9]
 8012b74:	f003 0302 	and.w	r3, r3, #2
 8012b78:	b2db      	uxtb	r3, r3
 8012b7a:	2b00      	cmp	r3, #0
 8012b7c:	d102      	bne.n	8012b84 <dwc_otg_pcd_is_otg+0x44>
		return 0;
 8012b7e:	f04f 0300 	mov.w	r3, #0
 8012b82:	e001      	b.n	8012b88 <dwc_otg_pcd_is_otg+0x48>
	}

	return 1;
 8012b84:	f04f 0301 	mov.w	r3, #1
}
 8012b88:	4618      	mov	r0, r3
 8012b8a:	f107 0710 	add.w	r7, r7, #16
 8012b8e:	46bd      	mov	sp, r7
 8012b90:	bd80      	pop	{r7, pc}
 8012b92:	bf00      	nop

08012b94 <assign_tx_fifo>:
/**
 * This function assigns periodic Tx FIFO to an periodic EP
 * in shared Tx FIFO mode
 */
static uint32_t assign_tx_fifo(dwc_otg_core_if_t * core_if)
{
 8012b94:	b480      	push	{r7}
 8012b96:	b085      	sub	sp, #20
 8012b98:	af00      	add	r7, sp, #0
 8012b9a:	6078      	str	r0, [r7, #4]
	uint32_t TxMsk = 1;
 8012b9c:	f04f 0301 	mov.w	r3, #1
 8012ba0:	60fb      	str	r3, [r7, #12]
	int i;

	for (i = 0; i < core_if->hwcfg4.b.num_in_eps; ++i) {
 8012ba2:	f04f 0300 	mov.w	r3, #0
 8012ba6:	60bb      	str	r3, [r7, #8]
 8012ba8:	e017      	b.n	8012bda <assign_tx_fifo+0x46>
		if ((TxMsk & core_if->tx_msk) == 0) {
 8012baa:	687b      	ldr	r3, [r7, #4]
 8012bac:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8012bae:	68fb      	ldr	r3, [r7, #12]
 8012bb0:	4013      	ands	r3, r2
 8012bb2:	2b00      	cmp	r3, #0
 8012bb4:	d109      	bne.n	8012bca <assign_tx_fifo+0x36>
			core_if->tx_msk |= TxMsk;
 8012bb6:	687b      	ldr	r3, [r7, #4]
 8012bb8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8012bba:	68fb      	ldr	r3, [r7, #12]
 8012bbc:	431a      	orrs	r2, r3
 8012bbe:	687b      	ldr	r3, [r7, #4]
 8012bc0:	675a      	str	r2, [r3, #116]	; 0x74
			return i + 1;
 8012bc2:	68bb      	ldr	r3, [r7, #8]
 8012bc4:	f103 0301 	add.w	r3, r3, #1
 8012bc8:	e013      	b.n	8012bf2 <assign_tx_fifo+0x5e>
		}
		TxMsk <<= 1;
 8012bca:	68fb      	ldr	r3, [r7, #12]
 8012bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8012bd0:	60fb      	str	r3, [r7, #12]
static uint32_t assign_tx_fifo(dwc_otg_core_if_t * core_if)
{
	uint32_t TxMsk = 1;
	int i;

	for (i = 0; i < core_if->hwcfg4.b.num_in_eps; ++i) {
 8012bd2:	68bb      	ldr	r3, [r7, #8]
 8012bd4:	f103 0301 	add.w	r3, r3, #1
 8012bd8:	60bb      	str	r3, [r7, #8]
 8012bda:	687b      	ldr	r3, [r7, #4]
 8012bdc:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 8012be0:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8012be4:	b2db      	uxtb	r3, r3
 8012be6:	461a      	mov	r2, r3
 8012be8:	68bb      	ldr	r3, [r7, #8]
 8012bea:	429a      	cmp	r2, r3
 8012bec:	dcdd      	bgt.n	8012baa <assign_tx_fifo+0x16>
			core_if->tx_msk |= TxMsk;
			return i + 1;
		}
		TxMsk <<= 1;
	}
	return 0;
 8012bee:	f04f 0300 	mov.w	r3, #0
}
 8012bf2:	4618      	mov	r0, r3
 8012bf4:	f107 0714 	add.w	r7, r7, #20
 8012bf8:	46bd      	mov	sp, r7
 8012bfa:	bc80      	pop	{r7}
 8012bfc:	4770      	bx	lr
 8012bfe:	bf00      	nop

08012c00 <assign_perio_tx_fifo>:
/**
 * This function assigns periodic Tx FIFO to an periodic EP
 * in shared Tx FIFO mode
 */
static uint32_t assign_perio_tx_fifo(dwc_otg_core_if_t * core_if)
{
 8012c00:	b480      	push	{r7}
 8012c02:	b085      	sub	sp, #20
 8012c04:	af00      	add	r7, sp, #0
 8012c06:	6078      	str	r0, [r7, #4]
	uint32_t PerTxMsk = 1;
 8012c08:	f04f 0301 	mov.w	r3, #1
 8012c0c:	60fb      	str	r3, [r7, #12]
	int i;
	for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; ++i) {
 8012c0e:	f04f 0300 	mov.w	r3, #0
 8012c12:	60bb      	str	r3, [r7, #8]
 8012c14:	e017      	b.n	8012c46 <assign_perio_tx_fifo+0x46>
		if ((PerTxMsk & core_if->p_tx_msk) == 0) {
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8012c1a:	68fb      	ldr	r3, [r7, #12]
 8012c1c:	4013      	ands	r3, r2
 8012c1e:	2b00      	cmp	r3, #0
 8012c20:	d109      	bne.n	8012c36 <assign_perio_tx_fifo+0x36>
			core_if->p_tx_msk |= PerTxMsk;
 8012c22:	687b      	ldr	r3, [r7, #4]
 8012c24:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8012c26:	68fb      	ldr	r3, [r7, #12]
 8012c28:	431a      	orrs	r2, r3
 8012c2a:	687b      	ldr	r3, [r7, #4]
 8012c2c:	671a      	str	r2, [r3, #112]	; 0x70
			return i + 1;
 8012c2e:	68bb      	ldr	r3, [r7, #8]
 8012c30:	f103 0301 	add.w	r3, r3, #1
 8012c34:	e013      	b.n	8012c5e <assign_perio_tx_fifo+0x5e>
		}
		PerTxMsk <<= 1;
 8012c36:	68fb      	ldr	r3, [r7, #12]
 8012c38:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8012c3c:	60fb      	str	r3, [r7, #12]
 */
static uint32_t assign_perio_tx_fifo(dwc_otg_core_if_t * core_if)
{
	uint32_t PerTxMsk = 1;
	int i;
	for (i = 0; i < core_if->hwcfg4.b.num_dev_perio_in_ep; ++i) {
 8012c3e:	68bb      	ldr	r3, [r7, #8]
 8012c40:	f103 0301 	add.w	r3, r3, #1
 8012c44:	60bb      	str	r3, [r7, #8]
 8012c46:	687b      	ldr	r3, [r7, #4]
 8012c48:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8012c4c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012c50:	b2db      	uxtb	r3, r3
 8012c52:	461a      	mov	r2, r3
 8012c54:	68bb      	ldr	r3, [r7, #8]
 8012c56:	429a      	cmp	r2, r3
 8012c58:	dcdd      	bgt.n	8012c16 <assign_perio_tx_fifo+0x16>
			core_if->p_tx_msk |= PerTxMsk;
			return i + 1;
		}
		PerTxMsk <<= 1;
	}
	return 0;
 8012c5a:	f04f 0300 	mov.w	r3, #0
}
 8012c5e:	4618      	mov	r0, r3
 8012c60:	f107 0714 	add.w	r7, r7, #20
 8012c64:	46bd      	mov	sp, r7
 8012c66:	bc80      	pop	{r7}
 8012c68:	4770      	bx	lr
 8012c6a:	bf00      	nop

08012c6c <release_perio_tx_fifo>:
 * This function releases periodic Tx FIFO
 * in shared Tx FIFO mode
 */
static void release_perio_tx_fifo(dwc_otg_core_if_t * core_if,
				  uint32_t fifo_num)
{
 8012c6c:	b480      	push	{r7}
 8012c6e:	b083      	sub	sp, #12
 8012c70:	af00      	add	r7, sp, #0
 8012c72:	6078      	str	r0, [r7, #4]
 8012c74:	6039      	str	r1, [r7, #0]
	core_if->p_tx_msk =
	    (core_if->p_tx_msk & (1 << (fifo_num - 1))) ^ core_if->p_tx_msk;
 8012c76:	683b      	ldr	r3, [r7, #0]
 8012c78:	f103 33ff 	add.w	r3, r3, #4294967295
 8012c7c:	f04f 0201 	mov.w	r2, #1
 8012c80:	fa02 f303 	lsl.w	r3, r2, r3
 8012c84:	ea6f 0203 	mvn.w	r2, r3
 8012c88:	687b      	ldr	r3, [r7, #4]
 8012c8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012c8c:	401a      	ands	r2, r3
 * in shared Tx FIFO mode
 */
static void release_perio_tx_fifo(dwc_otg_core_if_t * core_if,
				  uint32_t fifo_num)
{
	core_if->p_tx_msk =
 8012c8e:	687b      	ldr	r3, [r7, #4]
 8012c90:	671a      	str	r2, [r3, #112]	; 0x70
	    (core_if->p_tx_msk & (1 << (fifo_num - 1))) ^ core_if->p_tx_msk;
}
 8012c92:	f107 070c 	add.w	r7, r7, #12
 8012c96:	46bd      	mov	sp, r7
 8012c98:	bc80      	pop	{r7}
 8012c9a:	4770      	bx	lr

08012c9c <release_tx_fifo>:
/**
 * This function releases periodic Tx FIFO
 * in shared Tx FIFO mode
 */
static void release_tx_fifo(dwc_otg_core_if_t * core_if, uint32_t fifo_num)
{
 8012c9c:	b480      	push	{r7}
 8012c9e:	b083      	sub	sp, #12
 8012ca0:	af00      	add	r7, sp, #0
 8012ca2:	6078      	str	r0, [r7, #4]
 8012ca4:	6039      	str	r1, [r7, #0]
	core_if->tx_msk =
	    (core_if->tx_msk & (1 << (fifo_num - 1))) ^ core_if->tx_msk;
 8012ca6:	683b      	ldr	r3, [r7, #0]
 8012ca8:	f103 33ff 	add.w	r3, r3, #4294967295
 8012cac:	f04f 0201 	mov.w	r2, #1
 8012cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8012cb4:	ea6f 0203 	mvn.w	r2, r3
 8012cb8:	687b      	ldr	r3, [r7, #4]
 8012cba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012cbc:	401a      	ands	r2, r3
 * This function releases periodic Tx FIFO
 * in shared Tx FIFO mode
 */
static void release_tx_fifo(dwc_otg_core_if_t * core_if, uint32_t fifo_num)
{
	core_if->tx_msk =
 8012cbe:	687b      	ldr	r3, [r7, #4]
 8012cc0:	675a      	str	r2, [r3, #116]	; 0x74
	    (core_if->tx_msk & (1 << (fifo_num - 1))) ^ core_if->tx_msk;
}
 8012cc2:	f107 070c 	add.w	r7, r7, #12
 8012cc6:	46bd      	mov	sp, r7
 8012cc8:	bc80      	pop	{r7}
 8012cca:	4770      	bx	lr

08012ccc <dwc_otg_pcd_ep_enable>:
 * This function is being called from gadget 
 * to enable PCD endpoint.
 */
int dwc_otg_pcd_ep_enable(dwc_otg_pcd_t * pcd,
			  const uint8_t * ep_desc, void *usb_ep)
{
 8012ccc:	b580      	push	{r7, lr}
 8012cce:	b090      	sub	sp, #64	; 0x40
 8012cd0:	af00      	add	r7, sp, #0
 8012cd2:	60f8      	str	r0, [r7, #12]
 8012cd4:	60b9      	str	r1, [r7, #8]
 8012cd6:	607a      	str	r2, [r7, #4]
	int num, dir;
	dwc_otg_pcd_ep_t *ep = NULL;
 8012cd8:	f04f 0300 	mov.w	r3, #0
 8012cdc:	63fb      	str	r3, [r7, #60]	; 0x3c
	const usb_endpoint_descriptor_t *desc;
	dwc_irqflags_t flags;
	fifosize_data_t dptxfsiz = {.d32 = 0 };
 8012cde:	f04f 0300 	mov.w	r3, #0
 8012ce2:	61fb      	str	r3, [r7, #28]
	gdfifocfg_data_t gdfifocfg = {.d32 = 0 };
 8012ce4:	f04f 0300 	mov.w	r3, #0
 8012ce8:	61bb      	str	r3, [r7, #24]
	gdfifocfg_data_t gdfifocfgbase = {.d32 = 0 };
 8012cea:	f04f 0300 	mov.w	r3, #0
 8012cee:	617b      	str	r3, [r7, #20]
	int retval = 0;
 8012cf0:	f04f 0300 	mov.w	r3, #0
 8012cf4:	63bb      	str	r3, [r7, #56]	; 0x38
	int i, epcount;

	desc = (const usb_endpoint_descriptor_t *)ep_desc;
 8012cf6:	68bb      	ldr	r3, [r7, #8]
 8012cf8:	633b      	str	r3, [r7, #48]	; 0x30

	if (!desc) {
 8012cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012cfc:	2b00      	cmp	r3, #0
 8012cfe:	d10a      	bne.n	8012d16 <dwc_otg_pcd_ep_enable+0x4a>
		pcd->ep0.priv = usb_ep;
 8012d00:	68fb      	ldr	r3, [r7, #12]
 8012d02:	687a      	ldr	r2, [r7, #4]
 8012d04:	665a      	str	r2, [r3, #100]	; 0x64
		ep = &pcd->ep0;
 8012d06:	68fb      	ldr	r3, [r7, #12]
 8012d08:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8012d0c:	63fb      	str	r3, [r7, #60]	; 0x3c
		retval = -DWC_E_INVALID;
 8012d0e:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 8012d12:	63bb      	str	r3, [r7, #56]	; 0x38
		goto out;
 8012d14:	e18b      	b.n	801302e <dwc_otg_pcd_ep_enable+0x362>
	}

	num = UE_GET_ADDR(desc->bEndpointAddress);
 8012d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012d18:	789b      	ldrb	r3, [r3, #2]
 8012d1a:	f003 030f 	and.w	r3, r3, #15
 8012d1e:	62fb      	str	r3, [r7, #44]	; 0x2c
	dir = UE_GET_DIR(desc->bEndpointAddress);
 8012d20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012d22:	789b      	ldrb	r3, [r3, #2]
 8012d24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012d28:	62bb      	str	r3, [r7, #40]	; 0x28

	if (!desc->wMaxPacketSize) {
 8012d2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012d2c:	f103 0304 	add.w	r3, r3, #4
 8012d30:	2b00      	cmp	r3, #0
 8012d32:	d103      	bne.n	8012d3c <dwc_otg_pcd_ep_enable+0x70>
		DWC_WARN("bad maxpacketsize\n");
		retval = -DWC_E_INVALID;
 8012d34:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 8012d38:	63bb      	str	r3, [r7, #56]	; 0x38
		goto out;
 8012d3a:	e178      	b.n	801302e <dwc_otg_pcd_ep_enable+0x362>
	}

	if (dir == UE_DIR_IN) {
 8012d3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d3e:	2b80      	cmp	r3, #128	; 0x80
 8012d40:	d130      	bne.n	8012da4 <dwc_otg_pcd_ep_enable+0xd8>
		epcount = pcd->core_if->dev_if->num_in_eps;
 8012d42:	68fb      	ldr	r3, [r7, #12]
 8012d44:	689b      	ldr	r3, [r3, #8]
 8012d46:	689b      	ldr	r3, [r3, #8]
 8012d48:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012d4c:	627b      	str	r3, [r7, #36]	; 0x24
		for (i = 0; i < epcount; i++) {
 8012d4e:	f04f 0300 	mov.w	r3, #0
 8012d52:	637b      	str	r3, [r7, #52]	; 0x34
 8012d54:	e021      	b.n	8012d9a <dwc_otg_pcd_ep_enable+0xce>
			if (num == pcd->in_ep[i].dwc_ep.num) {
 8012d56:	68f9      	ldr	r1, [r7, #12]
 8012d58:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012d5a:	4613      	mov	r3, r2
 8012d5c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8012d60:	189b      	adds	r3, r3, r2
 8012d62:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012d66:	18cb      	adds	r3, r1, r3
 8012d68:	f103 0378 	add.w	r3, r3, #120	; 0x78
 8012d6c:	781b      	ldrb	r3, [r3, #0]
 8012d6e:	461a      	mov	r2, r3
 8012d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d72:	429a      	cmp	r2, r3
 8012d74:	d10d      	bne.n	8012d92 <dwc_otg_pcd_ep_enable+0xc6>
				ep = &pcd->in_ep[i];
 8012d76:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012d78:	4613      	mov	r3, r2
 8012d7a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8012d7e:	189b      	adds	r3, r3, r2
 8012d80:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012d84:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8012d88:	68fa      	ldr	r2, [r7, #12]
 8012d8a:	18d3      	adds	r3, r2, r3
 8012d8c:	63fb      	str	r3, [r7, #60]	; 0x3c
				break;
 8012d8e:	bf00      	nop
 8012d90:	e039      	b.n	8012e06 <dwc_otg_pcd_ep_enable+0x13a>
		goto out;
	}

	if (dir == UE_DIR_IN) {
		epcount = pcd->core_if->dev_if->num_in_eps;
		for (i = 0; i < epcount; i++) {
 8012d92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012d94:	f103 0301 	add.w	r3, r3, #1
 8012d98:	637b      	str	r3, [r7, #52]	; 0x34
 8012d9a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d9e:	429a      	cmp	r2, r3
 8012da0:	dbd9      	blt.n	8012d56 <dwc_otg_pcd_ep_enable+0x8a>
 8012da2:	e030      	b.n	8012e06 <dwc_otg_pcd_ep_enable+0x13a>
				ep = &pcd->in_ep[i];
				break;
			}
		}
	} else {
		epcount = pcd->core_if->dev_if->num_out_eps;
 8012da4:	68fb      	ldr	r3, [r7, #12]
 8012da6:	689b      	ldr	r3, [r3, #8]
 8012da8:	689b      	ldr	r3, [r3, #8]
 8012daa:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8012dae:	627b      	str	r3, [r7, #36]	; 0x24
		for (i = 0; i < epcount; i++) {
 8012db0:	f04f 0300 	mov.w	r3, #0
 8012db4:	637b      	str	r3, [r7, #52]	; 0x34
 8012db6:	e022      	b.n	8012dfe <dwc_otg_pcd_ep_enable+0x132>
			if (num == pcd->out_ep[i].dwc_ep.num) {
 8012db8:	68f9      	ldr	r1, [r7, #12]
 8012dba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012dbc:	4613      	mov	r3, r2
 8012dbe:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8012dc2:	189b      	adds	r3, r3, r2
 8012dc4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012dc8:	18cb      	adds	r3, r1, r3
 8012dca:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8012dce:	791b      	ldrb	r3, [r3, #4]
 8012dd0:	461a      	mov	r2, r3
 8012dd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012dd4:	429a      	cmp	r2, r3
 8012dd6:	d10e      	bne.n	8012df6 <dwc_otg_pcd_ep_enable+0x12a>
				ep = &pcd->out_ep[i];
 8012dd8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012dda:	4613      	mov	r3, r2
 8012ddc:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8012de0:	189b      	adds	r3, r3, r2
 8012de2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012de6:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8012dea:	68fa      	ldr	r2, [r7, #12]
 8012dec:	18d3      	adds	r3, r2, r3
 8012dee:	f103 0304 	add.w	r3, r3, #4
 8012df2:	63fb      	str	r3, [r7, #60]	; 0x3c
				break;
 8012df4:	e007      	b.n	8012e06 <dwc_otg_pcd_ep_enable+0x13a>
				break;
			}
		}
	} else {
		epcount = pcd->core_if->dev_if->num_out_eps;
		for (i = 0; i < epcount; i++) {
 8012df6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012df8:	f103 0301 	add.w	r3, r3, #1
 8012dfc:	637b      	str	r3, [r7, #52]	; 0x34
 8012dfe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012e02:	429a      	cmp	r2, r3
 8012e04:	dbd8      	blt.n	8012db8 <dwc_otg_pcd_ep_enable+0xec>
				break;
			}
		}
	}

	if (!ep) {
 8012e06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	d103      	bne.n	8012e14 <dwc_otg_pcd_ep_enable+0x148>
		DWC_WARN("bad address\n");
		retval = -DWC_E_INVALID;
 8012e0c:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 8012e10:	63bb      	str	r3, [r7, #56]	; 0x38
		goto out;
 8012e12:	e10c      	b.n	801302e <dwc_otg_pcd_ep_enable+0x362>
	}

	DWC_SPINLOCK_IRQSAVE(pcd->lock, &flags);
 8012e14:	68fb      	ldr	r3, [r7, #12]
 8012e16:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8012e1a:	f107 0320 	add.w	r3, r7, #32
 8012e1e:	4610      	mov	r0, r2
 8012e20:	4619      	mov	r1, r3
 8012e22:	f7f4 ff67 	bl	8007cf4 <DWC_SPINLOCK_IRQSAVE>

	ep->desc = desc;
 8012e26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012e28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012e2a:	601a      	str	r2, [r3, #0]
	ep->priv = usb_ep;
 8012e2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012e2e:	687a      	ldr	r2, [r7, #4]
 8012e30:	641a      	str	r2, [r3, #64]	; 0x40

	/*
	 * Activate the EP
	 */
	ep->stopped = 0;
 8012e32:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8012e34:	7b13      	ldrb	r3, [r2, #12]
 8012e36:	f36f 0300 	bfc	r3, #0, #1
 8012e3a:	7313      	strb	r3, [r2, #12]

	ep->dwc_ep.is_in = (dir == UE_DIR_IN);
 8012e3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e3e:	2b80      	cmp	r3, #128	; 0x80
 8012e40:	bf14      	ite	ne
 8012e42:	2300      	movne	r3, #0
 8012e44:	2301      	moveq	r3, #1
 8012e46:	b2d9      	uxtb	r1, r3
 8012e48:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8012e4a:	7c53      	ldrb	r3, [r2, #17]
 8012e4c:	f361 0300 	bfi	r3, r1, #0, #1
 8012e50:	7453      	strb	r3, [r2, #17]
	ep->dwc_ep.maxpacket = UGETW(desc->wMaxPacketSize);
 8012e52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012e54:	791b      	ldrb	r3, [r3, #4]
 8012e56:	461a      	mov	r2, r3
 8012e58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012e5a:	795b      	ldrb	r3, [r3, #5]
 8012e5c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8012e60:	b29b      	uxth	r3, r3
 8012e62:	4313      	orrs	r3, r2
 8012e64:	b29b      	uxth	r3, r3
 8012e66:	b29b      	uxth	r3, r3
 8012e68:	ea4f 5343 	mov.w	r3, r3, lsl #21
 8012e6c:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8012e70:	b29a      	uxth	r2, r3
 8012e72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012e74:	f002 013f 	and.w	r1, r2, #63	; 0x3f
 8012e78:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8012e7c:	7c98      	ldrb	r0, [r3, #18]
 8012e7e:	f000 0003 	and.w	r0, r0, #3
 8012e82:	4301      	orrs	r1, r0
 8012e84:	7499      	strb	r1, [r3, #18]
 8012e86:	ea4f 1292 	mov.w	r2, r2, lsr #6
 8012e8a:	b292      	uxth	r2, r2
 8012e8c:	f002 021f 	and.w	r2, r2, #31
 8012e90:	f002 021f 	and.w	r2, r2, #31
 8012e94:	7cd9      	ldrb	r1, [r3, #19]
 8012e96:	f021 011f 	bic.w	r1, r1, #31
 8012e9a:	430a      	orrs	r2, r1
 8012e9c:	74da      	strb	r2, [r3, #19]

	ep->dwc_ep.type = desc->bmAttributes & UE_XFERTYPE;
 8012e9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012ea0:	78db      	ldrb	r3, [r3, #3]
 8012ea2:	f003 0303 	and.w	r3, r3, #3
 8012ea6:	b2d9      	uxtb	r1, r3
 8012ea8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8012eaa:	7c53      	ldrb	r3, [r2, #17]
 8012eac:	f361 1387 	bfi	r3, r1, #6, #2
 8012eb0:	7453      	strb	r3, [r2, #17]

	if (ep->dwc_ep.is_in) {
 8012eb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012eb4:	7c5b      	ldrb	r3, [r3, #17]
 8012eb6:	f003 0301 	and.w	r3, r3, #1
 8012eba:	b2db      	uxtb	r3, r3
 8012ebc:	2b00      	cmp	r3, #0
 8012ebe:	d06f      	beq.n	8012fa0 <dwc_otg_pcd_ep_enable+0x2d4>
		if (!GET_CORE_IF(pcd)->en_multiple_tx_fifo) {
 8012ec0:	68fb      	ldr	r3, [r7, #12]
 8012ec2:	689b      	ldr	r3, [r3, #8]
 8012ec4:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8012ec8:	2b00      	cmp	r3, #0
 8012eca:	d11b      	bne.n	8012f04 <dwc_otg_pcd_ep_enable+0x238>
			ep->dwc_ep.tx_fifo_num = 0;
 8012ecc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8012ece:	7c53      	ldrb	r3, [r2, #17]
 8012ed0:	f36f 0385 	bfc	r3, #2, #4
 8012ed4:	7453      	strb	r3, [r2, #17]

			if (ep->dwc_ep.type == UE_ISOCHRONOUS) {
 8012ed6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012ed8:	7c5b      	ldrb	r3, [r3, #17]
 8012eda:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8012ede:	b2db      	uxtb	r3, r3
 8012ee0:	2b40      	cmp	r3, #64	; 0x40
 8012ee2:	d11e      	bne.n	8012f22 <dwc_otg_pcd_ep_enable+0x256>
				/*
				 * if ISOC EP then assign a Periodic Tx FIFO.
				 */
				ep->dwc_ep.tx_fifo_num =
				    assign_perio_tx_fifo(GET_CORE_IF(pcd));
 8012ee4:	68fb      	ldr	r3, [r7, #12]
 8012ee6:	689b      	ldr	r3, [r3, #8]
 8012ee8:	4618      	mov	r0, r3
 8012eea:	f7ff fe89 	bl	8012c00 <assign_perio_tx_fifo>
 8012eee:	4603      	mov	r3, r0

			if (ep->dwc_ep.type == UE_ISOCHRONOUS) {
				/*
				 * if ISOC EP then assign a Periodic Tx FIFO.
				 */
				ep->dwc_ep.tx_fifo_num =
 8012ef0:	b2db      	uxtb	r3, r3
 8012ef2:	f003 030f 	and.w	r3, r3, #15
 8012ef6:	b2d9      	uxtb	r1, r3
 8012ef8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8012efa:	7c53      	ldrb	r3, [r2, #17]
 8012efc:	f361 0385 	bfi	r3, r1, #2, #4
 8012f00:	7453      	strb	r3, [r2, #17]
 8012f02:	e00e      	b.n	8012f22 <dwc_otg_pcd_ep_enable+0x256>
		} else {
			/*
			 * if Dedicated FIFOs mode is on then assign a Tx FIFO.
			 */
			ep->dwc_ep.tx_fifo_num =
			    assign_tx_fifo(GET_CORE_IF(pcd));
 8012f04:	68fb      	ldr	r3, [r7, #12]
 8012f06:	689b      	ldr	r3, [r3, #8]
 8012f08:	4618      	mov	r0, r3
 8012f0a:	f7ff fe43 	bl	8012b94 <assign_tx_fifo>
 8012f0e:	4603      	mov	r3, r0
			}
		} else {
			/*
			 * if Dedicated FIFOs mode is on then assign a Tx FIFO.
			 */
			ep->dwc_ep.tx_fifo_num =
 8012f10:	b2db      	uxtb	r3, r3
 8012f12:	f003 030f 	and.w	r3, r3, #15
 8012f16:	b2d9      	uxtb	r1, r3
 8012f18:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8012f1a:	7c53      	ldrb	r3, [r2, #17]
 8012f1c:	f361 0385 	bfi	r3, r1, #2, #4
 8012f20:	7453      	strb	r3, [r2, #17]
			    assign_tx_fifo(GET_CORE_IF(pcd));
		}

		/* Calculating EP info controller base address */
		if (ep->dwc_ep.tx_fifo_num) {
 8012f22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012f24:	7c5b      	ldrb	r3, [r3, #17]
 8012f26:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8012f2a:	b2db      	uxtb	r3, r3
 8012f2c:	2b00      	cmp	r3, #0
 8012f2e:	d037      	beq.n	8012fa0 <dwc_otg_pcd_ep_enable+0x2d4>
			gdfifocfg.d32 =
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
 8012f30:	68fb      	ldr	r3, [r7, #12]
 8012f32:	689b      	ldr	r3, [r3, #8]
 8012f34:	685b      	ldr	r3, [r3, #4]
 8012f36:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 8012f3a:	4618      	mov	r0, r3
 8012f3c:	f7f4 fe82 	bl	8007c44 <DWC_READ_REG32>
 8012f40:	4603      	mov	r3, r0
			    assign_tx_fifo(GET_CORE_IF(pcd));
		}

		/* Calculating EP info controller base address */
		if (ep->dwc_ep.tx_fifo_num) {
			gdfifocfg.d32 =
 8012f42:	61bb      	str	r3, [r7, #24]
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
					   gdfifocfg);
			gdfifocfgbase.d32 = gdfifocfg.d32 >> 16;
 8012f44:	69bb      	ldr	r3, [r7, #24]
 8012f46:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8012f4a:	617b      	str	r3, [r7, #20]
			dptxfsiz.d32 =
			    (DWC_READ_REG32
			     (&GET_CORE_IF(pcd)->
 8012f4c:	68fb      	ldr	r3, [r7, #12]
 8012f4e:	689b      	ldr	r3, [r3, #8]
 8012f50:	685a      	ldr	r2, [r3, #4]
			      core_global_regs->dtxfsiz[ep->dwc_ep.
 8012f52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012f54:	7c5b      	ldrb	r3, [r3, #17]
 8012f56:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8012f5a:	b2db      	uxtb	r3, r3
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
					   gdfifocfg);
			gdfifocfgbase.d32 = gdfifocfg.d32 >> 16;
			dptxfsiz.d32 =
			    (DWC_READ_REG32
			     (&GET_CORE_IF(pcd)->
 8012f5c:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8012f60:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8012f64:	18d3      	adds	r3, r2, r3
 8012f66:	f103 0304 	add.w	r3, r3, #4
 8012f6a:	4618      	mov	r0, r3
 8012f6c:	f7f4 fe6a 	bl	8007c44 <DWC_READ_REG32>
 8012f70:	4603      	mov	r3, r0
			      core_global_regs->dtxfsiz[ep->dwc_ep.
							tx_fifo_num]) >> 16);
 8012f72:	ea4f 4313 	mov.w	r3, r3, lsr #16
		if (ep->dwc_ep.tx_fifo_num) {
			gdfifocfg.d32 =
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
					   gdfifocfg);
			gdfifocfgbase.d32 = gdfifocfg.d32 >> 16;
			dptxfsiz.d32 =
 8012f76:	61fb      	str	r3, [r7, #28]
			    (DWC_READ_REG32
			     (&GET_CORE_IF(pcd)->
			      core_global_regs->dtxfsiz[ep->dwc_ep.
							tx_fifo_num]) >> 16);
			gdfifocfg.b.epinfobase =
			    gdfifocfgbase.d32 + dptxfsiz.d32;
 8012f78:	697b      	ldr	r3, [r7, #20]
			dptxfsiz.d32 =
			    (DWC_READ_REG32
			     (&GET_CORE_IF(pcd)->
			      core_global_regs->dtxfsiz[ep->dwc_ep.
							tx_fifo_num]) >> 16);
			gdfifocfg.b.epinfobase =
 8012f7a:	b29a      	uxth	r2, r3
			    gdfifocfgbase.d32 + dptxfsiz.d32;
 8012f7c:	69fb      	ldr	r3, [r7, #28]
			dptxfsiz.d32 =
			    (DWC_READ_REG32
			     (&GET_CORE_IF(pcd)->
			      core_global_regs->dtxfsiz[ep->dwc_ep.
							tx_fifo_num]) >> 16);
			gdfifocfg.b.epinfobase =
 8012f7e:	b29b      	uxth	r3, r3
 8012f80:	18d3      	adds	r3, r2, r3
 8012f82:	b29a      	uxth	r2, r3
 8012f84:	69bb      	ldr	r3, [r7, #24]
 8012f86:	f362 431f 	bfi	r3, r2, #16, #16
 8012f8a:	61bb      	str	r3, [r7, #24]
			    gdfifocfgbase.d32 + dptxfsiz.d32;
			DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->
 8012f8c:	68fb      	ldr	r3, [r7, #12]
 8012f8e:	689b      	ldr	r3, [r3, #8]
 8012f90:	685b      	ldr	r3, [r3, #4]
 8012f92:	f103 025c 	add.w	r2, r3, #92	; 0x5c
 8012f96:	69bb      	ldr	r3, [r7, #24]
 8012f98:	4610      	mov	r0, r2
 8012f9a:	4619      	mov	r1, r3
 8012f9c:	f7f4 fe5e 	bl	8007c5c <DWC_WRITE_REG32>
					gdfifocfg, gdfifocfg.d32);
		}
	}
	/* Set initial data PID. */
	if (ep->dwc_ep.type == UE_BULK) {
 8012fa0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012fa2:	7c5b      	ldrb	r3, [r3, #17]
 8012fa4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8012fa8:	b2db      	uxtb	r3, r3
 8012faa:	2b80      	cmp	r3, #128	; 0x80
 8012fac:	d104      	bne.n	8012fb8 <dwc_otg_pcd_ep_enable+0x2ec>
		ep->dwc_ep.data_pid_start = 0;
 8012fae:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8012fb0:	7c93      	ldrb	r3, [r2, #18]
 8012fb2:	f36f 0300 	bfc	r3, #0, #1
 8012fb6:	7493      	strb	r3, [r2, #18]
	}

	/* Alloc DMA Descriptors */
	if (GET_CORE_IF(pcd)->dma_desc_enable) {
 8012fb8:	68fb      	ldr	r3, [r7, #12]
 8012fba:	689b      	ldr	r3, [r3, #8]
 8012fbc:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8012fc0:	2b00      	cmp	r3, #0
 8012fc2:	d023      	beq.n	801300c <dwc_otg_pcd_ep_enable+0x340>
#ifndef DWC_UTE_PER_IO
		if (ep->dwc_ep.type != UE_ISOCHRONOUS) {
 8012fc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012fc6:	7c5b      	ldrb	r3, [r3, #17]
 8012fc8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8012fcc:	b2db      	uxtb	r3, r3
 8012fce:	2b40      	cmp	r3, #64	; 0x40
 8012fd0:	d01c      	beq.n	801300c <dwc_otg_pcd_ep_enable+0x340>
#endif
			ep->dwc_ep.desc_addr =
			    dwc_otg_ep_alloc_desc_chain(&ep->
 8012fd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012fd4:	f103 031c 	add.w	r3, r3, #28
 8012fd8:	4618      	mov	r0, r3
 8012fda:	f04f 010a 	mov.w	r1, #10
 8012fde:	f7ff f8eb 	bl	80121b8 <dwc_otg_ep_alloc_desc_chain>
 8012fe2:	4602      	mov	r2, r0
	/* Alloc DMA Descriptors */
	if (GET_CORE_IF(pcd)->dma_desc_enable) {
#ifndef DWC_UTE_PER_IO
		if (ep->dwc_ep.type != UE_ISOCHRONOUS) {
#endif
			ep->dwc_ep.desc_addr =
 8012fe4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012fe6:	621a      	str	r2, [r3, #32]
			    dwc_otg_ep_alloc_desc_chain(&ep->
							dwc_ep.dma_desc_addr,
							MAX_DMA_DESC_CNT);
			if (!ep->dwc_ep.desc_addr) {
 8012fe8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012fea:	6a1b      	ldr	r3, [r3, #32]
 8012fec:	2b00      	cmp	r3, #0
 8012fee:	d10d      	bne.n	801300c <dwc_otg_pcd_ep_enable+0x340>
				DWC_WARN("%s, can't allocate DMA descriptor\n",
					 __func__);
				retval = -DWC_E_SHUTDOWN;
 8012ff0:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 8012ff4:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8012ff8:	63bb      	str	r3, [r7, #56]	; 0x38
				DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 8012ffa:	68fb      	ldr	r3, [r7, #12]
 8012ffc:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8013000:	6a3b      	ldr	r3, [r7, #32]
 8013002:	4610      	mov	r0, r2
 8013004:	4619      	mov	r1, r3
 8013006:	f7f4 fe83 	bl	8007d10 <DWC_SPINUNLOCK_IRQRESTORE>
				goto out;
 801300a:	e010      	b.n	801302e <dwc_otg_pcd_ep_enable+0x362>
		    ep->dwc_ep.type, ep->dwc_ep.maxpacket, ep->desc);
#ifdef DWC_UTE_PER_IO
	ep->dwc_ep.xiso_bInterval = 1 << (ep->desc->bInterval - 1);
#endif

	dwc_otg_ep_activate(GET_CORE_IF(pcd), &ep->dwc_ep);
 801300c:	68fb      	ldr	r3, [r7, #12]
 801300e:	689a      	ldr	r2, [r3, #8]
 8013010:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013012:	f103 0310 	add.w	r3, r3, #16
 8013016:	4610      	mov	r0, r2
 8013018:	4619      	mov	r1, r3
 801301a:	f7f9 fdcf 	bl	800cbbc <dwc_otg_ep_activate>
	if (pcd->cfi->ops.ep_enable) {
		pcd->cfi->ops.ep_enable(pcd->cfi, pcd, ep);
	}
#endif

	DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 801301e:	68fb      	ldr	r3, [r7, #12]
 8013020:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8013024:	6a3b      	ldr	r3, [r7, #32]
 8013026:	4610      	mov	r0, r2
 8013028:	4619      	mov	r1, r3
 801302a:	f7f4 fe71 	bl	8007d10 <DWC_SPINUNLOCK_IRQRESTORE>

out:
	return retval;
 801302e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8013030:	4618      	mov	r0, r3
 8013032:	f107 0740 	add.w	r7, r7, #64	; 0x40
 8013036:	46bd      	mov	sp, r7
 8013038:	bd80      	pop	{r7, pc}
 801303a:	bf00      	nop

0801303c <dwc_otg_pcd_ep_disable>:
/**
 * This function is being called from gadget 
 * to disable PCD endpoint.
 */
int dwc_otg_pcd_ep_disable(dwc_otg_pcd_t * pcd, void *ep_handle)
{
 801303c:	b580      	push	{r7, lr}
 801303e:	b08a      	sub	sp, #40	; 0x28
 8013040:	af00      	add	r7, sp, #0
 8013042:	6078      	str	r0, [r7, #4]
 8013044:	6039      	str	r1, [r7, #0]
	dwc_otg_pcd_ep_t *ep;
	dwc_irqflags_t flags;
	dwc_otg_dev_dma_desc_t *desc_addr;
	dwc_dma_t dma_desc_addr;
	gdfifocfg_data_t gdfifocfgbase = {.d32 = 0 };
 8013046:	f04f 0300 	mov.w	r3, #0
 801304a:	617b      	str	r3, [r7, #20]
	gdfifocfg_data_t gdfifocfg = {.d32 = 0 };
 801304c:	f04f 0300 	mov.w	r3, #0
 8013050:	613b      	str	r3, [r7, #16]
	fifosize_data_t dptxfsiz = {.d32 = 0 };
 8013052:	f04f 0300 	mov.w	r3, #0
 8013056:	60fb      	str	r3, [r7, #12]

	ep = get_ep_from_handle(pcd, ep_handle);
 8013058:	6878      	ldr	r0, [r7, #4]
 801305a:	6839      	ldr	r1, [r7, #0]
 801305c:	f7fe ff2e 	bl	8011ebc <get_ep_from_handle>
 8013060:	6278      	str	r0, [r7, #36]	; 0x24

	if (!ep || !ep->desc) {
 8013062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013064:	2b00      	cmp	r3, #0
 8013066:	d003      	beq.n	8013070 <dwc_otg_pcd_ep_disable+0x34>
 8013068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801306a:	681b      	ldr	r3, [r3, #0]
 801306c:	2b00      	cmp	r3, #0
 801306e:	d102      	bne.n	8013076 <dwc_otg_pcd_ep_disable+0x3a>
		DWC_DEBUGPL(DBG_PCD, "bad ep address\n");
		return -DWC_E_INVALID;
 8013070:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 8013074:	e0a9      	b.n	80131ca <dwc_otg_pcd_ep_disable+0x18e>
	}

	DWC_SPINLOCK_IRQSAVE(pcd->lock, &flags);
 8013076:	687b      	ldr	r3, [r7, #4]
 8013078:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 801307c:	f107 0318 	add.w	r3, r7, #24
 8013080:	4610      	mov	r0, r2
 8013082:	4619      	mov	r1, r3
 8013084:	f7f4 fe36 	bl	8007cf4 <DWC_SPINLOCK_IRQSAVE>

	dwc_otg_request_nuke(ep);
 8013088:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801308a:	f7fe ffdd 	bl	8012048 <dwc_otg_request_nuke>

	dwc_otg_ep_deactivate(GET_CORE_IF(pcd), &ep->dwc_ep);
 801308e:	687b      	ldr	r3, [r7, #4]
 8013090:	689a      	ldr	r2, [r3, #8]
 8013092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013094:	f103 0310 	add.w	r3, r3, #16
 8013098:	4610      	mov	r0, r2
 801309a:	4619      	mov	r1, r3
 801309c:	f7f9 fe7a 	bl	800cd94 <dwc_otg_ep_deactivate>
	ep->desc = NULL;
 80130a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130a2:	f04f 0200 	mov.w	r2, #0
 80130a6:	601a      	str	r2, [r3, #0]
	ep->stopped = 1;
 80130a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80130aa:	7b13      	ldrb	r3, [r2, #12]
 80130ac:	f043 0301 	orr.w	r3, r3, #1
 80130b0:	7313      	strb	r3, [r2, #12]

	gdfifocfg.d32 =
	    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->gdfifocfg);
 80130b2:	687b      	ldr	r3, [r7, #4]
 80130b4:	689b      	ldr	r3, [r3, #8]
 80130b6:	685b      	ldr	r3, [r3, #4]
 80130b8:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 80130bc:	4618      	mov	r0, r3
 80130be:	f7f4 fdc1 	bl	8007c44 <DWC_READ_REG32>
 80130c2:	4603      	mov	r3, r0

	dwc_otg_ep_deactivate(GET_CORE_IF(pcd), &ep->dwc_ep);
	ep->desc = NULL;
	ep->stopped = 1;

	gdfifocfg.d32 =
 80130c4:	613b      	str	r3, [r7, #16]
	    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->gdfifocfg);
	gdfifocfgbase.d32 = gdfifocfg.d32 >> 16;
 80130c6:	693b      	ldr	r3, [r7, #16]
 80130c8:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80130cc:	617b      	str	r3, [r7, #20]

	if (ep->dwc_ep.is_in) {
 80130ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130d0:	7c5b      	ldrb	r3, [r3, #17]
 80130d2:	f003 0301 	and.w	r3, r3, #1
 80130d6:	b2db      	uxtb	r3, r3
 80130d8:	2b00      	cmp	r3, #0
 80130da:	d04a      	beq.n	8013172 <dwc_otg_pcd_ep_disable+0x136>
		dwc_otg_flush_tx_fifo(GET_CORE_IF(pcd), ep->dwc_ep.tx_fifo_num);
 80130dc:	687b      	ldr	r3, [r7, #4]
 80130de:	689a      	ldr	r2, [r3, #8]
 80130e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130e2:	7c5b      	ldrb	r3, [r3, #17]
 80130e4:	f3c3 0383 	ubfx	r3, r3, #2, #4
 80130e8:	b2db      	uxtb	r3, r3
 80130ea:	4610      	mov	r0, r2
 80130ec:	4619      	mov	r1, r3
 80130ee:	f7fb f827 	bl	800e140 <dwc_otg_flush_tx_fifo>
		release_perio_tx_fifo(GET_CORE_IF(pcd), ep->dwc_ep.tx_fifo_num);
 80130f2:	687b      	ldr	r3, [r7, #4]
 80130f4:	689a      	ldr	r2, [r3, #8]
 80130f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80130f8:	7c5b      	ldrb	r3, [r3, #17]
 80130fa:	f3c3 0383 	ubfx	r3, r3, #2, #4
 80130fe:	b2db      	uxtb	r3, r3
 8013100:	4610      	mov	r0, r2
 8013102:	4619      	mov	r1, r3
 8013104:	f7ff fdb2 	bl	8012c6c <release_perio_tx_fifo>
		release_tx_fifo(GET_CORE_IF(pcd), ep->dwc_ep.tx_fifo_num);
 8013108:	687b      	ldr	r3, [r7, #4]
 801310a:	689a      	ldr	r2, [r3, #8]
 801310c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801310e:	7c5b      	ldrb	r3, [r3, #17]
 8013110:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8013114:	b2db      	uxtb	r3, r3
 8013116:	4610      	mov	r0, r2
 8013118:	4619      	mov	r1, r3
 801311a:	f7ff fdbf 	bl	8012c9c <release_tx_fifo>
		/* Decreasing EPinfo Base Addr */
		dptxfsiz.d32 =
		    (DWC_READ_REG32
		     (&GET_CORE_IF(pcd)->
 801311e:	687b      	ldr	r3, [r7, #4]
 8013120:	689b      	ldr	r3, [r3, #8]
 8013122:	685a      	ldr	r2, [r3, #4]
		      core_global_regs->dtxfsiz[ep->dwc_ep.tx_fifo_num]) >> 16);
 8013124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013126:	7c5b      	ldrb	r3, [r3, #17]
 8013128:	f3c3 0383 	ubfx	r3, r3, #2, #4
 801312c:	b2db      	uxtb	r3, r3
		release_perio_tx_fifo(GET_CORE_IF(pcd), ep->dwc_ep.tx_fifo_num);
		release_tx_fifo(GET_CORE_IF(pcd), ep->dwc_ep.tx_fifo_num);
		/* Decreasing EPinfo Base Addr */
		dptxfsiz.d32 =
		    (DWC_READ_REG32
		     (&GET_CORE_IF(pcd)->
 801312e:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8013132:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013136:	18d3      	adds	r3, r2, r3
 8013138:	f103 0304 	add.w	r3, r3, #4
 801313c:	4618      	mov	r0, r3
 801313e:	f7f4 fd81 	bl	8007c44 <DWC_READ_REG32>
 8013142:	4603      	mov	r3, r0
		      core_global_regs->dtxfsiz[ep->dwc_ep.tx_fifo_num]) >> 16);
 8013144:	ea4f 4313 	mov.w	r3, r3, lsr #16
	if (ep->dwc_ep.is_in) {
		dwc_otg_flush_tx_fifo(GET_CORE_IF(pcd), ep->dwc_ep.tx_fifo_num);
		release_perio_tx_fifo(GET_CORE_IF(pcd), ep->dwc_ep.tx_fifo_num);
		release_tx_fifo(GET_CORE_IF(pcd), ep->dwc_ep.tx_fifo_num);
		/* Decreasing EPinfo Base Addr */
		dptxfsiz.d32 =
 8013148:	60fb      	str	r3, [r7, #12]
		    (DWC_READ_REG32
		     (&GET_CORE_IF(pcd)->
		      core_global_regs->dtxfsiz[ep->dwc_ep.tx_fifo_num]) >> 16);
		gdfifocfg.b.epinfobase = gdfifocfgbase.d32 - dptxfsiz.d32;
 801314a:	697b      	ldr	r3, [r7, #20]
 801314c:	b29a      	uxth	r2, r3
 801314e:	68fb      	ldr	r3, [r7, #12]
 8013150:	b29b      	uxth	r3, r3
 8013152:	1ad3      	subs	r3, r2, r3
 8013154:	b29a      	uxth	r2, r3
 8013156:	693b      	ldr	r3, [r7, #16]
 8013158:	f362 431f 	bfi	r3, r2, #16, #16
 801315c:	613b      	str	r3, [r7, #16]
		DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gdfifocfg,
 801315e:	687b      	ldr	r3, [r7, #4]
 8013160:	689b      	ldr	r3, [r3, #8]
 8013162:	685b      	ldr	r3, [r3, #4]
 8013164:	f103 025c 	add.w	r2, r3, #92	; 0x5c
 8013168:	693b      	ldr	r3, [r7, #16]
 801316a:	4610      	mov	r0, r2
 801316c:	4619      	mov	r1, r3
 801316e:	f7f4 fd75 	bl	8007c5c <DWC_WRITE_REG32>
				gdfifocfg.d32);
	}

	/* Free DMA Descriptors */
	if (GET_CORE_IF(pcd)->dma_desc_enable) {
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	689b      	ldr	r3, [r3, #8]
 8013176:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 801317a:	2b00      	cmp	r3, #0
 801317c:	d01b      	beq.n	80131b6 <dwc_otg_pcd_ep_disable+0x17a>
		if (ep->dwc_ep.type != UE_ISOCHRONOUS) {
 801317e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013180:	7c5b      	ldrb	r3, [r3, #17]
 8013182:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8013186:	b2db      	uxtb	r3, r3
 8013188:	2b40      	cmp	r3, #64	; 0x40
 801318a:	d014      	beq.n	80131b6 <dwc_otg_pcd_ep_disable+0x17a>
			desc_addr = ep->dwc_ep.desc_addr;
 801318c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801318e:	6a1b      	ldr	r3, [r3, #32]
 8013190:	623b      	str	r3, [r7, #32]
			dma_desc_addr = ep->dwc_ep.dma_desc_addr;
 8013192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013194:	69db      	ldr	r3, [r3, #28]
 8013196:	61fb      	str	r3, [r7, #28]

			/* Cannot call dma_free_coherent() with IRQs disabled */
			DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 8013198:	687b      	ldr	r3, [r7, #4]
 801319a:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 801319e:	69bb      	ldr	r3, [r7, #24]
 80131a0:	4610      	mov	r0, r2
 80131a2:	4619      	mov	r1, r3
 80131a4:	f7f4 fdb4 	bl	8007d10 <DWC_SPINUNLOCK_IRQRESTORE>
			dwc_otg_ep_free_desc_chain(desc_addr, dma_desc_addr,
 80131a8:	6a38      	ldr	r0, [r7, #32]
 80131aa:	69f9      	ldr	r1, [r7, #28]
 80131ac:	f04f 020a 	mov.w	r2, #10
 80131b0:	f7ff f816 	bl	80121e0 <dwc_otg_ep_free_desc_chain>
						   MAX_DMA_DESC_CNT);

			goto out_unlocked;
 80131b4:	e007      	b.n	80131c6 <dwc_otg_pcd_ep_disable+0x18a>
		}
	}
	DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 80131bc:	69bb      	ldr	r3, [r7, #24]
 80131be:	4610      	mov	r0, r2
 80131c0:	4619      	mov	r1, r3
 80131c2:	f7f4 fda5 	bl	8007d10 <DWC_SPINUNLOCK_IRQRESTORE>

out_unlocked:
	DWC_DEBUGPL(DBG_PCD, "%d %s disabled\n", ep->dwc_ep.num,
		    ep->dwc_ep.is_in ? "IN" : "OUT");
	return 0;
 80131c6:	f04f 0300 	mov.w	r3, #0

}
 80131ca:	4618      	mov	r0, r3
 80131cc:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80131d0:	46bd      	mov	sp, r7
 80131d2:	bd80      	pop	{r7, pc}

080131d4 <dwc_otg_pcd_ep_queue>:
#endif
/* END ifdef DWC_UTE_PER_IO ***************************************************/
int dwc_otg_pcd_ep_queue(dwc_otg_pcd_t * pcd, void *ep_handle,
			 uint8_t * buf, dwc_dma_t dma_buf, uint32_t buflen,
			 int zero, void *req_handle, int atomic_alloc)
{
 80131d4:	b580      	push	{r7, lr}
 80131d6:	b08a      	sub	sp, #40	; 0x28
 80131d8:	af00      	add	r7, sp, #0
 80131da:	60f8      	str	r0, [r7, #12]
 80131dc:	60b9      	str	r1, [r7, #8]
 80131de:	607a      	str	r2, [r7, #4]
 80131e0:	603b      	str	r3, [r7, #0]
	dwc_irqflags_t flags;
	dwc_otg_pcd_request_t *req;
	dwc_otg_pcd_ep_t *ep;
	uint32_t max_transfer;

	ep = get_ep_from_handle(pcd, ep_handle);
 80131e2:	68f8      	ldr	r0, [r7, #12]
 80131e4:	68b9      	ldr	r1, [r7, #8]
 80131e6:	f7fe fe69 	bl	8011ebc <get_ep_from_handle>
 80131ea:	6238      	str	r0, [r7, #32]
	if (!ep || (!ep->desc && ep->dwc_ep.num != 0)) {
 80131ec:	6a3b      	ldr	r3, [r7, #32]
 80131ee:	2b00      	cmp	r3, #0
 80131f0:	d007      	beq.n	8013202 <dwc_otg_pcd_ep_queue+0x2e>
 80131f2:	6a3b      	ldr	r3, [r7, #32]
 80131f4:	681b      	ldr	r3, [r3, #0]
 80131f6:	2b00      	cmp	r3, #0
 80131f8:	d106      	bne.n	8013208 <dwc_otg_pcd_ep_queue+0x34>
 80131fa:	6a3b      	ldr	r3, [r7, #32]
 80131fc:	7c1b      	ldrb	r3, [r3, #16]
 80131fe:	2b00      	cmp	r3, #0
 8013200:	d002      	beq.n	8013208 <dwc_otg_pcd_ep_queue+0x34>
		DWC_WARN("bad ep\n");
		return -DWC_E_INVALID;
 8013202:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 8013206:	e224      	b.n	8013652 <dwc_otg_pcd_ep_queue+0x47e>
	}

	if (atomic_alloc) {
 8013208:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801320a:	2b00      	cmp	r3, #0
 801320c:	d007      	beq.n	801321e <dwc_otg_pcd_ep_queue+0x4a>
		req = DWC_ALLOC_ATOMIC(sizeof(*req));
 801320e:	f04f 0000 	mov.w	r0, #0
 8013212:	f04f 0120 	mov.w	r1, #32
 8013216:	f7f4 fc03 	bl	8007a20 <__DWC_ALLOC_ATOMIC>
 801321a:	6278      	str	r0, [r7, #36]	; 0x24
 801321c:	e006      	b.n	801322c <dwc_otg_pcd_ep_queue+0x58>
	} else {
		req = DWC_ALLOC(sizeof(*req));
 801321e:	f04f 0000 	mov.w	r0, #0
 8013222:	f04f 0120 	mov.w	r1, #32
 8013226:	f7f4 fbdf 	bl	80079e8 <__DWC_ALLOC>
 801322a:	6278      	str	r0, [r7, #36]	; 0x24
	}

	if (!req) {
 801322c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801322e:	2b00      	cmp	r3, #0
 8013230:	d104      	bne.n	801323c <dwc_otg_pcd_ep_queue+0x68>
		return -DWC_E_NO_MEMORY;
 8013232:	f64f 4316 	movw	r3, #64534	; 0xfc16
 8013236:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 801323a:	e20a      	b.n	8013652 <dwc_otg_pcd_ep_queue+0x47e>
	}
	DWC_CIRCLEQ_INIT_ENTRY(req, queue_entry);
 801323c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801323e:	f04f 0200 	mov.w	r2, #0
 8013242:	619a      	str	r2, [r3, #24]
 8013244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013246:	f04f 0200 	mov.w	r2, #0
 801324a:	61da      	str	r2, [r3, #28]
	if (!GET_CORE_IF(pcd)->core_params->opt) {
 801324c:	68fb      	ldr	r3, [r7, #12]
 801324e:	689b      	ldr	r3, [r3, #8]
 8013250:	681b      	ldr	r3, [r3, #0]
 8013252:	681b      	ldr	r3, [r3, #0]
 8013254:	2b00      	cmp	r3, #0
			DWC_ERROR("queue req %p, len %d buf %p\n",
				  req_handle, buflen, buf);
		}
	}

	req->buf = buf;
 8013256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013258:	687a      	ldr	r2, [r7, #4]
 801325a:	605a      	str	r2, [r3, #4]
	req->dma = dma_buf;
 801325c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801325e:	683a      	ldr	r2, [r7, #0]
 8013260:	609a      	str	r2, [r3, #8]
	req->length = buflen;
 8013262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013264:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013266:	60da      	str	r2, [r3, #12]
	req->sent_zlp = zero;
 8013268:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801326a:	b2db      	uxtb	r3, r3
 801326c:	f003 0301 	and.w	r3, r3, #1
 8013270:	b2d9      	uxtb	r1, r3
 8013272:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013274:	7d13      	ldrb	r3, [r2, #20]
 8013276:	f361 0300 	bfi	r3, r1, #0, #1
 801327a:	7513      	strb	r3, [r2, #20]
	req->priv = req_handle;
 801327c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801327e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013280:	601a      	str	r2, [r3, #0]

	DWC_SPINLOCK_IRQSAVE(pcd->lock, &flags);
 8013282:	68fb      	ldr	r3, [r7, #12]
 8013284:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8013288:	f107 0314 	add.w	r3, r7, #20
 801328c:	4610      	mov	r0, r2
 801328e:	4619      	mov	r1, r3
 8013290:	f7f4 fd30 	bl	8007cf4 <DWC_SPINLOCK_IRQSAVE>

	/*
	 * For EP0 IN without premature status, zlp is required?
	 */
	if (ep->dwc_ep.num == 0 && ep->dwc_ep.is_in) {
 8013294:	6a3b      	ldr	r3, [r7, #32]
 8013296:	7c1b      	ldrb	r3, [r3, #16]
 8013298:	2b00      	cmp	r3, #0
		DWC_DEBUGPL(DBG_PCDV, "%d-OUT ZLP\n", ep->dwc_ep.num);
		//_req->zero = 1;
	}

	/* Start the transfer */
	if (DWC_CIRCLEQ_EMPTY(&ep->queue) && !ep->stopped) {
 801329a:	6a3b      	ldr	r3, [r7, #32]
 801329c:	685a      	ldr	r2, [r3, #4]
 801329e:	6a3b      	ldr	r3, [r7, #32]
 80132a0:	f103 0304 	add.w	r3, r3, #4
 80132a4:	429a      	cmp	r2, r3
 80132a6:	f040 8165 	bne.w	8013574 <dwc_otg_pcd_ep_queue+0x3a0>
 80132aa:	6a3b      	ldr	r3, [r7, #32]
 80132ac:	7b1b      	ldrb	r3, [r3, #12]
 80132ae:	f003 0301 	and.w	r3, r3, #1
 80132b2:	b2db      	uxtb	r3, r3
 80132b4:	2b00      	cmp	r3, #0
 80132b6:	f040 815d 	bne.w	8013574 <dwc_otg_pcd_ep_queue+0x3a0>
		/*!
		* @note IFX Chg
		* Moved up to ensure that the context information is 
		* available during the interrupt processing
		*/
		++pcd->request_pending;
 80132ba:	68fb      	ldr	r3, [r7, #12]
 80132bc:	691b      	ldr	r3, [r3, #16]
 80132be:	f103 0201 	add.w	r2, r3, #1
 80132c2:	68fb      	ldr	r3, [r7, #12]
 80132c4:	611a      	str	r2, [r3, #16]
		DWC_CIRCLEQ_INSERT_TAIL(&ep->queue, req, queue_entry);
 80132c6:	6a3b      	ldr	r3, [r7, #32]
 80132c8:	f103 0204 	add.w	r2, r3, #4
 80132cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80132ce:	619a      	str	r2, [r3, #24]
 80132d0:	6a3b      	ldr	r3, [r7, #32]
 80132d2:	689a      	ldr	r2, [r3, #8]
 80132d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80132d6:	61da      	str	r2, [r3, #28]
 80132d8:	6a3b      	ldr	r3, [r7, #32]
 80132da:	685a      	ldr	r2, [r3, #4]
 80132dc:	6a3b      	ldr	r3, [r7, #32]
 80132de:	f103 0304 	add.w	r3, r3, #4
 80132e2:	429a      	cmp	r2, r3
 80132e4:	d103      	bne.n	80132ee <dwc_otg_pcd_ep_queue+0x11a>
 80132e6:	6a3b      	ldr	r3, [r7, #32]
 80132e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80132ea:	605a      	str	r2, [r3, #4]
 80132ec:	e003      	b.n	80132f6 <dwc_otg_pcd_ep_queue+0x122>
 80132ee:	6a3b      	ldr	r3, [r7, #32]
 80132f0:	689b      	ldr	r3, [r3, #8]
 80132f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80132f4:	619a      	str	r2, [r3, #24]
 80132f6:	6a3b      	ldr	r3, [r7, #32]
 80132f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80132fa:	609a      	str	r2, [r3, #8]
#endif
		/* EP0 Transfer? */
		if (ep->dwc_ep.num == 0) {
 80132fc:	6a3b      	ldr	r3, [r7, #32]
 80132fe:	7c1b      	ldrb	r3, [r3, #16]
 8013300:	2b00      	cmp	r3, #0
 8013302:	f040 8091 	bne.w	8013428 <dwc_otg_pcd_ep_queue+0x254>
			switch (pcd->ep0state) {
 8013306:	68fb      	ldr	r3, [r7, #12]
 8013308:	7b1b      	ldrb	r3, [r3, #12]
 801330a:	2b03      	cmp	r3, #3
 801330c:	d004      	beq.n	8013318 <dwc_otg_pcd_ep_queue+0x144>
 801330e:	2b04      	cmp	r3, #4
 8013310:	d020      	beq.n	8013354 <dwc_otg_pcd_ep_queue+0x180>
 8013312:	2b02      	cmp	r3, #2
 8013314:	d020      	beq.n	8013358 <dwc_otg_pcd_ep_queue+0x184>
 8013316:	e010      	b.n	801333a <dwc_otg_pcd_ep_queue+0x166>

			case EP0_OUT_DATA_PHASE:
				DWC_DEBUGPL(DBG_PCD,
					    "%s ep0: EP0_OUT_DATA_PHASE\n",
					    __func__);
				if (pcd->request_config) {
 8013318:	68fb      	ldr	r3, [r7, #12]
 801331a:	7b5b      	ldrb	r3, [r3, #13]
 801331c:	f003 0302 	and.w	r3, r3, #2
 8013320:	b2db      	uxtb	r3, r3
 8013322:	2b00      	cmp	r3, #0
 8013324:	d01a      	beq.n	801335c <dwc_otg_pcd_ep_queue+0x188>
					/* Complete STATUS PHASE */
					ep->dwc_ep.is_in = 1;
 8013326:	6a3a      	ldr	r2, [r7, #32]
 8013328:	7c53      	ldrb	r3, [r2, #17]
 801332a:	f043 0301 	orr.w	r3, r3, #1
 801332e:	7453      	strb	r3, [r2, #17]
					pcd->ep0state = EP0_IN_STATUS_PHASE;
 8013330:	68fb      	ldr	r3, [r7, #12]
 8013332:	f04f 0204 	mov.w	r2, #4
 8013336:	731a      	strb	r2, [r3, #12]
				}
				break;
 8013338:	e010      	b.n	801335c <dwc_otg_pcd_ep_queue+0x188>
				break;

			default:
				DWC_DEBUGPL(DBG_ANY, "ep0: odd state %d\n",
					    pcd->ep0state);
				DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 801333a:	68fb      	ldr	r3, [r7, #12]
 801333c:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8013340:	697b      	ldr	r3, [r7, #20]
 8013342:	4610      	mov	r0, r2
 8013344:	4619      	mov	r1, r3
 8013346:	f7f4 fce3 	bl	8007d10 <DWC_SPINUNLOCK_IRQRESTORE>
				return -DWC_E_SHUTDOWN;
 801334a:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 801334e:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8013352:	e17e      	b.n	8013652 <dwc_otg_pcd_ep_queue+0x47e>

			case EP0_IN_STATUS_PHASE:
				DWC_DEBUGPL(DBG_PCD,
					    "%s ep0: EP0_IN_STATUS_PHASE\n",
					    __func__);
				break;
 8013354:	bf00      	nop
 8013356:	e002      	b.n	801335e <dwc_otg_pcd_ep_queue+0x18a>
			switch (pcd->ep0state) {
			case EP0_IN_DATA_PHASE:
				DWC_DEBUGPL(DBG_PCD,
					    "%s ep0: EP0_IN_DATA_PHASE\n",
					    __func__);
				break;
 8013358:	bf00      	nop
 801335a:	e000      	b.n	801335e <dwc_otg_pcd_ep_queue+0x18a>
				if (pcd->request_config) {
					/* Complete STATUS PHASE */
					ep->dwc_ep.is_in = 1;
					pcd->ep0state = EP0_IN_STATUS_PHASE;
				}
				break;
 801335c:	bf00      	nop
					    pcd->ep0state);
				DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
				return -DWC_E_SHUTDOWN;
			}

			ep->dwc_ep.dma_addr = dma_buf;
 801335e:	6a3b      	ldr	r3, [r7, #32]
 8013360:	683a      	ldr	r2, [r7, #0]
 8013362:	619a      	str	r2, [r3, #24]
			ep->dwc_ep.start_xfer_buff = buf;
 8013364:	6a3b      	ldr	r3, [r7, #32]
 8013366:	687a      	ldr	r2, [r7, #4]
 8013368:	625a      	str	r2, [r3, #36]	; 0x24
			ep->dwc_ep.xfer_buff = buf;
 801336a:	6a3b      	ldr	r3, [r7, #32]
 801336c:	687a      	ldr	r2, [r7, #4]
 801336e:	629a      	str	r2, [r3, #40]	; 0x28
			ep->dwc_ep.xfer_len = buflen;
 8013370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013372:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8013376:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 801337a:	6a39      	ldr	r1, [r7, #32]
 801337c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 801337e:	f362 0312 	bfi	r3, r2, #0, #19
 8013382:	62cb      	str	r3, [r1, #44]	; 0x2c
			ep->dwc_ep.xfer_count = 0;
 8013384:	6a3a      	ldr	r2, [r7, #32]
 8013386:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8013388:	f36f 0312 	bfc	r3, #0, #19
 801338c:	6313      	str	r3, [r2, #48]	; 0x30
			ep->dwc_ep.sent_zlp = 0;
 801338e:	6a3a      	ldr	r2, [r7, #32]
 8013390:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8013394:	f36f 03c3 	bfc	r3, #3, #1
 8013398:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
			ep->dwc_ep.total_len = ep->dwc_ep.xfer_len;
 801339c:	6a3b      	ldr	r3, [r7, #32]
 801339e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80133a0:	f3c3 0112 	ubfx	r1, r3, #0, #19
 80133a4:	6a3b      	ldr	r3, [r7, #32]
 80133a6:	ea4f 4201 	mov.w	r2, r1, lsl #16
 80133aa:	ea4f 4212 	mov.w	r2, r2, lsr #16
 80133ae:	f04f 0000 	mov.w	r0, #0
 80133b2:	4302      	orrs	r2, r0
 80133b4:	869a      	strh	r2, [r3, #52]	; 0x34
 80133b6:	ea4f 4211 	mov.w	r2, r1, lsr #16
 80133ba:	f002 0207 	and.w	r2, r2, #7
 80133be:	f002 0207 	and.w	r2, r2, #7
 80133c2:	f893 1036 	ldrb.w	r1, [r3, #54]	; 0x36
 80133c6:	f021 0107 	bic.w	r1, r1, #7
 80133ca:	430a      	orrs	r2, r1
 80133cc:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

			if (zero) {
 80133d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80133d2:	2b00      	cmp	r3, #0
 80133d4:	d01e      	beq.n	8013414 <dwc_otg_pcd_ep_queue+0x240>
				if ((ep->dwc_ep.xfer_len %
 80133d6:	6a3b      	ldr	r3, [r7, #32]
 80133d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80133da:	f3c3 0312 	ubfx	r3, r3, #0, #19
				     ep->dwc_ep.maxpacket == 0)
 80133de:	6a3a      	ldr	r2, [r7, #32]
 80133e0:	8a52      	ldrh	r2, [r2, #18]
 80133e2:	f3c2 028a 	ubfx	r2, r2, #2, #11
 80133e6:	b292      	uxth	r2, r2
			ep->dwc_ep.xfer_count = 0;
			ep->dwc_ep.sent_zlp = 0;
			ep->dwc_ep.total_len = ep->dwc_ep.xfer_len;

			if (zero) {
				if ((ep->dwc_ep.xfer_len %
 80133e8:	fb93 f1f2 	sdiv	r1, r3, r2
 80133ec:	fb02 f201 	mul.w	r2, r2, r1
 80133f0:	1a9b      	subs	r3, r3, r2
 80133f2:	2b00      	cmp	r3, #0
 80133f4:	d10e      	bne.n	8013414 <dwc_otg_pcd_ep_queue+0x240>
				     ep->dwc_ep.maxpacket == 0)
				    && (ep->dwc_ep.xfer_len != 0)) {
 80133f6:	6a3b      	ldr	r3, [r7, #32]
 80133f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80133fa:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80133fe:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 8013402:	2b00      	cmp	r3, #0
 8013404:	d006      	beq.n	8013414 <dwc_otg_pcd_ep_queue+0x240>
					ep->dwc_ep.sent_zlp = 1;
 8013406:	6a3a      	ldr	r2, [r7, #32]
 8013408:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 801340c:	f043 0308 	orr.w	r3, r3, #8
 8013410:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
				}

			}

			dwc_otg_ep0_start_transfer(GET_CORE_IF(pcd),
 8013414:	68fb      	ldr	r3, [r7, #12]
 8013416:	689a      	ldr	r2, [r3, #8]
 8013418:	6a3b      	ldr	r3, [r7, #32]
 801341a:	f103 0310 	add.w	r3, r3, #16
 801341e:	4610      	mov	r0, r2
 8013420:	4619      	mov	r1, r3
 8013422:	f7fa f965 	bl	800d6f0 <dwc_otg_ep0_start_transfer>
		*/
		++pcd->request_pending;
		DWC_CIRCLEQ_INSERT_TAIL(&ep->queue, req, queue_entry);
#endif
		/* EP0 Transfer? */
		if (ep->dwc_ep.num == 0) {
 8013426:	e0c6      	b.n	80135b6 <dwc_otg_pcd_ep_queue+0x3e2>
				pcd->cfi->ops.build_descriptors(pcd->cfi, pcd,
								ep, req);
			} else {
#endif
				max_transfer =
				    GET_CORE_IF(ep->pcd)->
 8013428:	6a3b      	ldr	r3, [r7, #32]
 801342a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801342c:	689b      	ldr	r3, [r3, #8]
 801342e:	681b      	ldr	r3, [r3, #0]
				    core_params->max_transfer_size;
 8013430:	6f9b      	ldr	r3, [r3, #120]	; 0x78
				ep->dwc_ep.cfi_req_len = buflen;
				pcd->cfi->ops.build_descriptors(pcd->cfi, pcd,
								ep, req);
			} else {
#endif
				max_transfer =
 8013432:	61fb      	str	r3, [r7, #28]
				    GET_CORE_IF(ep->pcd)->
				    core_params->max_transfer_size;

				/* Setup and start the Transfer */
				ep->dwc_ep.dma_addr = dma_buf;
 8013434:	6a3b      	ldr	r3, [r7, #32]
 8013436:	683a      	ldr	r2, [r7, #0]
 8013438:	619a      	str	r2, [r3, #24]
				ep->dwc_ep.start_xfer_buff = buf;
 801343a:	6a3b      	ldr	r3, [r7, #32]
 801343c:	687a      	ldr	r2, [r7, #4]
 801343e:	625a      	str	r2, [r3, #36]	; 0x24
				ep->dwc_ep.xfer_buff = buf;
 8013440:	6a3b      	ldr	r3, [r7, #32]
 8013442:	687a      	ldr	r2, [r7, #4]
 8013444:	629a      	str	r2, [r3, #40]	; 0x28
				ep->dwc_ep.xfer_len = 0;
 8013446:	6a3a      	ldr	r2, [r7, #32]
 8013448:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 801344a:	f36f 0312 	bfc	r3, #0, #19
 801344e:	62d3      	str	r3, [r2, #44]	; 0x2c
				ep->dwc_ep.xfer_count = 0;
 8013450:	6a3a      	ldr	r2, [r7, #32]
 8013452:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8013454:	f36f 0312 	bfc	r3, #0, #19
 8013458:	6313      	str	r3, [r2, #48]	; 0x30
				ep->dwc_ep.sent_zlp = 0;
 801345a:	6a3a      	ldr	r2, [r7, #32]
 801345c:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8013460:	f36f 03c3 	bfc	r3, #3, #1
 8013464:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
				ep->dwc_ep.total_len = buflen;
 8013468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801346a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 801346e:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 8013472:	6a3a      	ldr	r2, [r7, #32]
 8013474:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8013478:	ea4f 4111 	mov.w	r1, r1, lsr #16
 801347c:	f04f 0000 	mov.w	r0, #0
 8013480:	4301      	orrs	r1, r0
 8013482:	8691      	strh	r1, [r2, #52]	; 0x34
 8013484:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8013488:	f003 0307 	and.w	r3, r3, #7
 801348c:	f003 0307 	and.w	r3, r3, #7
 8013490:	f892 1036 	ldrb.w	r1, [r2, #54]	; 0x36
 8013494:	f021 0107 	bic.w	r1, r1, #7
 8013498:	430b      	orrs	r3, r1
 801349a:	f882 3036 	strb.w	r3, [r2, #54]	; 0x36

				ep->dwc_ep.maxxfer = max_transfer;
 801349e:	6a3b      	ldr	r3, [r7, #32]
 80134a0:	69fa      	ldr	r2, [r7, #28]
 80134a2:	615a      	str	r2, [r3, #20]
				if (GET_CORE_IF(pcd)->dma_desc_enable) {
 80134a4:	68fb      	ldr	r3, [r7, #12]
 80134a6:	689b      	ldr	r3, [r3, #8]
 80134a8:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80134ac:	2b00      	cmp	r3, #0
 80134ae:	d01c      	beq.n	80134ea <dwc_otg_pcd_ep_queue+0x316>
					uint32_t out_max_xfer =
 80134b0:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 80134b4:	61bb      	str	r3, [r7, #24]
					    DDMA_MAX_TRANSFER_SIZE -
					    (DDMA_MAX_TRANSFER_SIZE % 4);
					if (ep->dwc_ep.is_in) {
 80134b6:	6a3b      	ldr	r3, [r7, #32]
 80134b8:	7c5b      	ldrb	r3, [r3, #17]
 80134ba:	f003 0301 	and.w	r3, r3, #1
 80134be:	b2db      	uxtb	r3, r3
 80134c0:	2b00      	cmp	r3, #0
 80134c2:	d00a      	beq.n	80134da <dwc_otg_pcd_ep_queue+0x306>
						if (ep->dwc_ep.maxxfer >
 80134c4:	6a3b      	ldr	r3, [r7, #32]
 80134c6:	695a      	ldr	r2, [r3, #20]
 80134c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80134cc:	429a      	cmp	r2, r3
 80134ce:	d90c      	bls.n	80134ea <dwc_otg_pcd_ep_queue+0x316>
						    DDMA_MAX_TRANSFER_SIZE) {
							ep->dwc_ep.maxxfer =
 80134d0:	6a3b      	ldr	r3, [r7, #32]
 80134d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80134d6:	615a      	str	r2, [r3, #20]
 80134d8:	e007      	b.n	80134ea <dwc_otg_pcd_ep_queue+0x316>
							    DDMA_MAX_TRANSFER_SIZE;
						}
					} else {
						if (ep->dwc_ep.maxxfer >
 80134da:	6a3b      	ldr	r3, [r7, #32]
 80134dc:	695a      	ldr	r2, [r3, #20]
 80134de:	69bb      	ldr	r3, [r7, #24]
 80134e0:	429a      	cmp	r2, r3
 80134e2:	d902      	bls.n	80134ea <dwc_otg_pcd_ep_queue+0x316>
						    out_max_xfer) {
							ep->dwc_ep.maxxfer =
 80134e4:	6a3b      	ldr	r3, [r7, #32]
 80134e6:	69ba      	ldr	r2, [r7, #24]
 80134e8:	615a      	str	r2, [r3, #20]
							    out_max_xfer;
						}
					}
				}
				if (ep->dwc_ep.maxxfer < ep->dwc_ep.total_len) {
 80134ea:	6a3b      	ldr	r3, [r7, #32]
 80134ec:	695a      	ldr	r2, [r3, #20]
 80134ee:	6a3b      	ldr	r3, [r7, #32]
 80134f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80134f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80134f6:	429a      	cmp	r2, r3
 80134f8:	d210      	bcs.n	801351c <dwc_otg_pcd_ep_queue+0x348>
					ep->dwc_ep.maxxfer -=
 80134fa:	6a3b      	ldr	r3, [r7, #32]
 80134fc:	6959      	ldr	r1, [r3, #20]
					    (ep->dwc_ep.maxxfer %
 80134fe:	6a3b      	ldr	r3, [r7, #32]
 8013500:	695b      	ldr	r3, [r3, #20]
					     ep->dwc_ep.maxpacket);
 8013502:	6a3a      	ldr	r2, [r7, #32]
 8013504:	8a52      	ldrh	r2, [r2, #18]
 8013506:	f3c2 028a 	ubfx	r2, r2, #2, #11
 801350a:	b292      	uxth	r2, r2
						}
					}
				}
				if (ep->dwc_ep.maxxfer < ep->dwc_ep.total_len) {
					ep->dwc_ep.maxxfer -=
					    (ep->dwc_ep.maxxfer %
 801350c:	fbb3 f0f2 	udiv	r0, r3, r2
 8013510:	fb02 f200 	mul.w	r2, r2, r0
 8013514:	1a9b      	subs	r3, r3, r2
							    out_max_xfer;
						}
					}
				}
				if (ep->dwc_ep.maxxfer < ep->dwc_ep.total_len) {
					ep->dwc_ep.maxxfer -=
 8013516:	1aca      	subs	r2, r1, r3
 8013518:	6a3b      	ldr	r3, [r7, #32]
 801351a:	615a      	str	r2, [r3, #20]
					    (ep->dwc_ep.maxxfer %
					     ep->dwc_ep.maxpacket);
				}

				if (zero) {
 801351c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801351e:	2b00      	cmp	r3, #0
 8013520:	d01e      	beq.n	8013560 <dwc_otg_pcd_ep_queue+0x38c>
					if ((ep->dwc_ep.total_len %
 8013522:	6a3b      	ldr	r3, [r7, #32]
 8013524:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013526:	f3c3 0312 	ubfx	r3, r3, #0, #19
					     ep->dwc_ep.maxpacket == 0)
 801352a:	6a3a      	ldr	r2, [r7, #32]
 801352c:	8a52      	ldrh	r2, [r2, #18]
 801352e:	f3c2 028a 	ubfx	r2, r2, #2, #11
 8013532:	b292      	uxth	r2, r2
					    (ep->dwc_ep.maxxfer %
					     ep->dwc_ep.maxpacket);
				}

				if (zero) {
					if ((ep->dwc_ep.total_len %
 8013534:	fb93 f1f2 	sdiv	r1, r3, r2
 8013538:	fb02 f201 	mul.w	r2, r2, r1
 801353c:	1a9b      	subs	r3, r3, r2
 801353e:	2b00      	cmp	r3, #0
 8013540:	d10e      	bne.n	8013560 <dwc_otg_pcd_ep_queue+0x38c>
					     ep->dwc_ep.maxpacket == 0)
					    && (ep->dwc_ep.total_len != 0)) {
 8013542:	6a3b      	ldr	r3, [r7, #32]
 8013544:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013546:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 801354a:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 801354e:	2b00      	cmp	r3, #0
 8013550:	d006      	beq.n	8013560 <dwc_otg_pcd_ep_queue+0x38c>
						ep->dwc_ep.sent_zlp = 1;
 8013552:	6a3a      	ldr	r2, [r7, #32]
 8013554:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8013558:	f043 0308 	orr.w	r3, r3, #8
 801355c:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
					}
				}
#ifdef DWC_UTE_CFI
			}
#endif
			dwc_otg_ep_start_transfer(GET_CORE_IF(pcd),
 8013560:	68fb      	ldr	r3, [r7, #12]
 8013562:	689a      	ldr	r2, [r3, #8]
 8013564:	6a3b      	ldr	r3, [r7, #32]
 8013566:	f103 0310 	add.w	r3, r3, #16
 801356a:	4610      	mov	r0, r2
 801356c:	4619      	mov	r1, r3
 801356e:	f7f9 fd8f 	bl	800d090 <dwc_otg_ep_start_transfer>
		*/
		++pcd->request_pending;
		DWC_CIRCLEQ_INSERT_TAIL(&ep->queue, req, queue_entry);
#endif
		/* EP0 Transfer? */
		if (ep->dwc_ep.num == 0) {
 8013572:	e020      	b.n	80135b6 <dwc_otg_pcd_ep_queue+0x3e2>
	{
		/*!
		* @note IFX Chg
		* In case the queue is not empty, put it to the queue
		*/
		++pcd->request_pending;
 8013574:	68fb      	ldr	r3, [r7, #12]
 8013576:	691b      	ldr	r3, [r3, #16]
 8013578:	f103 0201 	add.w	r2, r3, #1
 801357c:	68fb      	ldr	r3, [r7, #12]
 801357e:	611a      	str	r2, [r3, #16]
		DWC_CIRCLEQ_INSERT_TAIL(&ep->queue, req, queue_entry);
 8013580:	6a3b      	ldr	r3, [r7, #32]
 8013582:	f103 0204 	add.w	r2, r3, #4
 8013586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013588:	619a      	str	r2, [r3, #24]
 801358a:	6a3b      	ldr	r3, [r7, #32]
 801358c:	689a      	ldr	r2, [r3, #8]
 801358e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013590:	61da      	str	r2, [r3, #28]
 8013592:	6a3b      	ldr	r3, [r7, #32]
 8013594:	685a      	ldr	r2, [r3, #4]
 8013596:	6a3b      	ldr	r3, [r7, #32]
 8013598:	f103 0304 	add.w	r3, r3, #4
 801359c:	429a      	cmp	r2, r3
 801359e:	d103      	bne.n	80135a8 <dwc_otg_pcd_ep_queue+0x3d4>
 80135a0:	6a3b      	ldr	r3, [r7, #32]
 80135a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80135a4:	605a      	str	r2, [r3, #4]
 80135a6:	e003      	b.n	80135b0 <dwc_otg_pcd_ep_queue+0x3dc>
 80135a8:	6a3b      	ldr	r3, [r7, #32]
 80135aa:	689b      	ldr	r3, [r3, #8]
 80135ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80135ae:	619a      	str	r2, [r3, #24]
 80135b0:	6a3b      	ldr	r3, [r7, #32]
 80135b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80135b4:	609a      	str	r2, [r3, #8]
	}
#endif

	if (req != 0) {
 80135b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80135b8:	2b00      	cmp	r3, #0
 80135ba:	d040      	beq.n	801363e <dwc_otg_pcd_ep_queue+0x46a>
#ifndef USE_IFX_DEV
		++pcd->request_pending;
		DWC_CIRCLEQ_INSERT_TAIL(&ep->queue, req, queue_entry);
#endif
		if (ep->dwc_ep.is_in && ep->stopped
 80135bc:	6a3b      	ldr	r3, [r7, #32]
 80135be:	7c5b      	ldrb	r3, [r3, #17]
 80135c0:	f003 0301 	and.w	r3, r3, #1
 80135c4:	b2db      	uxtb	r3, r3
 80135c6:	2b00      	cmp	r3, #0
 80135c8:	d039      	beq.n	801363e <dwc_otg_pcd_ep_queue+0x46a>
 80135ca:	6a3b      	ldr	r3, [r7, #32]
 80135cc:	7b1b      	ldrb	r3, [r3, #12]
 80135ce:	f003 0301 	and.w	r3, r3, #1
 80135d2:	b2db      	uxtb	r3, r3
 80135d4:	2b00      	cmp	r3, #0
 80135d6:	d032      	beq.n	801363e <dwc_otg_pcd_ep_queue+0x46a>
		    && !(GET_CORE_IF(pcd)->dma_enable)) {
 80135d8:	68fb      	ldr	r3, [r7, #12]
 80135da:	689b      	ldr	r3, [r3, #8]
 80135dc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	d12c      	bne.n	801363e <dwc_otg_pcd_ep_queue+0x46a>
			/** @todo NGS Create a function for this. */
			diepmsk_data_t diepmsk = {.d32 = 0 };
 80135e4:	f04f 0300 	mov.w	r3, #0
 80135e8:	613b      	str	r3, [r7, #16]
			diepmsk.b.intktxfemp = 1;
 80135ea:	693b      	ldr	r3, [r7, #16]
 80135ec:	f043 0310 	orr.w	r3, r3, #16
 80135f0:	613b      	str	r3, [r7, #16]
			if (GET_CORE_IF(pcd)->multiproc_int_enable) {
 80135f2:	68fb      	ldr	r3, [r7, #12]
 80135f4:	689b      	ldr	r3, [r3, #8]
 80135f6:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80135fa:	2b00      	cmp	r3, #0
 80135fc:	d012      	beq.n	8013624 <dwc_otg_pcd_ep_queue+0x450>
				DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->dev_if->
 80135fe:	68fb      	ldr	r3, [r7, #12]
 8013600:	689b      	ldr	r3, [r3, #8]
 8013602:	689b      	ldr	r3, [r3, #8]
 8013604:	681a      	ldr	r2, [r3, #0]
						 dev_global_regs->
						 diepeachintmsk[ep->dwc_ep.num],
 8013606:	6a3b      	ldr	r3, [r7, #32]
 8013608:	7c1b      	ldrb	r3, [r3, #16]
		    && !(GET_CORE_IF(pcd)->dma_enable)) {
			/** @todo NGS Create a function for this. */
			diepmsk_data_t diepmsk = {.d32 = 0 };
			diepmsk.b.intktxfemp = 1;
			if (GET_CORE_IF(pcd)->multiproc_int_enable) {
				DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->dev_if->
 801360a:	f103 0310 	add.w	r3, r3, #16
 801360e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013612:	18d2      	adds	r2, r2, r3
 8013614:	693b      	ldr	r3, [r7, #16]
 8013616:	4610      	mov	r0, r2
 8013618:	f04f 0100 	mov.w	r1, #0
 801361c:	461a      	mov	r2, r3
 801361e:	f7f4 fb2b 	bl	8007c78 <DWC_MODIFY_REG32>
 8013622:	e00c      	b.n	801363e <dwc_otg_pcd_ep_queue+0x46a>
						 dev_global_regs->
						 diepeachintmsk[ep->dwc_ep.num],
						 0, diepmsk.d32);
			} else {
				DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->dev_if->
 8013624:	68fb      	ldr	r3, [r7, #12]
 8013626:	689b      	ldr	r3, [r3, #8]
 8013628:	689b      	ldr	r3, [r3, #8]
 801362a:	681b      	ldr	r3, [r3, #0]
 801362c:	f103 0210 	add.w	r2, r3, #16
 8013630:	693b      	ldr	r3, [r7, #16]
 8013632:	4610      	mov	r0, r2
 8013634:	f04f 0100 	mov.w	r1, #0
 8013638:	461a      	mov	r2, r3
 801363a:	f7f4 fb1d 	bl	8007c78 <DWC_MODIFY_REG32>
						 diepmsk.d32);
			}

		}
	}
	DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 801363e:	68fb      	ldr	r3, [r7, #12]
 8013640:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8013644:	697b      	ldr	r3, [r7, #20]
 8013646:	4610      	mov	r0, r2
 8013648:	4619      	mov	r1, r3
 801364a:	f7f4 fb61 	bl	8007d10 <DWC_SPINUNLOCK_IRQRESTORE>

	return 0;
 801364e:	f04f 0300 	mov.w	r3, #0
}
 8013652:	4618      	mov	r0, r3
 8013654:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8013658:	46bd      	mov	sp, r7
 801365a:	bd80      	pop	{r7, pc}

0801365c <dwc_otg_pcd_ep_dequeue>:

int dwc_otg_pcd_ep_dequeue(dwc_otg_pcd_t * pcd, void *ep_handle,
			   void *req_handle)
{
 801365c:	b580      	push	{r7, lr}
 801365e:	b088      	sub	sp, #32
 8013660:	af00      	add	r7, sp, #0
 8013662:	60f8      	str	r0, [r7, #12]
 8013664:	60b9      	str	r1, [r7, #8]
 8013666:	607a      	str	r2, [r7, #4]
	dwc_irqflags_t flags;
	dwc_otg_pcd_request_t *req;
	dwc_otg_pcd_ep_t *ep;

	ep = get_ep_from_handle(pcd, ep_handle);
 8013668:	68f8      	ldr	r0, [r7, #12]
 801366a:	68b9      	ldr	r1, [r7, #8]
 801366c:	f7fe fc26 	bl	8011ebc <get_ep_from_handle>
 8013670:	61b8      	str	r0, [r7, #24]
	if (!ep || (!ep->desc && ep->dwc_ep.num != 0)) {
 8013672:	69bb      	ldr	r3, [r7, #24]
 8013674:	2b00      	cmp	r3, #0
 8013676:	d007      	beq.n	8013688 <dwc_otg_pcd_ep_dequeue+0x2c>
 8013678:	69bb      	ldr	r3, [r7, #24]
 801367a:	681b      	ldr	r3, [r3, #0]
 801367c:	2b00      	cmp	r3, #0
 801367e:	d106      	bne.n	801368e <dwc_otg_pcd_ep_dequeue+0x32>
 8013680:	69bb      	ldr	r3, [r7, #24]
 8013682:	7c1b      	ldrb	r3, [r3, #16]
 8013684:	2b00      	cmp	r3, #0
 8013686:	d002      	beq.n	801368e <dwc_otg_pcd_ep_dequeue+0x32>
		DWC_WARN("bad argument\n");
		return -DWC_E_INVALID;
 8013688:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 801368c:	e052      	b.n	8013734 <dwc_otg_pcd_ep_dequeue+0xd8>
	}

	DWC_SPINLOCK_IRQSAVE(pcd->lock, &flags);
 801368e:	68fb      	ldr	r3, [r7, #12]
 8013690:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8013694:	f107 0314 	add.w	r3, r7, #20
 8013698:	4610      	mov	r0, r2
 801369a:	4619      	mov	r1, r3
 801369c:	f7f4 fb2a 	bl	8007cf4 <DWC_SPINLOCK_IRQSAVE>

	/* make sure it's actually queued on this endpoint */
	DWC_CIRCLEQ_FOREACH(req, &ep->queue, queue_entry) {
 80136a0:	69bb      	ldr	r3, [r7, #24]
 80136a2:	685b      	ldr	r3, [r3, #4]
 80136a4:	61fb      	str	r3, [r7, #28]
 80136a6:	e007      	b.n	80136b8 <dwc_otg_pcd_ep_dequeue+0x5c>
		if (req->priv == (void *)req_handle) {
 80136a8:	69fb      	ldr	r3, [r7, #28]
 80136aa:	681a      	ldr	r2, [r3, #0]
 80136ac:	687b      	ldr	r3, [r7, #4]
 80136ae:	429a      	cmp	r2, r3
 80136b0:	d009      	beq.n	80136c6 <dwc_otg_pcd_ep_dequeue+0x6a>
	}

	DWC_SPINLOCK_IRQSAVE(pcd->lock, &flags);

	/* make sure it's actually queued on this endpoint */
	DWC_CIRCLEQ_FOREACH(req, &ep->queue, queue_entry) {
 80136b2:	69fb      	ldr	r3, [r7, #28]
 80136b4:	699b      	ldr	r3, [r3, #24]
 80136b6:	61fb      	str	r3, [r7, #28]
 80136b8:	69bb      	ldr	r3, [r7, #24]
 80136ba:	f103 0204 	add.w	r2, r3, #4
 80136be:	69fb      	ldr	r3, [r7, #28]
 80136c0:	429a      	cmp	r2, r3
 80136c2:	d1f1      	bne.n	80136a8 <dwc_otg_pcd_ep_dequeue+0x4c>
 80136c4:	e000      	b.n	80136c8 <dwc_otg_pcd_ep_dequeue+0x6c>
		if (req->priv == (void *)req_handle) {
			break;
 80136c6:	bf00      	nop
		}
	}

	if (req->priv != (void *)req_handle) {
 80136c8:	69fb      	ldr	r3, [r7, #28]
 80136ca:	681a      	ldr	r2, [r3, #0]
 80136cc:	687b      	ldr	r3, [r7, #4]
 80136ce:	429a      	cmp	r2, r3
 80136d0:	d00a      	beq.n	80136e8 <dwc_otg_pcd_ep_dequeue+0x8c>
		DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 80136d2:	68fb      	ldr	r3, [r7, #12]
 80136d4:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 80136d8:	697b      	ldr	r3, [r7, #20]
 80136da:	4610      	mov	r0, r2
 80136dc:	4619      	mov	r1, r3
 80136de:	f7f4 fb17 	bl	8007d10 <DWC_SPINUNLOCK_IRQRESTORE>
		return -DWC_E_INVALID;
 80136e2:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 80136e6:	e025      	b.n	8013734 <dwc_otg_pcd_ep_dequeue+0xd8>
	}

	if (!DWC_CIRCLEQ_EMPTY_ENTRY(req, queue_entry)) {
 80136e8:	69fb      	ldr	r3, [r7, #28]
 80136ea:	699b      	ldr	r3, [r3, #24]
 80136ec:	2b00      	cmp	r3, #0
 80136ee:	d103      	bne.n	80136f8 <dwc_otg_pcd_ep_dequeue+0x9c>
 80136f0:	69fb      	ldr	r3, [r7, #28]
 80136f2:	69db      	ldr	r3, [r3, #28]
 80136f4:	2b00      	cmp	r3, #0
 80136f6:	d008      	beq.n	801370a <dwc_otg_pcd_ep_dequeue+0xae>
		dwc_otg_request_done(ep, req, -DWC_E_RESTART);
 80136f8:	69b8      	ldr	r0, [r7, #24]
 80136fa:	69f9      	ldr	r1, [r7, #28]
 80136fc:	f64f 4210 	movw	r2, #64528	; 0xfc10
 8013700:	f6cf 72ff 	movt	r2, #65535	; 0xffff
 8013704:	f7fe fc34 	bl	8011f70 <dwc_otg_request_done>
 8013708:	e002      	b.n	8013710 <dwc_otg_pcd_ep_dequeue+0xb4>
	} else {
		req = NULL;
 801370a:	f04f 0300 	mov.w	r3, #0
 801370e:	61fb      	str	r3, [r7, #28]
	}

	DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 8013710:	68fb      	ldr	r3, [r7, #12]
 8013712:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8013716:	697b      	ldr	r3, [r7, #20]
 8013718:	4610      	mov	r0, r2
 801371a:	4619      	mov	r1, r3
 801371c:	f7f4 faf8 	bl	8007d10 <DWC_SPINUNLOCK_IRQRESTORE>

	return req ? 0 : -DWC_E_SHUTDOWN;
 8013720:	69fb      	ldr	r3, [r7, #28]
 8013722:	2b00      	cmp	r3, #0
 8013724:	d002      	beq.n	801372c <dwc_otg_pcd_ep_dequeue+0xd0>
 8013726:	f04f 0300 	mov.w	r3, #0
 801372a:	e003      	b.n	8013734 <dwc_otg_pcd_ep_dequeue+0xd8>
 801372c:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 8013730:	f6cf 73ff 	movt	r3, #65535	; 0xffff

}
 8013734:	4618      	mov	r0, r3
 8013736:	f107 0720 	add.w	r7, r7, #32
 801373a:	46bd      	mov	sp, r7
 801373c:	bd80      	pop	{r7, pc}
 801373e:	bf00      	nop

08013740 <dwc_otg_pcd_ep_halt>:

int dwc_otg_pcd_ep_halt(dwc_otg_pcd_t * pcd, void *ep_handle, int value)
{
 8013740:	b580      	push	{r7, lr}
 8013742:	b08a      	sub	sp, #40	; 0x28
 8013744:	af00      	add	r7, sp, #0
 8013746:	60f8      	str	r0, [r7, #12]
 8013748:	60b9      	str	r1, [r7, #8]
 801374a:	607a      	str	r2, [r7, #4]
	dwc_otg_pcd_ep_t *ep;
	dwc_irqflags_t flags;
	int retval = 0;
 801374c:	f04f 0300 	mov.w	r3, #0
 8013750:	627b      	str	r3, [r7, #36]	; 0x24

	ep = get_ep_from_handle(pcd, ep_handle);
 8013752:	68f8      	ldr	r0, [r7, #12]
 8013754:	68b9      	ldr	r1, [r7, #8]
 8013756:	f7fe fbb1 	bl	8011ebc <get_ep_from_handle>
 801375a:	6238      	str	r0, [r7, #32]

	if (!ep || (!ep->desc && ep != &pcd->ep0) ||
 801375c:	6a3b      	ldr	r3, [r7, #32]
 801375e:	2b00      	cmp	r3, #0
 8013760:	d012      	beq.n	8013788 <dwc_otg_pcd_ep_halt+0x48>
 8013762:	6a3b      	ldr	r3, [r7, #32]
 8013764:	681b      	ldr	r3, [r3, #0]
 8013766:	2b00      	cmp	r3, #0
 8013768:	d105      	bne.n	8013776 <dwc_otg_pcd_ep_halt+0x36>
 801376a:	68fb      	ldr	r3, [r7, #12]
 801376c:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8013770:	6a3b      	ldr	r3, [r7, #32]
 8013772:	429a      	cmp	r2, r3
 8013774:	d108      	bne.n	8013788 <dwc_otg_pcd_ep_halt+0x48>
	    (ep->desc && (ep->desc->bmAttributes == UE_ISOCHRONOUS))) {
 8013776:	6a3b      	ldr	r3, [r7, #32]
 8013778:	681b      	ldr	r3, [r3, #0]
	dwc_irqflags_t flags;
	int retval = 0;

	ep = get_ep_from_handle(pcd, ep_handle);

	if (!ep || (!ep->desc && ep != &pcd->ep0) ||
 801377a:	2b00      	cmp	r3, #0
 801377c:	d007      	beq.n	801378e <dwc_otg_pcd_ep_halt+0x4e>
	    (ep->desc && (ep->desc->bmAttributes == UE_ISOCHRONOUS))) {
 801377e:	6a3b      	ldr	r3, [r7, #32]
 8013780:	681b      	ldr	r3, [r3, #0]
 8013782:	78db      	ldrb	r3, [r3, #3]
 8013784:	2b01      	cmp	r3, #1
 8013786:	d102      	bne.n	801378e <dwc_otg_pcd_ep_halt+0x4e>
		DWC_WARN("%s, bad ep\n", __func__);
		return -DWC_E_INVALID;
 8013788:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 801378c:	e0ad      	b.n	80138ea <dwc_otg_pcd_ep_halt+0x1aa>
	}

	DWC_SPINLOCK_IRQSAVE(pcd->lock, &flags);
 801378e:	68fb      	ldr	r3, [r7, #12]
 8013790:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8013794:	f107 031c 	add.w	r3, r7, #28
 8013798:	4610      	mov	r0, r2
 801379a:	4619      	mov	r1, r3
 801379c:	f7f4 faaa 	bl	8007cf4 <DWC_SPINLOCK_IRQSAVE>
	if (!DWC_CIRCLEQ_EMPTY(&ep->queue)) {
 80137a0:	6a3b      	ldr	r3, [r7, #32]
 80137a2:	685a      	ldr	r2, [r3, #4]
 80137a4:	6a3b      	ldr	r3, [r7, #32]
 80137a6:	f103 0304 	add.w	r3, r3, #4
 80137aa:	429a      	cmp	r2, r3
 80137ac:	d005      	beq.n	80137ba <dwc_otg_pcd_ep_halt+0x7a>
		DWC_WARN("%d %s XFer In process\n", ep->dwc_ep.num,
			 ep->dwc_ep.is_in ? "IN" : "OUT");
		retval = -DWC_E_AGAIN;
 80137ae:	f64f 4311 	movw	r3, #64529	; 0xfc11
 80137b2:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 80137b6:	627b      	str	r3, [r7, #36]	; 0x24
 80137b8:	e08e      	b.n	80138d8 <dwc_otg_pcd_ep_halt+0x198>
	} else if (value == 0) {
 80137ba:	687b      	ldr	r3, [r7, #4]
 80137bc:	2b00      	cmp	r3, #0
 80137be:	d109      	bne.n	80137d4 <dwc_otg_pcd_ep_halt+0x94>
		dwc_otg_ep_clear_stall(GET_CORE_IF(pcd), &ep->dwc_ep);
 80137c0:	68fb      	ldr	r3, [r7, #12]
 80137c2:	689a      	ldr	r2, [r3, #8]
 80137c4:	6a3b      	ldr	r3, [r7, #32]
 80137c6:	f103 0310 	add.w	r3, r3, #16
 80137ca:	4610      	mov	r0, r2
 80137cc:	4619      	mov	r1, r3
 80137ce:	f7fa fbfb 	bl	800dfc8 <dwc_otg_ep_clear_stall>
 80137d2:	e081      	b.n	80138d8 <dwc_otg_pcd_ep_halt+0x198>
	} else if (value == 1) {
 80137d4:	687b      	ldr	r3, [r7, #4]
 80137d6:	2b01      	cmp	r3, #1
 80137d8:	d169      	bne.n	80138ae <dwc_otg_pcd_ep_halt+0x16e>
		if (ep->dwc_ep.is_in == 1 && GET_CORE_IF(pcd)->dma_desc_enable) {
 80137da:	6a3b      	ldr	r3, [r7, #32]
 80137dc:	7c5b      	ldrb	r3, [r3, #17]
 80137de:	f003 0301 	and.w	r3, r3, #1
 80137e2:	b2db      	uxtb	r3, r3
 80137e4:	2b00      	cmp	r3, #0
 80137e6:	d04b      	beq.n	8013880 <dwc_otg_pcd_ep_halt+0x140>
 80137e8:	68fb      	ldr	r3, [r7, #12]
 80137ea:	689b      	ldr	r3, [r3, #8]
 80137ec:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80137f0:	2b00      	cmp	r3, #0
 80137f2:	d045      	beq.n	8013880 <dwc_otg_pcd_ep_halt+0x140>
			dtxfsts_data_t txstatus;
			fifosize_data_t txfifosize;

			txfifosize.d32 =
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
 80137f4:	68fb      	ldr	r3, [r7, #12]
 80137f6:	689b      	ldr	r3, [r3, #8]
 80137f8:	685a      	ldr	r2, [r3, #4]
					   dtxfsiz[ep->dwc_ep.tx_fifo_num]);
 80137fa:	6a3b      	ldr	r3, [r7, #32]
 80137fc:	7c5b      	ldrb	r3, [r3, #17]
 80137fe:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8013802:	b2db      	uxtb	r3, r3
		if (ep->dwc_ep.is_in == 1 && GET_CORE_IF(pcd)->dma_desc_enable) {
			dtxfsts_data_t txstatus;
			fifosize_data_t txfifosize;

			txfifosize.d32 =
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
 8013804:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8013808:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801380c:	18d3      	adds	r3, r2, r3
 801380e:	f103 0304 	add.w	r3, r3, #4
 8013812:	4618      	mov	r0, r3
 8013814:	f7f4 fa16 	bl	8007c44 <DWC_READ_REG32>
 8013818:	4603      	mov	r3, r0
	} else if (value == 1) {
		if (ep->dwc_ep.is_in == 1 && GET_CORE_IF(pcd)->dma_desc_enable) {
			dtxfsts_data_t txstatus;
			fifosize_data_t txfifosize;

			txfifosize.d32 =
 801381a:	617b      	str	r3, [r7, #20]
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
					   dtxfsiz[ep->dwc_ep.tx_fifo_num]);
			txstatus.d32 =
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->dev_if->
 801381c:	68fb      	ldr	r3, [r7, #12]
 801381e:	689b      	ldr	r3, [r3, #8]
 8013820:	689a      	ldr	r2, [r3, #8]
					   in_ep_regs[ep->dwc_ep.num]->dtxfsts);
 8013822:	6a3b      	ldr	r3, [r7, #32]
 8013824:	7c1b      	ldrb	r3, [r3, #16]
 8013826:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801382a:	18d3      	adds	r3, r2, r3
 801382c:	685b      	ldr	r3, [r3, #4]

			txfifosize.d32 =
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
					   dtxfsiz[ep->dwc_ep.tx_fifo_num]);
			txstatus.d32 =
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->dev_if->
 801382e:	f103 0318 	add.w	r3, r3, #24
 8013832:	4618      	mov	r0, r3
 8013834:	f7f4 fa06 	bl	8007c44 <DWC_READ_REG32>
 8013838:	4603      	mov	r3, r0
			fifosize_data_t txfifosize;

			txfifosize.d32 =
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->core_global_regs->
					   dtxfsiz[ep->dwc_ep.tx_fifo_num]);
			txstatus.d32 =
 801383a:	61bb      	str	r3, [r7, #24]
			    DWC_READ_REG32(&GET_CORE_IF(pcd)->dev_if->
					   in_ep_regs[ep->dwc_ep.num]->dtxfsts);

			if (txstatus.b.txfspcavail < txfifosize.b.depth) {
 801383c:	8b3a      	ldrh	r2, [r7, #24]
 801383e:	8afb      	ldrh	r3, [r7, #22]
 8013840:	429a      	cmp	r2, r3
 8013842:	d205      	bcs.n	8013850 <dwc_otg_pcd_ep_halt+0x110>
				DWC_WARN("%s() Data In Tx Fifo\n", __func__);
				retval = -DWC_E_AGAIN;
 8013844:	f64f 4311 	movw	r3, #64529	; 0xfc11
 8013848:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 801384c:	627b      	str	r3, [r7, #36]	; 0x24
			 ep->dwc_ep.is_in ? "IN" : "OUT");
		retval = -DWC_E_AGAIN;
	} else if (value == 0) {
		dwc_otg_ep_clear_stall(GET_CORE_IF(pcd), &ep->dwc_ep);
	} else if (value == 1) {
		if (ep->dwc_ep.is_in == 1 && GET_CORE_IF(pcd)->dma_desc_enable) {
 801384e:	e043      	b.n	80138d8 <dwc_otg_pcd_ep_halt+0x198>

			if (txstatus.b.txfspcavail < txfifosize.b.depth) {
				DWC_WARN("%s() Data In Tx Fifo\n", __func__);
				retval = -DWC_E_AGAIN;
			} else {
				if (ep->dwc_ep.num == 0) {
 8013850:	6a3b      	ldr	r3, [r7, #32]
 8013852:	7c1b      	ldrb	r3, [r3, #16]
 8013854:	2b00      	cmp	r3, #0
 8013856:	d103      	bne.n	8013860 <dwc_otg_pcd_ep_halt+0x120>
					pcd->ep0state = EP0_STALL;
 8013858:	68fb      	ldr	r3, [r7, #12]
 801385a:	f04f 0206 	mov.w	r2, #6
 801385e:	731a      	strb	r2, [r3, #12]
				}

				ep->stopped = 1;
 8013860:	6a3a      	ldr	r2, [r7, #32]
 8013862:	7b13      	ldrb	r3, [r2, #12]
 8013864:	f043 0301 	orr.w	r3, r3, #1
 8013868:	7313      	strb	r3, [r2, #12]
				dwc_otg_ep_set_stall(GET_CORE_IF(pcd),
 801386a:	68fb      	ldr	r3, [r7, #12]
 801386c:	689a      	ldr	r2, [r3, #8]
 801386e:	6a3b      	ldr	r3, [r7, #32]
 8013870:	f103 0310 	add.w	r3, r3, #16
 8013874:	4610      	mov	r0, r2
 8013876:	4619      	mov	r1, r3
 8013878:	f7fa fb5a 	bl	800df30 <dwc_otg_ep_set_stall>
			 ep->dwc_ep.is_in ? "IN" : "OUT");
		retval = -DWC_E_AGAIN;
	} else if (value == 0) {
		dwc_otg_ep_clear_stall(GET_CORE_IF(pcd), &ep->dwc_ep);
	} else if (value == 1) {
		if (ep->dwc_ep.is_in == 1 && GET_CORE_IF(pcd)->dma_desc_enable) {
 801387c:	bf00      	nop
 801387e:	e02b      	b.n	80138d8 <dwc_otg_pcd_ep_halt+0x198>
				ep->stopped = 1;
				dwc_otg_ep_set_stall(GET_CORE_IF(pcd),
						     &ep->dwc_ep);
			}
		} else {
			if (ep->dwc_ep.num == 0) {
 8013880:	6a3b      	ldr	r3, [r7, #32]
 8013882:	7c1b      	ldrb	r3, [r3, #16]
 8013884:	2b00      	cmp	r3, #0
 8013886:	d103      	bne.n	8013890 <dwc_otg_pcd_ep_halt+0x150>
				pcd->ep0state = EP0_STALL;
 8013888:	68fb      	ldr	r3, [r7, #12]
 801388a:	f04f 0206 	mov.w	r2, #6
 801388e:	731a      	strb	r2, [r3, #12]
			}

			ep->stopped = 1;
 8013890:	6a3a      	ldr	r2, [r7, #32]
 8013892:	7b13      	ldrb	r3, [r2, #12]
 8013894:	f043 0301 	orr.w	r3, r3, #1
 8013898:	7313      	strb	r3, [r2, #12]
			dwc_otg_ep_set_stall(GET_CORE_IF(pcd), &ep->dwc_ep);
 801389a:	68fb      	ldr	r3, [r7, #12]
 801389c:	689a      	ldr	r2, [r3, #8]
 801389e:	6a3b      	ldr	r3, [r7, #32]
 80138a0:	f103 0310 	add.w	r3, r3, #16
 80138a4:	4610      	mov	r0, r2
 80138a6:	4619      	mov	r1, r3
 80138a8:	f7fa fb42 	bl	800df30 <dwc_otg_ep_set_stall>
 80138ac:	e014      	b.n	80138d8 <dwc_otg_pcd_ep_halt+0x198>
		}
	} else if (value == 2) {
 80138ae:	687b      	ldr	r3, [r7, #4]
 80138b0:	2b02      	cmp	r3, #2
 80138b2:	d107      	bne.n	80138c4 <dwc_otg_pcd_ep_halt+0x184>
		ep->dwc_ep.stall_clear_flag = 0;
 80138b4:	6a3a      	ldr	r2, [r7, #32]
 80138b6:	f892 3036 	ldrb.w	r3, [r2, #54]	; 0x36
 80138ba:	f36f 03c3 	bfc	r3, #3, #1
 80138be:	f882 3036 	strb.w	r3, [r2, #54]	; 0x36
 80138c2:	e009      	b.n	80138d8 <dwc_otg_pcd_ep_halt+0x198>
	} else if (value == 3) {
 80138c4:	687b      	ldr	r3, [r7, #4]
 80138c6:	2b03      	cmp	r3, #3
 80138c8:	d106      	bne.n	80138d8 <dwc_otg_pcd_ep_halt+0x198>
		ep->dwc_ep.stall_clear_flag = 1;
 80138ca:	6a3a      	ldr	r2, [r7, #32]
 80138cc:	f892 3036 	ldrb.w	r3, [r2, #54]	; 0x36
 80138d0:	f043 0308 	orr.w	r3, r3, #8
 80138d4:	f882 3036 	strb.w	r3, [r2, #54]	; 0x36
	}

	DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 80138d8:	68fb      	ldr	r3, [r7, #12]
 80138da:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 80138de:	69fb      	ldr	r3, [r7, #28]
 80138e0:	4610      	mov	r0, r2
 80138e2:	4619      	mov	r1, r3
 80138e4:	f7f4 fa14 	bl	8007d10 <DWC_SPINUNLOCK_IRQRESTORE>

	return retval;
 80138e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80138ea:	4618      	mov	r0, r3
 80138ec:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80138f0:	46bd      	mov	sp, r7
 80138f2:	bd80      	pop	{r7, pc}

080138f4 <dwc_otg_pcd_rem_wkup_from_suspend>:

/**
 * This function initiates remote wakeup of the host from suspend state.
 */
void dwc_otg_pcd_rem_wkup_from_suspend(dwc_otg_pcd_t * pcd, int set)
{
 80138f4:	b580      	push	{r7, lr}
 80138f6:	b086      	sub	sp, #24
 80138f8:	af00      	add	r7, sp, #0
 80138fa:	6078      	str	r0, [r7, #4]
 80138fc:	6039      	str	r1, [r7, #0]
	dctl_data_t dctl = { 0 };
 80138fe:	f04f 0300 	mov.w	r3, #0
 8013902:	613b      	str	r3, [r7, #16]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8013904:	687b      	ldr	r3, [r7, #4]
 8013906:	689b      	ldr	r3, [r3, #8]
 8013908:	617b      	str	r3, [r7, #20]
	dsts_data_t dsts;

	dsts.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dsts);
 801390a:	697b      	ldr	r3, [r7, #20]
 801390c:	689b      	ldr	r3, [r3, #8]
 801390e:	681b      	ldr	r3, [r3, #0]
 8013910:	f103 0308 	add.w	r3, r3, #8
 8013914:	4618      	mov	r0, r3
 8013916:	f7f4 f995 	bl	8007c44 <DWC_READ_REG32>
 801391a:	4603      	mov	r3, r0
 801391c:	60fb      	str	r3, [r7, #12]
	if (!dsts.b.suspsts) {
		DWC_WARN("Remote wakeup while is not in suspend state\n");
	}
	/* Check if DEVICE_REMOTE_WAKEUP feature enabled */
	if (pcd->remote_wakeup_enable) {
 801391e:	687b      	ldr	r3, [r7, #4]
 8013920:	7b5b      	ldrb	r3, [r3, #13]
 8013922:	f003 0304 	and.w	r3, r3, #4
 8013926:	b2db      	uxtb	r3, r3
 8013928:	2b00      	cmp	r3, #0
 801392a:	d05f      	beq.n	80139ec <dwc_otg_pcd_rem_wkup_from_suspend+0xf8>
		if (set) {
 801392c:	683b      	ldr	r3, [r7, #0]
 801392e:	2b00      	cmp	r3, #0
 8013930:	d05c      	beq.n	80139ec <dwc_otg_pcd_rem_wkup_from_suspend+0xf8>

			if (core_if->adp_enable) {
 8013932:	697b      	ldr	r3, [r7, #20]
 8013934:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8013938:	2b00      	cmp	r3, #0
 801393a:	d037      	beq.n	80139ac <dwc_otg_pcd_rem_wkup_from_suspend+0xb8>
				gpwrdn_data_t gpwrdn;

				dwc_otg_adp_probe_stop(core_if);
 801393c:	6978      	ldr	r0, [r7, #20]
 801393e:	f7f4 ff79 	bl	8008834 <dwc_otg_adp_probe_stop>

				/* Mask SRP detected interrupt from Power Down Logic */
				gpwrdn.d32 = 0;
 8013942:	f04f 0300 	mov.w	r3, #0
 8013946:	60bb      	str	r3, [r7, #8]
				gpwrdn.b.srp_det_msk = 1;
 8013948:	68bb      	ldr	r3, [r7, #8]
 801394a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801394e:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8013950:	697b      	ldr	r3, [r7, #20]
 8013952:	685b      	ldr	r3, [r3, #4]
 8013954:	f103 0258 	add.w	r2, r3, #88	; 0x58
 8013958:	68bb      	ldr	r3, [r7, #8]
 801395a:	4610      	mov	r0, r2
 801395c:	4619      	mov	r1, r3
 801395e:	f04f 0200 	mov.w	r2, #0
 8013962:	f7f4 f989 	bl	8007c78 <DWC_MODIFY_REG32>
						 gpwrdn, gpwrdn.d32, 0);

				/* Disable Power Down Logic */
				gpwrdn.d32 = 0;
 8013966:	f04f 0300 	mov.w	r3, #0
 801396a:	60bb      	str	r3, [r7, #8]
				gpwrdn.b.pmuactv = 1;
 801396c:	68bb      	ldr	r3, [r7, #8]
 801396e:	f043 0302 	orr.w	r3, r3, #2
 8013972:	60bb      	str	r3, [r7, #8]
				DWC_MODIFY_REG32(&core_if->core_global_regs->
 8013974:	697b      	ldr	r3, [r7, #20]
 8013976:	685b      	ldr	r3, [r3, #4]
 8013978:	f103 0258 	add.w	r2, r3, #88	; 0x58
 801397c:	68bb      	ldr	r3, [r7, #8]
 801397e:	4610      	mov	r0, r2
 8013980:	4619      	mov	r1, r3
 8013982:	f04f 0200 	mov.w	r2, #0
 8013986:	f7f4 f977 	bl	8007c78 <DWC_MODIFY_REG32>
						 gpwrdn, gpwrdn.d32, 0);

				/*
				 * Initialize the Core for Device mode.
				 */
				core_if->op_state = B_PERIPHERAL;
 801398a:	697b      	ldr	r3, [r7, #20]
 801398c:	f04f 0204 	mov.w	r2, #4
 8013990:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
				dwc_otg_core_init(core_if);
 8013994:	6978      	ldr	r0, [r7, #20]
 8013996:	f7f6 ff5d 	bl	800a854 <dwc_otg_core_init>
				dwc_otg_enable_global_interrupts(core_if);
 801399a:	6978      	ldr	r0, [r7, #20]
 801399c:	f7f5 fd20 	bl	80093e0 <dwc_otg_enable_global_interrupts>
				cil_pcd_start(core_if);
 80139a0:	6978      	ldr	r0, [r7, #20]
 80139a2:	f7fe fa71 	bl	8011e88 <cil_pcd_start>

				dwc_otg_initiate_srp(core_if);
 80139a6:	6978      	ldr	r0, [r7, #20]
 80139a8:	f7fc fe92 	bl	80106d0 <dwc_otg_initiate_srp>
			}

			dctl.b.rmtwkupsig = 1;
 80139ac:	693b      	ldr	r3, [r7, #16]
 80139ae:	f043 0301 	orr.w	r3, r3, #1
 80139b2:	613b      	str	r3, [r7, #16]
			DWC_MODIFY_REG32(&core_if->dev_if->
 80139b4:	697b      	ldr	r3, [r7, #20]
 80139b6:	689b      	ldr	r3, [r3, #8]
 80139b8:	681b      	ldr	r3, [r3, #0]
 80139ba:	f103 0204 	add.w	r2, r3, #4
 80139be:	693b      	ldr	r3, [r7, #16]
 80139c0:	4610      	mov	r0, r2
 80139c2:	f04f 0100 	mov.w	r1, #0
 80139c6:	461a      	mov	r2, r3
 80139c8:	f7f4 f956 	bl	8007c78 <DWC_MODIFY_REG32>
					 dev_global_regs->dctl, 0, dctl.d32);
			DWC_DEBUGPL(DBG_PCD, "Set Remote Wakeup\n");

			dwc_mdelay(2);
 80139cc:	f04f 0002 	mov.w	r0, #2
 80139d0:	f7f4 fa04 	bl	8007ddc <DWC_MDELAY>
			DWC_MODIFY_REG32(&core_if->dev_if->
 80139d4:	697b      	ldr	r3, [r7, #20]
 80139d6:	689b      	ldr	r3, [r3, #8]
 80139d8:	681b      	ldr	r3, [r3, #0]
 80139da:	f103 0204 	add.w	r2, r3, #4
 80139de:	693b      	ldr	r3, [r7, #16]
 80139e0:	4610      	mov	r0, r2
 80139e2:	4619      	mov	r1, r3
 80139e4:	f04f 0200 	mov.w	r2, #0
 80139e8:	f7f4 f946 	bl	8007c78 <DWC_MODIFY_REG32>
			DWC_DEBUGPL(DBG_PCD, "Clear Remote Wakeup\n");
		}
	} else {
		DWC_DEBUGPL(DBG_PCD, "Remote Wakeup is disabled\n");
	}
}
 80139ec:	f107 0718 	add.w	r7, r7, #24
 80139f0:	46bd      	mov	sp, r7
 80139f2:	bd80      	pop	{r7, pc}

080139f4 <dwc_otg_pcd_remote_wakeup>:

/**
 * Performs remote wakeup.
 */
void dwc_otg_pcd_remote_wakeup(dwc_otg_pcd_t * pcd, int set)
{
 80139f4:	b580      	push	{r7, lr}
 80139f6:	b084      	sub	sp, #16
 80139f8:	af00      	add	r7, sp, #0
 80139fa:	6078      	str	r0, [r7, #4]
 80139fc:	6039      	str	r1, [r7, #0]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 80139fe:	687b      	ldr	r3, [r7, #4]
 8013a00:	689b      	ldr	r3, [r3, #8]
 8013a02:	60fb      	str	r3, [r7, #12]
	dwc_irqflags_t flags;
	if (dwc_otg_is_device_mode(core_if)) {
 8013a04:	68f8      	ldr	r0, [r7, #12]
 8013a06:	f7fa fc7f 	bl	800e308 <dwc_otg_is_device_mode>
 8013a0a:	4603      	mov	r3, r0
 8013a0c:	2b00      	cmp	r3, #0
 8013a0e:	d014      	beq.n	8013a3a <dwc_otg_pcd_remote_wakeup+0x46>
		DWC_SPINLOCK_IRQSAVE(pcd->lock, &flags);
 8013a10:	687b      	ldr	r3, [r7, #4]
 8013a12:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8013a16:	f107 0308 	add.w	r3, r7, #8
 8013a1a:	4610      	mov	r0, r2
 8013a1c:	4619      	mov	r1, r3
 8013a1e:	f7f4 f969 	bl	8007cf4 <DWC_SPINLOCK_IRQSAVE>
#ifdef CONFIG_USB_DWC_OTG_LPM
		if (core_if->lx_state == DWC_OTG_L1) {
			dwc_otg_pcd_rem_wkup_from_sleep(pcd, set);
		} else {
#endif
			dwc_otg_pcd_rem_wkup_from_suspend(pcd, set);
 8013a22:	6878      	ldr	r0, [r7, #4]
 8013a24:	6839      	ldr	r1, [r7, #0]
 8013a26:	f7ff ff65 	bl	80138f4 <dwc_otg_pcd_rem_wkup_from_suspend>
#ifdef CONFIG_USB_DWC_OTG_LPM
		}
#endif
		DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 8013a2a:	687b      	ldr	r3, [r7, #4]
 8013a2c:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8013a30:	68bb      	ldr	r3, [r7, #8]
 8013a32:	4610      	mov	r0, r2
 8013a34:	4619      	mov	r1, r3
 8013a36:	f7f4 f96b 	bl	8007d10 <DWC_SPINUNLOCK_IRQRESTORE>
	}
	return;
}
 8013a3a:	f107 0710 	add.w	r7, r7, #16
 8013a3e:	46bd      	mov	sp, r7
 8013a40:	bd80      	pop	{r7, pc}
 8013a42:	bf00      	nop

08013a44 <dwc_otg_pcd_disconnect_us>:

void dwc_otg_pcd_disconnect_us(dwc_otg_pcd_t * pcd, int no_of_usecs)
{
 8013a44:	b580      	push	{r7, lr}
 8013a46:	b084      	sub	sp, #16
 8013a48:	af00      	add	r7, sp, #0
 8013a4a:	6078      	str	r0, [r7, #4]
 8013a4c:	6039      	str	r1, [r7, #0]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8013a4e:	687b      	ldr	r3, [r7, #4]
 8013a50:	689b      	ldr	r3, [r3, #8]
 8013a52:	60fb      	str	r3, [r7, #12]
	dctl_data_t dctl = { 0 };
 8013a54:	f04f 0300 	mov.w	r3, #0
 8013a58:	60bb      	str	r3, [r7, #8]

	if (dwc_otg_is_device_mode(core_if)) {
 8013a5a:	68f8      	ldr	r0, [r7, #12]
 8013a5c:	f7fa fc54 	bl	800e308 <dwc_otg_is_device_mode>
 8013a60:	4603      	mov	r3, r0
 8013a62:	2b00      	cmp	r3, #0
 8013a64:	d01f      	beq.n	8013aa6 <dwc_otg_pcd_disconnect_us+0x62>
		dctl.b.sftdiscon = 1;
 8013a66:	68bb      	ldr	r3, [r7, #8]
 8013a68:	f043 0302 	orr.w	r3, r3, #2
 8013a6c:	60bb      	str	r3, [r7, #8]
		DWC_PRINTF("Soft disconnect for %d useconds\n",no_of_usecs);
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->dctl, 0, dctl.d32);
 8013a6e:	68fb      	ldr	r3, [r7, #12]
 8013a70:	689b      	ldr	r3, [r3, #8]
 8013a72:	681b      	ldr	r3, [r3, #0]
 8013a74:	f103 0204 	add.w	r2, r3, #4
 8013a78:	68bb      	ldr	r3, [r7, #8]
 8013a7a:	4610      	mov	r0, r2
 8013a7c:	f04f 0100 	mov.w	r1, #0
 8013a80:	461a      	mov	r2, r3
 8013a82:	f7f4 f8f9 	bl	8007c78 <DWC_MODIFY_REG32>
		dwc_udelay(no_of_usecs);
 8013a86:	683b      	ldr	r3, [r7, #0]
 8013a88:	4618      	mov	r0, r3
 8013a8a:	f7f4 f985 	bl	8007d98 <DWC_UDELAY>
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->dctl, dctl.d32,0);
 8013a8e:	68fb      	ldr	r3, [r7, #12]
 8013a90:	689b      	ldr	r3, [r3, #8]
 8013a92:	681b      	ldr	r3, [r3, #0]
 8013a94:	f103 0204 	add.w	r2, r3, #4
 8013a98:	68bb      	ldr	r3, [r7, #8]
 8013a9a:	4610      	mov	r0, r2
 8013a9c:	4619      	mov	r1, r3
 8013a9e:	f04f 0200 	mov.w	r2, #0
 8013aa2:	f7f4 f8e9 	bl	8007c78 <DWC_MODIFY_REG32>
	} else{
		DWC_PRINTF("NOT SUPPORTED IN HOST MODE\n");
	}
	return;

}
 8013aa6:	f107 0710 	add.w	r7, r7, #16
 8013aaa:	46bd      	mov	sp, r7
 8013aac:	bd80      	pop	{r7, pc}
 8013aae:	bf00      	nop

08013ab0 <dwc_otg_pcd_wakeup>:

int dwc_otg_pcd_wakeup(dwc_otg_pcd_t * pcd)
{
 8013ab0:	b580      	push	{r7, lr}
 8013ab2:	b084      	sub	sp, #16
 8013ab4:	af00      	add	r7, sp, #0
 8013ab6:	6078      	str	r0, [r7, #4]
	 * remote wakeup signaling is started.
	 */

	/* Check if valid session */
	gotgctl.d32 =
	    DWC_READ_REG32(&(GET_CORE_IF(pcd)->core_global_regs->gotgctl));
 8013ab8:	687b      	ldr	r3, [r7, #4]
 8013aba:	689b      	ldr	r3, [r3, #8]
 8013abc:	685b      	ldr	r3, [r3, #4]
 8013abe:	4618      	mov	r0, r3
 8013ac0:	f7f4 f8c0 	bl	8007c44 <DWC_READ_REG32>
 8013ac4:	4603      	mov	r3, r0
	 * a session is already in progress, but the device is suspended,
	 * remote wakeup signaling is started.
	 */

	/* Check if valid session */
	gotgctl.d32 =
 8013ac6:	60bb      	str	r3, [r7, #8]
	    DWC_READ_REG32(&(GET_CORE_IF(pcd)->core_global_regs->gotgctl));
	if (gotgctl.b.bsesvld) {
 8013ac8:	7abb      	ldrb	r3, [r7, #10]
 8013aca:	f003 0308 	and.w	r3, r3, #8
 8013ace:	b2db      	uxtb	r3, r3
 8013ad0:	2b00      	cmp	r3, #0
 8013ad2:	d016      	beq.n	8013b02 <dwc_otg_pcd_wakeup+0x52>
		/* Check if suspend state */
		dsts.d32 =
		    DWC_READ_REG32(&
				   (GET_CORE_IF(pcd)->dev_if->
 8013ad4:	687b      	ldr	r3, [r7, #4]
 8013ad6:	689b      	ldr	r3, [r3, #8]
 8013ad8:	689b      	ldr	r3, [r3, #8]
 8013ada:	681b      	ldr	r3, [r3, #0]
	gotgctl.d32 =
	    DWC_READ_REG32(&(GET_CORE_IF(pcd)->core_global_regs->gotgctl));
	if (gotgctl.b.bsesvld) {
		/* Check if suspend state */
		dsts.d32 =
		    DWC_READ_REG32(&
 8013adc:	f103 0308 	add.w	r3, r3, #8
 8013ae0:	4618      	mov	r0, r3
 8013ae2:	f7f4 f8af 	bl	8007c44 <DWC_READ_REG32>
 8013ae6:	4603      	mov	r3, r0
	/* Check if valid session */
	gotgctl.d32 =
	    DWC_READ_REG32(&(GET_CORE_IF(pcd)->core_global_regs->gotgctl));
	if (gotgctl.b.bsesvld) {
		/* Check if suspend state */
		dsts.d32 =
 8013ae8:	60fb      	str	r3, [r7, #12]
		    DWC_READ_REG32(&
				   (GET_CORE_IF(pcd)->dev_if->
				    dev_global_regs->dsts));
		if (dsts.b.suspsts) {
 8013aea:	7b3b      	ldrb	r3, [r7, #12]
 8013aec:	f003 0301 	and.w	r3, r3, #1
 8013af0:	b2db      	uxtb	r3, r3
 8013af2:	2b00      	cmp	r3, #0
 8013af4:	d008      	beq.n	8013b08 <dwc_otg_pcd_wakeup+0x58>
			dwc_otg_pcd_remote_wakeup(pcd, 1);
 8013af6:	6878      	ldr	r0, [r7, #4]
 8013af8:	f04f 0101 	mov.w	r1, #1
 8013afc:	f7ff ff7a 	bl	80139f4 <dwc_otg_pcd_remote_wakeup>
 8013b00:	e002      	b.n	8013b08 <dwc_otg_pcd_wakeup+0x58>
		}
	} else {
		dwc_otg_pcd_initiate_srp(pcd);
 8013b02:	6878      	ldr	r0, [r7, #4]
 8013b04:	f000 f808 	bl	8013b18 <dwc_otg_pcd_initiate_srp>
	}

	return 0;
 8013b08:	f04f 0300 	mov.w	r3, #0

}
 8013b0c:	4618      	mov	r0, r3
 8013b0e:	f107 0710 	add.w	r7, r7, #16
 8013b12:	46bd      	mov	sp, r7
 8013b14:	bd80      	pop	{r7, pc}
 8013b16:	bf00      	nop

08013b18 <dwc_otg_pcd_initiate_srp>:
 * 6 seconds.
 *
 * @param pcd the pcd structure.
 */
void dwc_otg_pcd_initiate_srp(dwc_otg_pcd_t * pcd)
{
 8013b18:	b580      	push	{r7, lr}
 8013b1a:	b084      	sub	sp, #16
 8013b1c:	af00      	add	r7, sp, #0
 8013b1e:	6078      	str	r0, [r7, #4]
	dwc_irqflags_t flags;
	DWC_SPINLOCK_IRQSAVE(pcd->lock, &flags);
 8013b20:	687b      	ldr	r3, [r7, #4]
 8013b22:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8013b26:	f107 030c 	add.w	r3, r7, #12
 8013b2a:	4610      	mov	r0, r2
 8013b2c:	4619      	mov	r1, r3
 8013b2e:	f7f4 f8e1 	bl	8007cf4 <DWC_SPINLOCK_IRQSAVE>
	dwc_otg_initiate_srp(GET_CORE_IF(pcd));
 8013b32:	687b      	ldr	r3, [r7, #4]
 8013b34:	689b      	ldr	r3, [r3, #8]
 8013b36:	4618      	mov	r0, r3
 8013b38:	f7fc fdca 	bl	80106d0 <dwc_otg_initiate_srp>
	DWC_SPINUNLOCK_IRQRESTORE(pcd->lock, flags);
 8013b3c:	687b      	ldr	r3, [r7, #4]
 8013b3e:	f8d3 2420 	ldr.w	r2, [r3, #1056]	; 0x420
 8013b42:	68fb      	ldr	r3, [r7, #12]
 8013b44:	4610      	mov	r0, r2
 8013b46:	4619      	mov	r1, r3
 8013b48:	f7f4 f8e2 	bl	8007d10 <DWC_SPINUNLOCK_IRQRESTORE>
}
 8013b4c:	f107 0710 	add.w	r7, r7, #16
 8013b50:	46bd      	mov	sp, r7
 8013b52:	bd80      	pop	{r7, pc}

08013b54 <dwc_otg_pcd_get_frame_number>:

int dwc_otg_pcd_get_frame_number(dwc_otg_pcd_t * pcd)
{
 8013b54:	b580      	push	{r7, lr}
 8013b56:	b082      	sub	sp, #8
 8013b58:	af00      	add	r7, sp, #0
 8013b5a:	6078      	str	r0, [r7, #4]
	return dwc_otg_get_frame_number(GET_CORE_IF(pcd));
 8013b5c:	687b      	ldr	r3, [r7, #4]
 8013b5e:	689b      	ldr	r3, [r3, #8]
 8013b60:	4618      	mov	r0, r3
 8013b62:	f7f8 fec7 	bl	800c8f4 <dwc_otg_get_frame_number>
 8013b66:	4603      	mov	r3, r0
}
 8013b68:	4618      	mov	r0, r3
 8013b6a:	f107 0708 	add.w	r7, r7, #8
 8013b6e:	46bd      	mov	sp, r7
 8013b70:	bd80      	pop	{r7, pc}
 8013b72:	bf00      	nop

08013b74 <dwc_otg_pcd_is_lpm_enabled>:

int dwc_otg_pcd_is_lpm_enabled(dwc_otg_pcd_t * pcd)
{
 8013b74:	b480      	push	{r7}
 8013b76:	b083      	sub	sp, #12
 8013b78:	af00      	add	r7, sp, #0
 8013b7a:	6078      	str	r0, [r7, #4]
	return GET_CORE_IF(pcd)->core_params->lpm_enable;
 8013b7c:	687b      	ldr	r3, [r7, #4]
 8013b7e:	689b      	ldr	r3, [r3, #8]
 8013b80:	681b      	ldr	r3, [r3, #0]
 8013b82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
}
 8013b86:	4618      	mov	r0, r3
 8013b88:	f107 070c 	add.w	r7, r7, #12
 8013b8c:	46bd      	mov	sp, r7
 8013b8e:	bc80      	pop	{r7}
 8013b90:	4770      	bx	lr
 8013b92:	bf00      	nop

08013b94 <get_b_hnp_enable>:

uint32_t get_b_hnp_enable(dwc_otg_pcd_t * pcd)
{
 8013b94:	b480      	push	{r7}
 8013b96:	b083      	sub	sp, #12
 8013b98:	af00      	add	r7, sp, #0
 8013b9a:	6078      	str	r0, [r7, #4]
	return pcd->b_hnp_enable;
 8013b9c:	687b      	ldr	r3, [r7, #4]
 8013b9e:	7b5b      	ldrb	r3, [r3, #13]
 8013ba0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8013ba4:	b2db      	uxtb	r3, r3
}
 8013ba6:	4618      	mov	r0, r3
 8013ba8:	f107 070c 	add.w	r7, r7, #12
 8013bac:	46bd      	mov	sp, r7
 8013bae:	bc80      	pop	{r7}
 8013bb0:	4770      	bx	lr
 8013bb2:	bf00      	nop

08013bb4 <get_a_hnp_support>:

uint32_t get_a_hnp_support(dwc_otg_pcd_t * pcd)
{
 8013bb4:	b480      	push	{r7}
 8013bb6:	b083      	sub	sp, #12
 8013bb8:	af00      	add	r7, sp, #0
 8013bba:	6078      	str	r0, [r7, #4]
	return pcd->a_hnp_support;
 8013bbc:	687b      	ldr	r3, [r7, #4]
 8013bbe:	7b5b      	ldrb	r3, [r3, #13]
 8013bc0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8013bc4:	b2db      	uxtb	r3, r3
}
 8013bc6:	4618      	mov	r0, r3
 8013bc8:	f107 070c 	add.w	r7, r7, #12
 8013bcc:	46bd      	mov	sp, r7
 8013bce:	bc80      	pop	{r7}
 8013bd0:	4770      	bx	lr
 8013bd2:	bf00      	nop

08013bd4 <get_a_alt_hnp_support>:

uint32_t get_a_alt_hnp_support(dwc_otg_pcd_t * pcd)
{
 8013bd4:	b480      	push	{r7}
 8013bd6:	b083      	sub	sp, #12
 8013bd8:	af00      	add	r7, sp, #0
 8013bda:	6078      	str	r0, [r7, #4]
	return pcd->a_alt_hnp_support;
 8013bdc:	687b      	ldr	r3, [r7, #4]
 8013bde:	7b5b      	ldrb	r3, [r3, #13]
 8013be0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8013be4:	b2db      	uxtb	r3, r3
}
 8013be6:	4618      	mov	r0, r3
 8013be8:	f107 070c 	add.w	r7, r7, #12
 8013bec:	46bd      	mov	sp, r7
 8013bee:	bc80      	pop	{r7}
 8013bf0:	4770      	bx	lr
 8013bf2:	bf00      	nop

08013bf4 <dwc_otg_pcd_get_rmwkup_enable>:

int dwc_otg_pcd_get_rmwkup_enable(dwc_otg_pcd_t * pcd)
{
 8013bf4:	b480      	push	{r7}
 8013bf6:	b083      	sub	sp, #12
 8013bf8:	af00      	add	r7, sp, #0
 8013bfa:	6078      	str	r0, [r7, #4]
	return pcd->remote_wakeup_enable;
 8013bfc:	687b      	ldr	r3, [r7, #4]
 8013bfe:	7b5b      	ldrb	r3, [r3, #13]
 8013c00:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8013c04:	b2db      	uxtb	r3, r3
}
 8013c06:	4618      	mov	r0, r3
 8013c08:	f107 070c 	add.w	r7, r7, #12
 8013c0c:	46bd      	mov	sp, r7
 8013c0e:	bc80      	pop	{r7}
 8013c10:	4770      	bx	lr
 8013c12:	bf00      	nop

08013c14 <dwc_otg_read_core_intr>:

/**
 * This function returns the Core Interrupt register.
 */
static inline uint32_t dwc_otg_read_core_intr(dwc_otg_core_if_t * core_if)
{
 8013c14:	b590      	push	{r4, r7, lr}
 8013c16:	b083      	sub	sp, #12
 8013c18:	af00      	add	r7, sp, #0
 8013c1a:	6078      	str	r0, [r7, #4]
	return (DWC_READ_REG32(&core_if->core_global_regs->gintsts) &
 8013c1c:	687b      	ldr	r3, [r7, #4]
 8013c1e:	685b      	ldr	r3, [r3, #4]
 8013c20:	f103 0314 	add.w	r3, r3, #20
 8013c24:	4618      	mov	r0, r3
 8013c26:	f7f4 f80d 	bl	8007c44 <DWC_READ_REG32>
 8013c2a:	4604      	mov	r4, r0
		DWC_READ_REG32(&core_if->core_global_regs->gintmsk));
 8013c2c:	687b      	ldr	r3, [r7, #4]
 8013c2e:	685b      	ldr	r3, [r3, #4]
 8013c30:	f103 0318 	add.w	r3, r3, #24
 8013c34:	4618      	mov	r0, r3
 8013c36:	f7f4 f805 	bl	8007c44 <DWC_READ_REG32>
 8013c3a:	4603      	mov	r3, r0
/**
 * This function returns the Core Interrupt register.
 */
static inline uint32_t dwc_otg_read_core_intr(dwc_otg_core_if_t * core_if)
{
	return (DWC_READ_REG32(&core_if->core_global_regs->gintsts) &
 8013c3c:	4023      	ands	r3, r4
		DWC_READ_REG32(&core_if->core_global_regs->gintmsk));
}
 8013c3e:	4618      	mov	r0, r3
 8013c40:	f107 070c 	add.w	r7, r7, #12
 8013c44:	46bd      	mov	sp, r7
 8013c46:	bd90      	pop	{r4, r7, pc}

08013c48 <dwc_otg_read_dev_all_in_ep_intr>:
 * This function reads the Device All Endpoints Interrupt register and
 * returns the IN endpoint interrupt bits.
 */
static inline uint32_t dwc_otg_read_dev_all_in_ep_intr(dwc_otg_core_if_t *
						       core_if)
{
 8013c48:	b590      	push	{r4, r7, lr}
 8013c4a:	b085      	sub	sp, #20
 8013c4c:	af00      	add	r7, sp, #0
 8013c4e:	6078      	str	r0, [r7, #4]

	uint32_t v;

	if (core_if->multiproc_int_enable) {
 8013c50:	687b      	ldr	r3, [r7, #4]
 8013c52:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8013c56:	2b00      	cmp	r3, #0
 8013c58:	d014      	beq.n	8013c84 <dwc_otg_read_dev_all_in_ep_intr+0x3c>
		v = DWC_READ_REG32(&core_if->dev_if->
 8013c5a:	687b      	ldr	r3, [r7, #4]
 8013c5c:	689b      	ldr	r3, [r3, #8]
 8013c5e:	681b      	ldr	r3, [r3, #0]
 8013c60:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8013c64:	4618      	mov	r0, r3
 8013c66:	f7f3 ffed 	bl	8007c44 <DWC_READ_REG32>
 8013c6a:	4604      	mov	r4, r0
				   dev_global_regs->deachint) &
		    DWC_READ_REG32(&core_if->
 8013c6c:	687b      	ldr	r3, [r7, #4]
 8013c6e:	689b      	ldr	r3, [r3, #8]
				   dev_if->dev_global_regs->deachintmsk);
 8013c70:	681b      	ldr	r3, [r3, #0]
	uint32_t v;

	if (core_if->multiproc_int_enable) {
		v = DWC_READ_REG32(&core_if->dev_if->
				   dev_global_regs->deachint) &
		    DWC_READ_REG32(&core_if->
 8013c72:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8013c76:	4618      	mov	r0, r3
 8013c78:	f7f3 ffe4 	bl	8007c44 <DWC_READ_REG32>
 8013c7c:	4603      	mov	r3, r0
{

	uint32_t v;

	if (core_if->multiproc_int_enable) {
		v = DWC_READ_REG32(&core_if->dev_if->
 8013c7e:	4023      	ands	r3, r4
 8013c80:	60fb      	str	r3, [r7, #12]
 8013c82:	e013      	b.n	8013cac <dwc_otg_read_dev_all_in_ep_intr+0x64>
				   dev_global_regs->deachint) &
		    DWC_READ_REG32(&core_if->
				   dev_if->dev_global_regs->deachintmsk);
	} else {
		v = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daint) &
 8013c84:	687b      	ldr	r3, [r7, #4]
 8013c86:	689b      	ldr	r3, [r3, #8]
 8013c88:	681b      	ldr	r3, [r3, #0]
 8013c8a:	f103 0318 	add.w	r3, r3, #24
 8013c8e:	4618      	mov	r0, r3
 8013c90:	f7f3 ffd8 	bl	8007c44 <DWC_READ_REG32>
 8013c94:	4604      	mov	r4, r0
		    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
 8013c96:	687b      	ldr	r3, [r7, #4]
 8013c98:	689b      	ldr	r3, [r3, #8]
 8013c9a:	681b      	ldr	r3, [r3, #0]
 8013c9c:	f103 031c 	add.w	r3, r3, #28
 8013ca0:	4618      	mov	r0, r3
 8013ca2:	f7f3 ffcf 	bl	8007c44 <DWC_READ_REG32>
 8013ca6:	4603      	mov	r3, r0
		v = DWC_READ_REG32(&core_if->dev_if->
				   dev_global_regs->deachint) &
		    DWC_READ_REG32(&core_if->
				   dev_if->dev_global_regs->deachintmsk);
	} else {
		v = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daint) &
 8013ca8:	4023      	ands	r3, r4
 8013caa:	60fb      	str	r3, [r7, #12]
		    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
	}
	return (v & 0xffff);
 8013cac:	68fb      	ldr	r3, [r7, #12]
 8013cae:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8013cb2:	ea4f 4313 	mov.w	r3, r3, lsr #16
}
 8013cb6:	4618      	mov	r0, r3
 8013cb8:	f107 0714 	add.w	r7, r7, #20
 8013cbc:	46bd      	mov	sp, r7
 8013cbe:	bd90      	pop	{r4, r7, pc}

08013cc0 <dwc_otg_read_dev_all_out_ep_intr>:
 * This function reads the Device All Endpoints Interrupt register and
 * returns the OUT endpoint interrupt bits.
 */
static inline uint32_t dwc_otg_read_dev_all_out_ep_intr(dwc_otg_core_if_t *
							core_if)
{
 8013cc0:	b590      	push	{r4, r7, lr}
 8013cc2:	b085      	sub	sp, #20
 8013cc4:	af00      	add	r7, sp, #0
 8013cc6:	6078      	str	r0, [r7, #4]
	uint32_t v;

	if (core_if->multiproc_int_enable) {
 8013cc8:	687b      	ldr	r3, [r7, #4]
 8013cca:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8013cce:	2b00      	cmp	r3, #0
 8013cd0:	d014      	beq.n	8013cfc <dwc_otg_read_dev_all_out_ep_intr+0x3c>
		v = DWC_READ_REG32(&core_if->dev_if->
 8013cd2:	687b      	ldr	r3, [r7, #4]
 8013cd4:	689b      	ldr	r3, [r3, #8]
 8013cd6:	681b      	ldr	r3, [r3, #0]
 8013cd8:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8013cdc:	4618      	mov	r0, r3
 8013cde:	f7f3 ffb1 	bl	8007c44 <DWC_READ_REG32>
 8013ce2:	4604      	mov	r4, r0
				   dev_global_regs->deachint) &
		    DWC_READ_REG32(&core_if->
 8013ce4:	687b      	ldr	r3, [r7, #4]
 8013ce6:	689b      	ldr	r3, [r3, #8]
				   dev_if->dev_global_regs->deachintmsk);
 8013ce8:	681b      	ldr	r3, [r3, #0]
	uint32_t v;

	if (core_if->multiproc_int_enable) {
		v = DWC_READ_REG32(&core_if->dev_if->
				   dev_global_regs->deachint) &
		    DWC_READ_REG32(&core_if->
 8013cea:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8013cee:	4618      	mov	r0, r3
 8013cf0:	f7f3 ffa8 	bl	8007c44 <DWC_READ_REG32>
 8013cf4:	4603      	mov	r3, r0
							core_if)
{
	uint32_t v;

	if (core_if->multiproc_int_enable) {
		v = DWC_READ_REG32(&core_if->dev_if->
 8013cf6:	4023      	ands	r3, r4
 8013cf8:	60fb      	str	r3, [r7, #12]
 8013cfa:	e013      	b.n	8013d24 <dwc_otg_read_dev_all_out_ep_intr+0x64>
				   dev_global_regs->deachint) &
		    DWC_READ_REG32(&core_if->
				   dev_if->dev_global_regs->deachintmsk);
	} else {
		v = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daint) &
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	689b      	ldr	r3, [r3, #8]
 8013d00:	681b      	ldr	r3, [r3, #0]
 8013d02:	f103 0318 	add.w	r3, r3, #24
 8013d06:	4618      	mov	r0, r3
 8013d08:	f7f3 ff9c 	bl	8007c44 <DWC_READ_REG32>
 8013d0c:	4604      	mov	r4, r0
		    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
 8013d0e:	687b      	ldr	r3, [r7, #4]
 8013d10:	689b      	ldr	r3, [r3, #8]
 8013d12:	681b      	ldr	r3, [r3, #0]
 8013d14:	f103 031c 	add.w	r3, r3, #28
 8013d18:	4618      	mov	r0, r3
 8013d1a:	f7f3 ff93 	bl	8007c44 <DWC_READ_REG32>
 8013d1e:	4603      	mov	r3, r0
		v = DWC_READ_REG32(&core_if->dev_if->
				   dev_global_regs->deachint) &
		    DWC_READ_REG32(&core_if->
				   dev_if->dev_global_regs->deachintmsk);
	} else {
		v = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daint) &
 8013d20:	4023      	ands	r3, r4
 8013d22:	60fb      	str	r3, [r7, #12]
		    DWC_READ_REG32(&core_if->dev_if->dev_global_regs->daintmsk);
	}

	return ((v & 0xffff0000) >> 16);
 8013d24:	68fb      	ldr	r3, [r7, #12]
 8013d26:	ea4f 4313 	mov.w	r3, r3, lsr #16
}
 8013d2a:	4618      	mov	r0, r3
 8013d2c:	f107 0714 	add.w	r7, r7, #20
 8013d30:	46bd      	mov	sp, r7
 8013d32:	bd90      	pop	{r4, r7, pc}

08013d34 <dwc_otg_read_dev_in_ep_intr>:
/**
 * This function returns the Device IN EP Interrupt register
 */
static inline uint32_t dwc_otg_read_dev_in_ep_intr(dwc_otg_core_if_t * core_if,
						   dwc_ep_t * ep)
{
 8013d34:	b580      	push	{r7, lr}
 8013d36:	b086      	sub	sp, #24
 8013d38:	af00      	add	r7, sp, #0
 8013d3a:	6078      	str	r0, [r7, #4]
 8013d3c:	6039      	str	r1, [r7, #0]
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	689b      	ldr	r3, [r3, #8]
 8013d42:	613b      	str	r3, [r7, #16]
	uint32_t v, msk, emp;

	if (core_if->multiproc_int_enable) {
 8013d44:	687b      	ldr	r3, [r7, #4]
 8013d46:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8013d4a:	2b00      	cmp	r3, #0
 8013d4c:	d030      	beq.n	8013db0 <dwc_otg_read_dev_in_ep_intr+0x7c>
		msk =
		    DWC_READ_REG32(&dev_if->
 8013d4e:	693b      	ldr	r3, [r7, #16]
 8013d50:	681a      	ldr	r2, [r3, #0]
				   dev_global_regs->diepeachintmsk[ep->num]);
 8013d52:	683b      	ldr	r3, [r7, #0]
 8013d54:	781b      	ldrb	r3, [r3, #0]
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
	uint32_t v, msk, emp;

	if (core_if->multiproc_int_enable) {
		msk =
		    DWC_READ_REG32(&dev_if->
 8013d56:	f103 0310 	add.w	r3, r3, #16
 8013d5a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013d5e:	18d3      	adds	r3, r2, r3
{
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
	uint32_t v, msk, emp;

	if (core_if->multiproc_int_enable) {
		msk =
 8013d60:	4618      	mov	r0, r3
 8013d62:	f7f3 ff6f 	bl	8007c44 <DWC_READ_REG32>
 8013d66:	60f8      	str	r0, [r7, #12]
		    DWC_READ_REG32(&dev_if->
				   dev_global_regs->diepeachintmsk[ep->num]);
		emp =
		    DWC_READ_REG32(&dev_if->
 8013d68:	693b      	ldr	r3, [r7, #16]
 8013d6a:	681b      	ldr	r3, [r3, #0]
 8013d6c:	f103 0334 	add.w	r3, r3, #52	; 0x34

	if (core_if->multiproc_int_enable) {
		msk =
		    DWC_READ_REG32(&dev_if->
				   dev_global_regs->diepeachintmsk[ep->num]);
		emp =
 8013d70:	4618      	mov	r0, r3
 8013d72:	f7f3 ff67 	bl	8007c44 <DWC_READ_REG32>
 8013d76:	60b8      	str	r0, [r7, #8]
		    DWC_READ_REG32(&dev_if->
				   dev_global_regs->dtknqr4_fifoemptymsk);
		msk |= ((emp >> ep->num) & 0x1) << 7;
 8013d78:	683b      	ldr	r3, [r7, #0]
 8013d7a:	781b      	ldrb	r3, [r3, #0]
 8013d7c:	68ba      	ldr	r2, [r7, #8]
 8013d7e:	fa22 f303 	lsr.w	r3, r2, r3
 8013d82:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 8013d86:	b2db      	uxtb	r3, r3
 8013d88:	68fa      	ldr	r2, [r7, #12]
 8013d8a:	4313      	orrs	r3, r2
 8013d8c:	60fb      	str	r3, [r7, #12]
		v = DWC_READ_REG32(&dev_if->in_ep_regs[ep->num]->diepint) & msk;
 8013d8e:	683b      	ldr	r3, [r7, #0]
 8013d90:	781b      	ldrb	r3, [r3, #0]
 8013d92:	693a      	ldr	r2, [r7, #16]
 8013d94:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013d98:	18d3      	adds	r3, r2, r3
 8013d9a:	685b      	ldr	r3, [r3, #4]
 8013d9c:	f103 0308 	add.w	r3, r3, #8
 8013da0:	4618      	mov	r0, r3
 8013da2:	f7f3 ff4f 	bl	8007c44 <DWC_READ_REG32>
 8013da6:	4602      	mov	r2, r0
 8013da8:	68fb      	ldr	r3, [r7, #12]
 8013daa:	4013      	ands	r3, r2
 8013dac:	617b      	str	r3, [r7, #20]
 8013dae:	e02a      	b.n	8013e06 <dwc_otg_read_dev_in_ep_intr+0xd2>
	} else {
		msk = DWC_READ_REG32(&dev_if->dev_global_regs->diepmsk);
 8013db0:	693b      	ldr	r3, [r7, #16]
 8013db2:	681b      	ldr	r3, [r3, #0]
 8013db4:	f103 0310 	add.w	r3, r3, #16
 8013db8:	4618      	mov	r0, r3
 8013dba:	f7f3 ff43 	bl	8007c44 <DWC_READ_REG32>
 8013dbe:	60f8      	str	r0, [r7, #12]
		emp =
		    DWC_READ_REG32(&dev_if->
 8013dc0:	693b      	ldr	r3, [r7, #16]
 8013dc2:	681b      	ldr	r3, [r3, #0]
 8013dc4:	f103 0334 	add.w	r3, r3, #52	; 0x34
				   dev_global_regs->dtknqr4_fifoemptymsk);
		msk |= ((emp >> ep->num) & 0x1) << 7;
		v = DWC_READ_REG32(&dev_if->in_ep_regs[ep->num]->diepint) & msk;
	} else {
		msk = DWC_READ_REG32(&dev_if->dev_global_regs->diepmsk);
		emp =
 8013dc8:	4618      	mov	r0, r3
 8013dca:	f7f3 ff3b 	bl	8007c44 <DWC_READ_REG32>
 8013dce:	60b8      	str	r0, [r7, #8]
		    DWC_READ_REG32(&dev_if->
				   dev_global_regs->dtknqr4_fifoemptymsk);
		msk |= ((emp >> ep->num) & 0x1) << 7;
 8013dd0:	683b      	ldr	r3, [r7, #0]
 8013dd2:	781b      	ldrb	r3, [r3, #0]
 8013dd4:	68ba      	ldr	r2, [r7, #8]
 8013dd6:	fa22 f303 	lsr.w	r3, r2, r3
 8013dda:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 8013dde:	b2db      	uxtb	r3, r3
 8013de0:	68fa      	ldr	r2, [r7, #12]
 8013de2:	4313      	orrs	r3, r2
 8013de4:	60fb      	str	r3, [r7, #12]
		v = DWC_READ_REG32(&dev_if->in_ep_regs[ep->num]->diepint) & msk;
 8013de6:	683b      	ldr	r3, [r7, #0]
 8013de8:	781b      	ldrb	r3, [r3, #0]
 8013dea:	693a      	ldr	r2, [r7, #16]
 8013dec:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013df0:	18d3      	adds	r3, r2, r3
 8013df2:	685b      	ldr	r3, [r3, #4]
 8013df4:	f103 0308 	add.w	r3, r3, #8
 8013df8:	4618      	mov	r0, r3
 8013dfa:	f7f3 ff23 	bl	8007c44 <DWC_READ_REG32>
 8013dfe:	4602      	mov	r2, r0
 8013e00:	68fb      	ldr	r3, [r7, #12]
 8013e02:	4013      	ands	r3, r2
 8013e04:	617b      	str	r3, [r7, #20]
	}

	return v;
 8013e06:	697b      	ldr	r3, [r7, #20]
}
 8013e08:	4618      	mov	r0, r3
 8013e0a:	f107 0718 	add.w	r7, r7, #24
 8013e0e:	46bd      	mov	sp, r7
 8013e10:	bd80      	pop	{r7, pc}
 8013e12:	bf00      	nop

08013e14 <dwc_otg_read_dev_out_ep_intr>:
/**
 * This function returns the Device OUT EP Interrupt register
 */
static inline uint32_t dwc_otg_read_dev_out_ep_intr(dwc_otg_core_if_t *
						    _core_if, dwc_ep_t * _ep)
{
 8013e14:	b580      	push	{r7, lr}
 8013e16:	b086      	sub	sp, #24
 8013e18:	af00      	add	r7, sp, #0
 8013e1a:	6078      	str	r0, [r7, #4]
 8013e1c:	6039      	str	r1, [r7, #0]
	dwc_otg_dev_if_t *dev_if = _core_if->dev_if;
 8013e1e:	687b      	ldr	r3, [r7, #4]
 8013e20:	689b      	ldr	r3, [r3, #8]
 8013e22:	613b      	str	r3, [r7, #16]
	uint32_t v;
	//doepmsk_data_t msk = {.d32 = 0 };
	doepmsk_data_t msk;

	if (_core_if->multiproc_int_enable) {
 8013e24:	687b      	ldr	r3, [r7, #4]
 8013e26:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	d029      	beq.n	8013e82 <dwc_otg_read_dev_out_ep_intr+0x6e>
		msk.d32 =
		    DWC_READ_REG32(&dev_if->
 8013e2e:	693b      	ldr	r3, [r7, #16]
 8013e30:	681a      	ldr	r2, [r3, #0]
				   dev_global_regs->doepeachintmsk[_ep->num]);
 8013e32:	683b      	ldr	r3, [r7, #0]
 8013e34:	781b      	ldrb	r3, [r3, #0]
	//doepmsk_data_t msk = {.d32 = 0 };
	doepmsk_data_t msk;

	if (_core_if->multiproc_int_enable) {
		msk.d32 =
		    DWC_READ_REG32(&dev_if->
 8013e36:	f103 0318 	add.w	r3, r3, #24
 8013e3a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013e3e:	18d3      	adds	r3, r2, r3
 8013e40:	4618      	mov	r0, r3
 8013e42:	f7f3 feff 	bl	8007c44 <DWC_READ_REG32>
 8013e46:	4603      	mov	r3, r0
	uint32_t v;
	//doepmsk_data_t msk = {.d32 = 0 };
	doepmsk_data_t msk;

	if (_core_if->multiproc_int_enable) {
		msk.d32 =
 8013e48:	60fb      	str	r3, [r7, #12]
		    DWC_READ_REG32(&dev_if->
				   dev_global_regs->doepeachintmsk[_ep->num]);
		if (_core_if->pti_enh_enable) {
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8013e50:	2b00      	cmp	r3, #0
 8013e52:	d003      	beq.n	8013e5c <dwc_otg_read_dev_out_ep_intr+0x48>
			msk.b.pktdrpsts = 1;
 8013e54:	68fb      	ldr	r3, [r7, #12]
 8013e56:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8013e5a:	60fb      	str	r3, [r7, #12]
		}
		v = DWC_READ_REG32(&dev_if->
				   out_ep_regs[_ep->num]->doepint) & msk.d32;
 8013e5c:	683b      	ldr	r3, [r7, #0]
 8013e5e:	781b      	ldrb	r3, [r3, #0]
		    DWC_READ_REG32(&dev_if->
				   dev_global_regs->doepeachintmsk[_ep->num]);
		if (_core_if->pti_enh_enable) {
			msk.b.pktdrpsts = 1;
		}
		v = DWC_READ_REG32(&dev_if->
 8013e60:	693a      	ldr	r2, [r7, #16]
				   out_ep_regs[_ep->num]->doepint) & msk.d32;
 8013e62:	f103 0308 	add.w	r3, r3, #8
 8013e66:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013e6a:	18d3      	adds	r3, r2, r3
 8013e6c:	685b      	ldr	r3, [r3, #4]
		    DWC_READ_REG32(&dev_if->
				   dev_global_regs->doepeachintmsk[_ep->num]);
		if (_core_if->pti_enh_enable) {
			msk.b.pktdrpsts = 1;
		}
		v = DWC_READ_REG32(&dev_if->
 8013e6e:	f103 0308 	add.w	r3, r3, #8
 8013e72:	4618      	mov	r0, r3
 8013e74:	f7f3 fee6 	bl	8007c44 <DWC_READ_REG32>
 8013e78:	4602      	mov	r2, r0
				   out_ep_regs[_ep->num]->doepint) & msk.d32;
 8013e7a:	68fb      	ldr	r3, [r7, #12]
		    DWC_READ_REG32(&dev_if->
				   dev_global_regs->doepeachintmsk[_ep->num]);
		if (_core_if->pti_enh_enable) {
			msk.b.pktdrpsts = 1;
		}
		v = DWC_READ_REG32(&dev_if->
 8013e7c:	4013      	ands	r3, r2
 8013e7e:	617b      	str	r3, [r7, #20]
 8013e80:	e023      	b.n	8013eca <dwc_otg_read_dev_out_ep_intr+0xb6>
				   out_ep_regs[_ep->num]->doepint) & msk.d32;
	} else {
		msk.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->doepmsk);
 8013e82:	693b      	ldr	r3, [r7, #16]
 8013e84:	681b      	ldr	r3, [r3, #0]
 8013e86:	f103 0314 	add.w	r3, r3, #20
 8013e8a:	4618      	mov	r0, r3
 8013e8c:	f7f3 feda 	bl	8007c44 <DWC_READ_REG32>
 8013e90:	4603      	mov	r3, r0
 8013e92:	60fb      	str	r3, [r7, #12]
		if (_core_if->pti_enh_enable) {
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8013e9a:	2b00      	cmp	r3, #0
 8013e9c:	d003      	beq.n	8013ea6 <dwc_otg_read_dev_out_ep_intr+0x92>
			msk.b.pktdrpsts = 1;
 8013e9e:	68fb      	ldr	r3, [r7, #12]
 8013ea0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8013ea4:	60fb      	str	r3, [r7, #12]
		}
		v = DWC_READ_REG32(&dev_if->
				   out_ep_regs[_ep->num]->doepint) & msk.d32;
 8013ea6:	683b      	ldr	r3, [r7, #0]
 8013ea8:	781b      	ldrb	r3, [r3, #0]
	} else {
		msk.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->doepmsk);
		if (_core_if->pti_enh_enable) {
			msk.b.pktdrpsts = 1;
		}
		v = DWC_READ_REG32(&dev_if->
 8013eaa:	693a      	ldr	r2, [r7, #16]
				   out_ep_regs[_ep->num]->doepint) & msk.d32;
 8013eac:	f103 0308 	add.w	r3, r3, #8
 8013eb0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013eb4:	18d3      	adds	r3, r2, r3
 8013eb6:	685b      	ldr	r3, [r3, #4]
	} else {
		msk.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->doepmsk);
		if (_core_if->pti_enh_enable) {
			msk.b.pktdrpsts = 1;
		}
		v = DWC_READ_REG32(&dev_if->
 8013eb8:	f103 0308 	add.w	r3, r3, #8
 8013ebc:	4618      	mov	r0, r3
 8013ebe:	f7f3 fec1 	bl	8007c44 <DWC_READ_REG32>
 8013ec2:	4602      	mov	r2, r0
				   out_ep_regs[_ep->num]->doepint) & msk.d32;
 8013ec4:	68fb      	ldr	r3, [r7, #12]
	} else {
		msk.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->doepmsk);
		if (_core_if->pti_enh_enable) {
			msk.b.pktdrpsts = 1;
		}
		v = DWC_READ_REG32(&dev_if->
 8013ec6:	4013      	ands	r3, r2
 8013ec8:	617b      	str	r3, [r7, #20]
				   out_ep_regs[_ep->num]->doepint) & msk.d32;
	}
	return v;
 8013eca:	697b      	ldr	r3, [r7, #20]
}
 8013ecc:	4618      	mov	r0, r3
 8013ece:	f107 0718 	add.w	r7, r7, #24
 8013ed2:	46bd      	mov	sp, r7
 8013ed4:	bd80      	pop	{r7, pc}
 8013ed6:	bf00      	nop

08013ed8 <dwc_otg_pcd_update_otg>:

/**
 * This function updates OTG.
 */
static void dwc_otg_pcd_update_otg(dwc_otg_pcd_t * pcd, const unsigned reset)
{
 8013ed8:	b580      	push	{r7, lr}
 8013eda:	b082      	sub	sp, #8
 8013edc:	af00      	add	r7, sp, #0
 8013ede:	6078      	str	r0, [r7, #4]
 8013ee0:	6039      	str	r1, [r7, #0]

	if (reset) {
 8013ee2:	683b      	ldr	r3, [r7, #0]
 8013ee4:	2b00      	cmp	r3, #0
 8013ee6:	d00e      	beq.n	8013f06 <dwc_otg_pcd_update_otg+0x2e>
		pcd->b_hnp_enable = 0;
 8013ee8:	687a      	ldr	r2, [r7, #4]
 8013eea:	7b53      	ldrb	r3, [r2, #13]
 8013eec:	f36f 03c3 	bfc	r3, #3, #1
 8013ef0:	7353      	strb	r3, [r2, #13]
		pcd->a_hnp_support = 0;
 8013ef2:	687a      	ldr	r2, [r7, #4]
 8013ef4:	7b53      	ldrb	r3, [r2, #13]
 8013ef6:	f36f 1304 	bfc	r3, #4, #1
 8013efa:	7353      	strb	r3, [r2, #13]
		pcd->a_alt_hnp_support = 0;
 8013efc:	687a      	ldr	r2, [r7, #4]
 8013efe:	7b53      	ldrb	r3, [r2, #13]
 8013f00:	f36f 1345 	bfc	r3, #5, #1
 8013f04:	7353      	strb	r3, [r2, #13]
	}

	if (pcd->fops->hnp_changed) {
 8013f06:	687b      	ldr	r3, [r7, #4]
 8013f08:	681b      	ldr	r3, [r3, #0]
 8013f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013f0c:	2b00      	cmp	r3, #0
 8013f0e:	d004      	beq.n	8013f1a <dwc_otg_pcd_update_otg+0x42>
		pcd->fops->hnp_changed(pcd);
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	681b      	ldr	r3, [r3, #0]
 8013f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013f16:	6878      	ldr	r0, [r7, #4]
 8013f18:	4798      	blx	r3
	}
}
 8013f1a:	f107 0708 	add.w	r7, r7, #8
 8013f1e:	46bd      	mov	sp, r7
 8013f20:	bd80      	pop	{r7, pc}
 8013f22:	bf00      	nop

08013f24 <print_ep0_state>:

/**
 * This function prints the ep0 state for debug purposes.
 */
static inline void print_ep0_state(dwc_otg_pcd_t * pcd)
{
 8013f24:	b480      	push	{r7}
 8013f26:	b083      	sub	sp, #12
 8013f28:	af00      	add	r7, sp, #0
 8013f2a:	6078      	str	r0, [r7, #4]
		dwc_strcpy(str, "EP0_INVALID");
	}

	DWC_DEBUGPL(DBG_ANY, "%s(%d)\n", str, pcd->ep0state);
#endif
}
 8013f2c:	f107 070c 	add.w	r7, r7, #12
 8013f30:	46bd      	mov	sp, r7
 8013f32:	bc80      	pop	{r7}
 8013f34:	4770      	bx	lr
 8013f36:	bf00      	nop

08013f38 <get_in_ep>:

/**
 * This function returns pointer to in ep struct with number ep_num
 */
static inline dwc_otg_pcd_ep_t *get_in_ep(dwc_otg_pcd_t * pcd, uint32_t ep_num)
{
 8013f38:	b480      	push	{r7}
 8013f3a:	b085      	sub	sp, #20
 8013f3c:	af00      	add	r7, sp, #0
 8013f3e:	6078      	str	r0, [r7, #4]
 8013f40:	6039      	str	r1, [r7, #0]
	int i;
	int num_in_eps = GET_CORE_IF(pcd)->dev_if->num_in_eps;
 8013f42:	687b      	ldr	r3, [r7, #4]
 8013f44:	689b      	ldr	r3, [r3, #8]
 8013f46:	689b      	ldr	r3, [r3, #8]
 8013f48:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013f4c:	60bb      	str	r3, [r7, #8]
	if (ep_num == 0) {
 8013f4e:	683b      	ldr	r3, [r7, #0]
 8013f50:	2b00      	cmp	r3, #0
 8013f52:	d103      	bne.n	8013f5c <get_in_ep+0x24>
		return &pcd->ep0;
 8013f54:	687b      	ldr	r3, [r7, #4]
 8013f56:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8013f5a:	e029      	b.n	8013fb0 <get_in_ep+0x78>
	} else {
		for (i = 0; i < num_in_eps; ++i) {
 8013f5c:	f04f 0300 	mov.w	r3, #0
 8013f60:	60fb      	str	r3, [r7, #12]
 8013f62:	e01f      	b.n	8013fa4 <get_in_ep+0x6c>
			if (pcd->in_ep[i].dwc_ep.num == ep_num)
 8013f64:	6879      	ldr	r1, [r7, #4]
 8013f66:	68fa      	ldr	r2, [r7, #12]
 8013f68:	4613      	mov	r3, r2
 8013f6a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8013f6e:	189b      	adds	r3, r3, r2
 8013f70:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013f74:	18cb      	adds	r3, r1, r3
 8013f76:	f103 0378 	add.w	r3, r3, #120	; 0x78
 8013f7a:	781b      	ldrb	r3, [r3, #0]
 8013f7c:	461a      	mov	r2, r3
 8013f7e:	683b      	ldr	r3, [r7, #0]
 8013f80:	429a      	cmp	r2, r3
 8013f82:	d10b      	bne.n	8013f9c <get_in_ep+0x64>
				return &pcd->in_ep[i];
 8013f84:	68fa      	ldr	r2, [r7, #12]
 8013f86:	4613      	mov	r3, r2
 8013f88:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8013f8c:	189b      	adds	r3, r3, r2
 8013f8e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013f92:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8013f96:	687a      	ldr	r2, [r7, #4]
 8013f98:	18d3      	adds	r3, r2, r3
 8013f9a:	e009      	b.n	8013fb0 <get_in_ep+0x78>
	int i;
	int num_in_eps = GET_CORE_IF(pcd)->dev_if->num_in_eps;
	if (ep_num == 0) {
		return &pcd->ep0;
	} else {
		for (i = 0; i < num_in_eps; ++i) {
 8013f9c:	68fb      	ldr	r3, [r7, #12]
 8013f9e:	f103 0301 	add.w	r3, r3, #1
 8013fa2:	60fb      	str	r3, [r7, #12]
 8013fa4:	68fa      	ldr	r2, [r7, #12]
 8013fa6:	68bb      	ldr	r3, [r7, #8]
 8013fa8:	429a      	cmp	r2, r3
 8013faa:	dbdb      	blt.n	8013f64 <get_in_ep+0x2c>
			if (pcd->in_ep[i].dwc_ep.num == ep_num)
				return &pcd->in_ep[i];
		}
		return 0;
 8013fac:	f04f 0300 	mov.w	r3, #0
	}
}
 8013fb0:	4618      	mov	r0, r3
 8013fb2:	f107 0714 	add.w	r7, r7, #20
 8013fb6:	46bd      	mov	sp, r7
 8013fb8:	bc80      	pop	{r7}
 8013fba:	4770      	bx	lr

08013fbc <get_out_ep>:

/**
 * This function returns pointer to out ep struct with number ep_num
 */
static inline dwc_otg_pcd_ep_t *get_out_ep(dwc_otg_pcd_t * pcd, uint32_t ep_num)
{
 8013fbc:	b480      	push	{r7}
 8013fbe:	b085      	sub	sp, #20
 8013fc0:	af00      	add	r7, sp, #0
 8013fc2:	6078      	str	r0, [r7, #4]
 8013fc4:	6039      	str	r1, [r7, #0]
	int i;
	int num_out_eps = GET_CORE_IF(pcd)->dev_if->num_out_eps;
 8013fc6:	687b      	ldr	r3, [r7, #4]
 8013fc8:	689b      	ldr	r3, [r3, #8]
 8013fca:	689b      	ldr	r3, [r3, #8]
 8013fcc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8013fd0:	60bb      	str	r3, [r7, #8]
	if (ep_num == 0) {
 8013fd2:	683b      	ldr	r3, [r7, #0]
 8013fd4:	2b00      	cmp	r3, #0
 8013fd6:	d103      	bne.n	8013fe0 <get_out_ep+0x24>
		return &pcd->ep0;
 8013fd8:	687b      	ldr	r3, [r7, #4]
 8013fda:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8013fde:	e02b      	b.n	8014038 <get_out_ep+0x7c>
	} else {
		for (i = 0; i < num_out_eps; ++i) {
 8013fe0:	f04f 0300 	mov.w	r3, #0
 8013fe4:	60fb      	str	r3, [r7, #12]
 8013fe6:	e021      	b.n	801402c <get_out_ep+0x70>
			if (pcd->out_ep[i].dwc_ep.num == ep_num)
 8013fe8:	6879      	ldr	r1, [r7, #4]
 8013fea:	68fa      	ldr	r2, [r7, #12]
 8013fec:	4613      	mov	r3, r2
 8013fee:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8013ff2:	189b      	adds	r3, r3, r2
 8013ff4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8013ff8:	18cb      	adds	r3, r1, r3
 8013ffa:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8013ffe:	791b      	ldrb	r3, [r3, #4]
 8014000:	461a      	mov	r2, r3
 8014002:	683b      	ldr	r3, [r7, #0]
 8014004:	429a      	cmp	r2, r3
 8014006:	d10d      	bne.n	8014024 <get_out_ep+0x68>
				return &pcd->out_ep[i];
 8014008:	68fa      	ldr	r2, [r7, #12]
 801400a:	4613      	mov	r3, r2
 801400c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8014010:	189b      	adds	r3, r3, r2
 8014012:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8014016:	f503 7310 	add.w	r3, r3, #576	; 0x240
 801401a:	687a      	ldr	r2, [r7, #4]
 801401c:	18d3      	adds	r3, r2, r3
 801401e:	f103 0304 	add.w	r3, r3, #4
 8014022:	e009      	b.n	8014038 <get_out_ep+0x7c>
	int i;
	int num_out_eps = GET_CORE_IF(pcd)->dev_if->num_out_eps;
	if (ep_num == 0) {
		return &pcd->ep0;
	} else {
		for (i = 0; i < num_out_eps; ++i) {
 8014024:	68fb      	ldr	r3, [r7, #12]
 8014026:	f103 0301 	add.w	r3, r3, #1
 801402a:	60fb      	str	r3, [r7, #12]
 801402c:	68fa      	ldr	r2, [r7, #12]
 801402e:	68bb      	ldr	r3, [r7, #8]
 8014030:	429a      	cmp	r2, r3
 8014032:	dbd9      	blt.n	8013fe8 <get_out_ep+0x2c>
			if (pcd->out_ep[i].dwc_ep.num == ep_num)
				return &pcd->out_ep[i];
		}
		return 0;
 8014034:	f04f 0300 	mov.w	r3, #0
	}
}
 8014038:	4618      	mov	r0, r3
 801403a:	f107 0714 	add.w	r7, r7, #20
 801403e:	46bd      	mov	sp, r7
 8014040:	bc80      	pop	{r7}
 8014042:	4770      	bx	lr

08014044 <get_ep_by_addr>:
/**
 * This functions gets a pointer to an EP from the wIndex address
 * value of the control request.
 */
dwc_otg_pcd_ep_t *get_ep_by_addr(dwc_otg_pcd_t * pcd, u16 wIndex)
{
 8014044:	b480      	push	{r7}
 8014046:	b085      	sub	sp, #20
 8014048:	af00      	add	r7, sp, #0
 801404a:	6078      	str	r0, [r7, #4]
 801404c:	6039      	str	r1, [r7, #0]
	dwc_otg_pcd_ep_t *ep;
	uint32_t ep_num = UE_GET_ADDR(wIndex);
 801404e:	683b      	ldr	r3, [r7, #0]
 8014050:	f003 030f 	and.w	r3, r3, #15
 8014054:	60bb      	str	r3, [r7, #8]

	if (ep_num == 0) {
 8014056:	68bb      	ldr	r3, [r7, #8]
 8014058:	2b00      	cmp	r3, #0
 801405a:	d104      	bne.n	8014066 <get_ep_by_addr+0x22>
		ep = &pcd->ep0;
 801405c:	687b      	ldr	r3, [r7, #4]
 801405e:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8014062:	60fb      	str	r3, [r7, #12]
 8014064:	e023      	b.n	80140ae <get_ep_by_addr+0x6a>
	} else if (UE_GET_DIR(wIndex) == UE_DIR_IN) {	/* in ep */
 8014066:	683b      	ldr	r3, [r7, #0]
 8014068:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801406c:	2b00      	cmp	r3, #0
 801406e:	d00e      	beq.n	801408e <get_ep_by_addr+0x4a>
		ep = &pcd->in_ep[ep_num - 1];
 8014070:	68bb      	ldr	r3, [r7, #8]
 8014072:	f103 32ff 	add.w	r2, r3, #4294967295
 8014076:	4613      	mov	r3, r2
 8014078:	ea4f 1303 	mov.w	r3, r3, lsl #4
 801407c:	189b      	adds	r3, r3, r2
 801407e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8014082:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8014086:	687a      	ldr	r2, [r7, #4]
 8014088:	18d3      	adds	r3, r2, r3
 801408a:	60fb      	str	r3, [r7, #12]
 801408c:	e00f      	b.n	80140ae <get_ep_by_addr+0x6a>
	} else {
		ep = &pcd->out_ep[ep_num - 1];
 801408e:	68bb      	ldr	r3, [r7, #8]
 8014090:	f103 32ff 	add.w	r2, r3, #4294967295
 8014094:	4613      	mov	r3, r2
 8014096:	ea4f 1303 	mov.w	r3, r3, lsl #4
 801409a:	189b      	adds	r3, r3, r2
 801409c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80140a0:	f503 7310 	add.w	r3, r3, #576	; 0x240
 80140a4:	687a      	ldr	r2, [r7, #4]
 80140a6:	18d3      	adds	r3, r2, r3
 80140a8:	f103 0304 	add.w	r3, r3, #4
 80140ac:	60fb      	str	r3, [r7, #12]
	}

	return ep;
 80140ae:	68fb      	ldr	r3, [r7, #12]
}
 80140b0:	4618      	mov	r0, r3
 80140b2:	f107 0714 	add.w	r7, r7, #20
 80140b6:	46bd      	mov	sp, r7
 80140b8:	bc80      	pop	{r7}
 80140ba:	4770      	bx	lr

080140bc <start_next_request>:
/**
 * This function checks the EP request queue, if the queue is not
 * empty the next request is started.
 */
void start_next_request(dwc_otg_pcd_ep_t * ep)
{
 80140bc:	b580      	push	{r7, lr}
 80140be:	b086      	sub	sp, #24
 80140c0:	af00      	add	r7, sp, #0
 80140c2:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_request_t *req = 0;
 80140c4:	f04f 0300 	mov.w	r3, #0
 80140c8:	617b      	str	r3, [r7, #20]
	uint32_t max_transfer =
	    GET_CORE_IF(ep->pcd)->core_params->max_transfer_size;
 80140ca:	687b      	ldr	r3, [r7, #4]
 80140cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80140ce:	689b      	ldr	r3, [r3, #8]
 80140d0:	681b      	ldr	r3, [r3, #0]
 80140d2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 * empty the next request is started.
 */
void start_next_request(dwc_otg_pcd_ep_t * ep)
{
	dwc_otg_pcd_request_t *req = 0;
	uint32_t max_transfer =
 80140d4:	613b      	str	r3, [r7, #16]
#ifdef DWC_UTE_CFI
	struct dwc_otg_pcd *pcd;
	pcd = ep->pcd;
#endif

	if (!DWC_CIRCLEQ_EMPTY(&ep->queue)) {
 80140d6:	687b      	ldr	r3, [r7, #4]
 80140d8:	685a      	ldr	r2, [r3, #4]
 80140da:	687b      	ldr	r3, [r7, #4]
 80140dc:	f103 0304 	add.w	r3, r3, #4
 80140e0:	429a      	cmp	r2, r3
 80140e2:	f000 80ac 	beq.w	801423e <start_next_request+0x182>
		req = DWC_CIRCLEQ_FIRST(&ep->queue);
 80140e6:	687b      	ldr	r3, [r7, #4]
 80140e8:	685b      	ldr	r3, [r3, #4]
 80140ea:	617b      	str	r3, [r7, #20]
			ep->dwc_ep.cfi_req_len = req->length;
			pcd->cfi->ops.build_descriptors(pcd->cfi, pcd, ep, req);
		} else {
#endif
			/* Setup and start the Transfer */
			ep->dwc_ep.dma_addr = req->dma;
 80140ec:	697b      	ldr	r3, [r7, #20]
 80140ee:	689a      	ldr	r2, [r3, #8]
 80140f0:	687b      	ldr	r3, [r7, #4]
 80140f2:	619a      	str	r2, [r3, #24]
			ep->dwc_ep.start_xfer_buff = req->buf;
 80140f4:	697b      	ldr	r3, [r7, #20]
 80140f6:	685a      	ldr	r2, [r3, #4]
 80140f8:	687b      	ldr	r3, [r7, #4]
 80140fa:	625a      	str	r2, [r3, #36]	; 0x24
			ep->dwc_ep.xfer_buff = req->buf;
 80140fc:	697b      	ldr	r3, [r7, #20]
 80140fe:	685a      	ldr	r2, [r3, #4]
 8014100:	687b      	ldr	r3, [r7, #4]
 8014102:	629a      	str	r2, [r3, #40]	; 0x28
			ep->dwc_ep.sent_zlp = 0;
 8014104:	687a      	ldr	r2, [r7, #4]
 8014106:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 801410a:	f36f 03c3 	bfc	r3, #3, #1
 801410e:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
			ep->dwc_ep.total_len = req->length;
 8014112:	697b      	ldr	r3, [r7, #20]
 8014114:	68db      	ldr	r3, [r3, #12]
 8014116:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 801411a:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 801411e:	687a      	ldr	r2, [r7, #4]
 8014120:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8014124:	ea4f 4111 	mov.w	r1, r1, lsr #16
 8014128:	f04f 0000 	mov.w	r0, #0
 801412c:	4301      	orrs	r1, r0
 801412e:	8691      	strh	r1, [r2, #52]	; 0x34
 8014130:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8014134:	f003 0307 	and.w	r3, r3, #7
 8014138:	f003 0307 	and.w	r3, r3, #7
 801413c:	f892 1036 	ldrb.w	r1, [r2, #54]	; 0x36
 8014140:	f021 0107 	bic.w	r1, r1, #7
 8014144:	430b      	orrs	r3, r1
 8014146:	f882 3036 	strb.w	r3, [r2, #54]	; 0x36
			ep->dwc_ep.xfer_len = 0;
 801414a:	687a      	ldr	r2, [r7, #4]
 801414c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 801414e:	f36f 0312 	bfc	r3, #0, #19
 8014152:	62d3      	str	r3, [r2, #44]	; 0x2c
			ep->dwc_ep.xfer_count = 0;
 8014154:	687a      	ldr	r2, [r7, #4]
 8014156:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8014158:	f36f 0312 	bfc	r3, #0, #19
 801415c:	6313      	str	r3, [r2, #48]	; 0x30

			ep->dwc_ep.maxxfer = max_transfer;
 801415e:	687b      	ldr	r3, [r7, #4]
 8014160:	693a      	ldr	r2, [r7, #16]
 8014162:	615a      	str	r2, [r3, #20]
			if (GET_CORE_IF(ep->pcd)->dma_desc_enable) {
 8014164:	687b      	ldr	r3, [r7, #4]
 8014166:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014168:	689b      	ldr	r3, [r3, #8]
 801416a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 801416e:	2b00      	cmp	r3, #0
 8014170:	d01c      	beq.n	80141ac <start_next_request+0xf0>
				uint32_t out_max_xfer = DDMA_MAX_TRANSFER_SIZE
 8014172:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8014176:	60fb      	str	r3, [r7, #12]
				    - (DDMA_MAX_TRANSFER_SIZE % 4);
				if (ep->dwc_ep.is_in) {
 8014178:	687b      	ldr	r3, [r7, #4]
 801417a:	7c5b      	ldrb	r3, [r3, #17]
 801417c:	f003 0301 	and.w	r3, r3, #1
 8014180:	b2db      	uxtb	r3, r3
 8014182:	2b00      	cmp	r3, #0
 8014184:	d00a      	beq.n	801419c <start_next_request+0xe0>
					if (ep->dwc_ep.maxxfer >
 8014186:	687b      	ldr	r3, [r7, #4]
 8014188:	695a      	ldr	r2, [r3, #20]
 801418a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801418e:	429a      	cmp	r2, r3
 8014190:	d90c      	bls.n	80141ac <start_next_request+0xf0>
					    DDMA_MAX_TRANSFER_SIZE) {
						ep->dwc_ep.maxxfer =
 8014192:	687b      	ldr	r3, [r7, #4]
 8014194:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014198:	615a      	str	r2, [r3, #20]
 801419a:	e007      	b.n	80141ac <start_next_request+0xf0>
						    DDMA_MAX_TRANSFER_SIZE;
					}
				} else {
					if (ep->dwc_ep.maxxfer > out_max_xfer) {
 801419c:	687b      	ldr	r3, [r7, #4]
 801419e:	695a      	ldr	r2, [r3, #20]
 80141a0:	68fb      	ldr	r3, [r7, #12]
 80141a2:	429a      	cmp	r2, r3
 80141a4:	d902      	bls.n	80141ac <start_next_request+0xf0>
						ep->dwc_ep.maxxfer =
 80141a6:	687b      	ldr	r3, [r7, #4]
 80141a8:	68fa      	ldr	r2, [r7, #12]
 80141aa:	615a      	str	r2, [r3, #20]
						    out_max_xfer;
					}
				}
			}
			if (ep->dwc_ep.maxxfer < ep->dwc_ep.total_len) {
 80141ac:	687b      	ldr	r3, [r7, #4]
 80141ae:	695a      	ldr	r2, [r3, #20]
 80141b0:	687b      	ldr	r3, [r7, #4]
 80141b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80141b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80141b8:	429a      	cmp	r2, r3
 80141ba:	d210      	bcs.n	80141de <start_next_request+0x122>
				ep->dwc_ep.maxxfer -=
 80141bc:	687b      	ldr	r3, [r7, #4]
 80141be:	6959      	ldr	r1, [r3, #20]
				    (ep->dwc_ep.maxxfer % ep->dwc_ep.maxpacket);
 80141c0:	687b      	ldr	r3, [r7, #4]
 80141c2:	695b      	ldr	r3, [r3, #20]
 80141c4:	687a      	ldr	r2, [r7, #4]
 80141c6:	8a52      	ldrh	r2, [r2, #18]
 80141c8:	f3c2 028a 	ubfx	r2, r2, #2, #11
 80141cc:	b292      	uxth	r2, r2
 80141ce:	fbb3 f0f2 	udiv	r0, r3, r2
 80141d2:	fb02 f200 	mul.w	r2, r2, r0
 80141d6:	1a9b      	subs	r3, r3, r2
						    out_max_xfer;
					}
				}
			}
			if (ep->dwc_ep.maxxfer < ep->dwc_ep.total_len) {
				ep->dwc_ep.maxxfer -=
 80141d8:	1aca      	subs	r2, r1, r3
 80141da:	687b      	ldr	r3, [r7, #4]
 80141dc:	615a      	str	r2, [r3, #20]
				    (ep->dwc_ep.maxxfer % ep->dwc_ep.maxpacket);
			}
			if (req->sent_zlp) {
 80141de:	697b      	ldr	r3, [r7, #20]
 80141e0:	7d1b      	ldrb	r3, [r3, #20]
 80141e2:	f003 0301 	and.w	r3, r3, #1
 80141e6:	b2db      	uxtb	r3, r3
 80141e8:	2b00      	cmp	r3, #0
 80141ea:	d01e      	beq.n	801422a <start_next_request+0x16e>
				if ((ep->dwc_ep.total_len %
 80141ec:	687b      	ldr	r3, [r7, #4]
 80141ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80141f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
				     ep->dwc_ep.maxpacket == 0)
 80141f4:	687a      	ldr	r2, [r7, #4]
 80141f6:	8a52      	ldrh	r2, [r2, #18]
 80141f8:	f3c2 028a 	ubfx	r2, r2, #2, #11
 80141fc:	b292      	uxth	r2, r2
			if (ep->dwc_ep.maxxfer < ep->dwc_ep.total_len) {
				ep->dwc_ep.maxxfer -=
				    (ep->dwc_ep.maxxfer % ep->dwc_ep.maxpacket);
			}
			if (req->sent_zlp) {
				if ((ep->dwc_ep.total_len %
 80141fe:	fb93 f1f2 	sdiv	r1, r3, r2
 8014202:	fb02 f201 	mul.w	r2, r2, r1
 8014206:	1a9b      	subs	r3, r3, r2
 8014208:	2b00      	cmp	r3, #0
 801420a:	d10e      	bne.n	801422a <start_next_request+0x16e>
				     ep->dwc_ep.maxpacket == 0)
				    && (ep->dwc_ep.total_len != 0)) {
 801420c:	687b      	ldr	r3, [r7, #4]
 801420e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014210:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8014214:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 8014218:	2b00      	cmp	r3, #0
 801421a:	d006      	beq.n	801422a <start_next_request+0x16e>
					ep->dwc_ep.sent_zlp = 1;
 801421c:	687a      	ldr	r2, [r7, #4]
 801421e:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8014222:	f043 0308 	orr.w	r3, r3, #8
 8014226:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32

			}
#ifdef DWC_UTE_CFI
		}
#endif
		dwc_otg_ep_start_transfer(GET_CORE_IF(ep->pcd), &ep->dwc_ep);
 801422a:	687b      	ldr	r3, [r7, #4]
 801422c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801422e:	689a      	ldr	r2, [r3, #8]
 8014230:	687b      	ldr	r3, [r7, #4]
 8014232:	f103 0310 	add.w	r3, r3, #16
 8014236:	4610      	mov	r0, r2
 8014238:	4619      	mov	r1, r3
 801423a:	f7f8 ff29 	bl	800d090 <dwc_otg_ep_start_transfer>
	}
}
 801423e:	f107 0718 	add.w	r7, r7, #24
 8014242:	46bd      	mov	sp, r7
 8014244:	bd80      	pop	{r7, pc}
 8014246:	bf00      	nop

08014248 <dwc_otg_pcd_handle_sof_intr>:
/**
 * This function handles the SOF Interrupts. At this time the SOF
 * Interrupt is disabled.
 */
int32_t dwc_otg_pcd_handle_sof_intr(dwc_otg_pcd_t * pcd)
{
 8014248:	b580      	push	{r7, lr}
 801424a:	b084      	sub	sp, #16
 801424c:	af00      	add	r7, sp, #0
 801424e:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8014250:	687b      	ldr	r3, [r7, #4]
 8014252:	689b      	ldr	r3, [r3, #8]
 8014254:	60fb      	str	r3, [r7, #12]
	gintsts_data_t gintsts;

	DWC_DEBUGPL(DBG_PCD, "SOF\n");

	/* Clear interrupt */
	gintsts.d32 = 0;
 8014256:	f04f 0300 	mov.w	r3, #0
 801425a:	60bb      	str	r3, [r7, #8]
	gintsts.b.sofintr = 1;
 801425c:	68bb      	ldr	r3, [r7, #8]
 801425e:	f043 0308 	orr.w	r3, r3, #8
 8014262:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 8014264:	68fb      	ldr	r3, [r7, #12]
 8014266:	685b      	ldr	r3, [r3, #4]
 8014268:	f103 0214 	add.w	r2, r3, #20
 801426c:	68bb      	ldr	r3, [r7, #8]
 801426e:	4610      	mov	r0, r2
 8014270:	4619      	mov	r1, r3
 8014272:	f7f3 fcf3 	bl	8007c5c <DWC_WRITE_REG32>

	return 1;
 8014276:	f04f 0301 	mov.w	r3, #1
}
 801427a:	4618      	mov	r0, r3
 801427c:	f107 0710 	add.w	r7, r7, #16
 8014280:	46bd      	mov	sp, r7
 8014282:	bd80      	pop	{r7, pc}

08014284 <dwc_otg_pcd_handle_rx_status_q_level_intr>:
 *		SETUP data to the buffer
 *	 -# If OUT Data Packet call dwc_otg_read_packet to copy the data
 *		to the destination buffer
 */
int32_t dwc_otg_pcd_handle_rx_status_q_level_intr(dwc_otg_pcd_t * pcd)
{
 8014284:	b580      	push	{r7, lr}
 8014286:	b088      	sub	sp, #32
 8014288:	af00      	add	r7, sp, #0
 801428a:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 801428c:	687b      	ldr	r3, [r7, #4]
 801428e:	689b      	ldr	r3, [r3, #8]
 8014290:	61fb      	str	r3, [r7, #28]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 8014292:	69fb      	ldr	r3, [r7, #28]
 8014294:	685b      	ldr	r3, [r3, #4]
 8014296:	61bb      	str	r3, [r7, #24]
	gintmsk_data_t gintmask = {.d32 = 0 };
 8014298:	f04f 0300 	mov.w	r3, #0
 801429c:	613b      	str	r3, [r7, #16]
	static char *dpid_str[] = { "D0", "D2", "D1", "MDATA" };
#endif

	//DWC_DEBUGPL(DBG_PCDV, "%s(%p)\n", __func__, _pcd);
	/* Disable the Rx Status Queue Level interrupt */
	gintmask.b.rxstsqlvl = 1;
 801429e:	693b      	ldr	r3, [r7, #16]
 80142a0:	f043 0310 	orr.w	r3, r3, #16
 80142a4:	613b      	str	r3, [r7, #16]
	DWC_MODIFY_REG32(&global_regs->gintmsk, gintmask.d32, 0);
 80142a6:	69bb      	ldr	r3, [r7, #24]
 80142a8:	f103 0218 	add.w	r2, r3, #24
 80142ac:	693b      	ldr	r3, [r7, #16]
 80142ae:	4610      	mov	r0, r2
 80142b0:	4619      	mov	r1, r3
 80142b2:	f04f 0200 	mov.w	r2, #0
 80142b6:	f7f3 fcdf 	bl	8007c78 <DWC_MODIFY_REG32>

	/* Get the Status from the top of the FIFO */
	status.d32 = DWC_READ_REG32(&global_regs->grxstsp);
 80142ba:	69bb      	ldr	r3, [r7, #24]
 80142bc:	f103 0320 	add.w	r3, r3, #32
 80142c0:	4618      	mov	r0, r3
 80142c2:	f7f3 fcbf 	bl	8007c44 <DWC_READ_REG32>
 80142c6:	4603      	mov	r3, r0
 80142c8:	60fb      	str	r3, [r7, #12]
		    "pktsts:%x Frame:%d(0x%0x)\n",
		    status.b.epnum, status.b.bcnt,
		    dpid_str[status.b.dpid],
		    status.b.pktsts, status.b.fn, status.b.fn);
	/* Get pointer to EP structure */
	ep = get_out_ep(pcd, status.b.epnum);
 80142ca:	68fb      	ldr	r3, [r7, #12]
 80142cc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80142d0:	b2db      	uxtb	r3, r3
 80142d2:	6878      	ldr	r0, [r7, #4]
 80142d4:	4619      	mov	r1, r3
 80142d6:	f7ff fe71 	bl	8013fbc <get_out_ep>
 80142da:	6178      	str	r0, [r7, #20]

	switch (status.b.pktsts) {
 80142dc:	68fb      	ldr	r3, [r7, #12]
 80142de:	f3c3 4343 	ubfx	r3, r3, #17, #4
 80142e2:	b2db      	uxtb	r3, r3
 80142e4:	f103 33ff 	add.w	r3, r3, #4294967295
 80142e8:	2b05      	cmp	r3, #5
 80142ea:	d85c      	bhi.n	80143a6 <dwc_otg_pcd_handle_rx_status_q_level_intr+0x122>
 80142ec:	a201      	add	r2, pc, #4	; (adr r2, 80142f4 <dwc_otg_pcd_handle_rx_status_q_level_intr+0x70>)
 80142ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80142f2:	bf00      	nop
 80142f4:	080143a7 	.word	0x080143a7
 80142f8:	0801430d 	.word	0x0801430d
 80142fc:	080143a7 	.word	0x080143a7
 8014300:	080143a7 	.word	0x080143a7
 8014304:	080143a7 	.word	0x080143a7
 8014308:	08014373 	.word	0x08014373
	case DWC_DSTS_GOUT_NAK:
		DWC_DEBUGPL(DBG_PCDV, "Global OUT NAK\n");
		break;
	case DWC_STS_DATA_UPDT:
		DWC_DEBUGPL(DBG_PCDV, "OUT Data Packet\n");
		if (status.b.bcnt && ep->dwc_ep.xfer_buff) {
 801430c:	89ba      	ldrh	r2, [r7, #12]
 801430e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8014312:	4013      	ands	r3, r2
 8014314:	b29b      	uxth	r3, r3
 8014316:	2b00      	cmp	r3, #0
 8014318:	d047      	beq.n	80143aa <dwc_otg_pcd_handle_rx_status_q_level_intr+0x126>
 801431a:	697b      	ldr	r3, [r7, #20]
 801431c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801431e:	2b00      	cmp	r3, #0
 8014320:	d043      	beq.n	80143aa <dwc_otg_pcd_handle_rx_status_q_level_intr+0x126>
			/** @todo NGS Check for buffer overflow? */
			dwc_otg_read_packet(core_if,
					    ep->dwc_ep.xfer_buff,
 8014322:	697b      	ldr	r3, [r7, #20]
		break;
	case DWC_STS_DATA_UPDT:
		DWC_DEBUGPL(DBG_PCDV, "OUT Data Packet\n");
		if (status.b.bcnt && ep->dwc_ep.xfer_buff) {
			/** @todo NGS Check for buffer overflow? */
			dwc_otg_read_packet(core_if,
 8014324:	6a9a      	ldr	r2, [r3, #40]	; 0x28
					    ep->dwc_ep.xfer_buff,
					    status.b.bcnt);
 8014326:	68fb      	ldr	r3, [r7, #12]
 8014328:	f3c3 130a 	ubfx	r3, r3, #4, #11
 801432c:	b29b      	uxth	r3, r3
		break;
	case DWC_STS_DATA_UPDT:
		DWC_DEBUGPL(DBG_PCDV, "OUT Data Packet\n");
		if (status.b.bcnt && ep->dwc_ep.xfer_buff) {
			/** @todo NGS Check for buffer overflow? */
			dwc_otg_read_packet(core_if,
 801432e:	69f8      	ldr	r0, [r7, #28]
 8014330:	4611      	mov	r1, r2
 8014332:	461a      	mov	r2, r3
 8014334:	f7f9 fe8e 	bl	800e054 <dwc_otg_read_packet>
					    ep->dwc_ep.xfer_buff,
					    status.b.bcnt);
			ep->dwc_ep.xfer_count += status.b.bcnt;
 8014338:	697b      	ldr	r3, [r7, #20]
 801433a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801433c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014340:	461a      	mov	r2, r3
 8014342:	68fb      	ldr	r3, [r7, #12]
 8014344:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8014348:	b29b      	uxth	r3, r3
 801434a:	18d3      	adds	r3, r2, r3
 801434c:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8014350:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 8014354:	6979      	ldr	r1, [r7, #20]
 8014356:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8014358:	f362 0312 	bfi	r3, r2, #0, #19
 801435c:	630b      	str	r3, [r1, #48]	; 0x30
			ep->dwc_ep.xfer_buff += status.b.bcnt;
 801435e:	697b      	ldr	r3, [r7, #20]
 8014360:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8014362:	68fb      	ldr	r3, [r7, #12]
 8014364:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8014368:	b29b      	uxth	r3, r3
 801436a:	18d2      	adds	r2, r2, r3
 801436c:	697b      	ldr	r3, [r7, #20]
 801436e:	629a      	str	r2, [r3, #40]	; 0x28
		}
		break;
 8014370:	e01b      	b.n	80143aa <dwc_otg_pcd_handle_rx_status_q_level_intr+0x126>
#ifdef DEBUG_EP0
		DWC_DEBUGPL(DBG_PCDV, "Setup Complete\n");
#endif
		break;
	case DWC_DSTS_SETUP_UPDT:
		dwc_otg_read_setup_packet(core_if, pcd->setup_pkt->d32);
 8014372:	687b      	ldr	r3, [r7, #4]
 8014374:	695b      	ldr	r3, [r3, #20]
 8014376:	69f8      	ldr	r0, [r7, #28]
 8014378:	4619      	mov	r1, r3
 801437a:	f7f8 fba7 	bl	800cacc <dwc_otg_read_setup_packet>
			    pcd->setup_pkt->req.bRequest,
			    UGETW(pcd->setup_pkt->req.wValue),
			    UGETW(pcd->setup_pkt->req.wIndex),
			    UGETW(pcd->setup_pkt->req.wLength));
#endif
		ep->dwc_ep.xfer_count += status.b.bcnt;
 801437e:	697b      	ldr	r3, [r7, #20]
 8014380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014382:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014386:	461a      	mov	r2, r3
 8014388:	68fb      	ldr	r3, [r7, #12]
 801438a:	f3c3 130a 	ubfx	r3, r3, #4, #11
 801438e:	b29b      	uxth	r3, r3
 8014390:	18d3      	adds	r3, r2, r3
 8014392:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8014396:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 801439a:	6979      	ldr	r1, [r7, #20]
 801439c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 801439e:	f362 0312 	bfi	r3, r2, #0, #19
 80143a2:	630b      	str	r3, [r1, #48]	; 0x30
		break;
 80143a4:	e002      	b.n	80143ac <dwc_otg_pcd_handle_rx_status_q_level_intr+0x128>
	default:
		DWC_DEBUGPL(DBG_PCDV, "Invalid Packet Status (0x%0x)\n",
			    status.b.pktsts);
		break;
 80143a6:	bf00      	nop
 80143a8:	e000      	b.n	80143ac <dwc_otg_pcd_handle_rx_status_q_level_intr+0x128>
					    ep->dwc_ep.xfer_buff,
					    status.b.bcnt);
			ep->dwc_ep.xfer_count += status.b.bcnt;
			ep->dwc_ep.xfer_buff += status.b.bcnt;
		}
		break;
 80143aa:	bf00      	nop
#ifndef USE_IFX_DEV
	/* Enable the Rx Status Queue Level interrupt */
	DWC_MODIFY_REG32(&global_regs->gintmsk, 0, gintmask.d32);
#endif
	/* Clear interrupt */
	gintsts.d32 = 0;
 80143ac:	f04f 0300 	mov.w	r3, #0
 80143b0:	60bb      	str	r3, [r7, #8]
	gintsts.b.rxstsqlvl = 1;
 80143b2:	68bb      	ldr	r3, [r7, #8]
 80143b4:	f043 0310 	orr.w	r3, r3, #16
 80143b8:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&global_regs->gintsts, gintsts.d32);
 80143ba:	69bb      	ldr	r3, [r7, #24]
 80143bc:	f103 0214 	add.w	r2, r3, #20
 80143c0:	68bb      	ldr	r3, [r7, #8]
 80143c2:	4610      	mov	r0, r2
 80143c4:	4619      	mov	r1, r3
 80143c6:	f7f3 fc49 	bl	8007c5c <DWC_WRITE_REG32>

#ifdef USE_IFX_DEV
	/* Enable the Rx Status Queue Level interrupt */
	DWC_MODIFY_REG32(&global_regs->gintmsk, 0, gintmask.d32);
 80143ca:	69bb      	ldr	r3, [r7, #24]
 80143cc:	f103 0218 	add.w	r2, r3, #24
 80143d0:	693b      	ldr	r3, [r7, #16]
 80143d2:	4610      	mov	r0, r2
 80143d4:	f04f 0100 	mov.w	r1, #0
 80143d8:	461a      	mov	r2, r3
 80143da:	f7f3 fc4d 	bl	8007c78 <DWC_MODIFY_REG32>
#endif
	//DWC_DEBUGPL(DBG_PCDV, "EXIT: %s\n", __func__);
	return 1;
 80143de:	f04f 0301 	mov.w	r3, #1
}
 80143e2:	4618      	mov	r0, r3
 80143e4:	f107 0720 	add.w	r7, r7, #32
 80143e8:	46bd      	mov	sp, r7
 80143ea:	bd80      	pop	{r7, pc}

080143ec <get_ep_of_last_in_token>:
 *
 * @param core_if Programming view of DWC_otg controller.
 *
 */
static inline int get_ep_of_last_in_token(dwc_otg_core_if_t * core_if)
{
 80143ec:	b580      	push	{r7, lr}
 80143ee:	b090      	sub	sp, #64	; 0x40
 80143f0:	af00      	add	r7, sp, #0
 80143f2:	6078      	str	r0, [r7, #4]
	dwc_otg_device_global_regs_t *dev_global_regs =
	    core_if->dev_if->dev_global_regs;
 80143f4:	687b      	ldr	r3, [r7, #4]
 80143f6:	689b      	ldr	r3, [r3, #8]
 * @param core_if Programming view of DWC_otg controller.
 *
 */
static inline int get_ep_of_last_in_token(dwc_otg_core_if_t * core_if)
{
	dwc_otg_device_global_regs_t *dev_global_regs =
 80143f8:	681b      	ldr	r3, [r3, #0]
 80143fa:	62fb      	str	r3, [r7, #44]	; 0x2c
	    core_if->dev_if->dev_global_regs;
	const uint32_t TOKEN_Q_DEPTH = core_if->hwcfg2.b.dev_token_q_depth;
 80143fc:	687b      	ldr	r3, [r7, #4]
 80143fe:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8014402:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8014406:	b2db      	uxtb	r3, r3
 8014408:	62bb      	str	r3, [r7, #40]	; 0x28
	/* Number of Token Queue Registers */
	const int DTKNQ_REG_CNT = (TOKEN_Q_DEPTH + 7) / 8;
 801440a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801440c:	f103 0307 	add.w	r3, r3, #7
 8014410:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8014414:	627b      	str	r3, [r7, #36]	; 0x24
	dtknq1_data_t dtknqr1;
	uint32_t in_tkn_epnums[4];
	int ndx = 0;
 8014416:	f04f 0300 	mov.w	r3, #0
 801441a:	623b      	str	r3, [r7, #32]
	int i = 0;
 801441c:	f04f 0300 	mov.w	r3, #0
 8014420:	63fb      	str	r3, [r7, #60]	; 0x3c
	volatile uint32_t *addr = &dev_global_regs->dtknqr1;
 8014422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014424:	f103 0320 	add.w	r3, r3, #32
 8014428:	63bb      	str	r3, [r7, #56]	; 0x38
	int epnum = 0;
 801442a:	f04f 0300 	mov.w	r3, #0
 801442e:	637b      	str	r3, [r7, #52]	; 0x34

	//DWC_DEBUGPL(DBG_PCD,"dev_token_q_depth=%d\n",TOKEN_Q_DEPTH);

	/* Read the DTKNQ Registers */
	for (i = 0; i < DTKNQ_REG_CNT; i++) {
 8014430:	f04f 0300 	mov.w	r3, #0
 8014434:	63fb      	str	r3, [r7, #60]	; 0x3c
 8014436:	e01e      	b.n	8014476 <get_ep_of_last_in_token+0x8a>
		in_tkn_epnums[i] = DWC_READ_REG32(addr);
 8014438:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801443a:	f7f3 fc03 	bl	8007c44 <DWC_READ_REG32>
 801443e:	4602      	mov	r2, r0
 8014440:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014442:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8014446:	f107 0140 	add.w	r1, r7, #64	; 0x40
 801444a:	18cb      	adds	r3, r1, r3
 801444c:	f843 2c34 	str.w	r2, [r3, #-52]
		DWC_DEBUGPL(DBG_PCDV, "DTKNQR%d=0x%08x\n", i + 1,
			    in_tkn_epnums[i]);
		if (addr == &dev_global_regs->dvbusdis) {
 8014450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014452:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8014456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014458:	429a      	cmp	r2, r3
 801445a:	d104      	bne.n	8014466 <get_ep_of_last_in_token+0x7a>
			addr = &dev_global_regs->dtknqr3_dthrctl;
 801445c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801445e:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8014462:	63bb      	str	r3, [r7, #56]	; 0x38
 8014464:	e003      	b.n	801446e <get_ep_of_last_in_token+0x82>
		} else {
			++addr;
 8014466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014468:	f103 0304 	add.w	r3, r3, #4
 801446c:	63bb      	str	r3, [r7, #56]	; 0x38
	int epnum = 0;

	//DWC_DEBUGPL(DBG_PCD,"dev_token_q_depth=%d\n",TOKEN_Q_DEPTH);

	/* Read the DTKNQ Registers */
	for (i = 0; i < DTKNQ_REG_CNT; i++) {
 801446e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014470:	f103 0301 	add.w	r3, r3, #1
 8014474:	63fb      	str	r3, [r7, #60]	; 0x3c
 8014476:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8014478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801447a:	429a      	cmp	r2, r3
 801447c:	dbdc      	blt.n	8014438 <get_ep_of_last_in_token+0x4c>
		}

	}

	/* Copy the DTKNQR1 data to the bit field. */
	dtknqr1.d32 = in_tkn_epnums[0];
 801447e:	68fb      	ldr	r3, [r7, #12]
 8014480:	61fb      	str	r3, [r7, #28]
	/* Get the EP numbers */
	in_tkn_epnums[0] = dtknqr1.b.epnums0_5;
 8014482:	69fb      	ldr	r3, [r7, #28]
 8014484:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8014488:	60fb      	str	r3, [r7, #12]
	ndx = dtknqr1.b.intknwptr - 1;
 801448a:	69fb      	ldr	r3, [r7, #28]
 801448c:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8014490:	b2db      	uxtb	r3, r3
 8014492:	f103 33ff 	add.w	r3, r3, #4294967295
 8014496:	623b      	str	r3, [r7, #32]

	//DWC_DEBUGPL(DBG_PCDV,"ndx=%d\n",ndx);
	if (ndx == -1) {
 8014498:	6a3b      	ldr	r3, [r7, #32]
 801449a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801449e:	d130      	bne.n	8014502 <get_ep_of_last_in_token+0x116>
		/** @todo Find a simpler way to calculate the max
		 * queue position.*/
		int cnt = TOKEN_Q_DEPTH;
 80144a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80144a2:	633b      	str	r3, [r7, #48]	; 0x30
		if (TOKEN_Q_DEPTH <= 6) {
 80144a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80144a6:	2b06      	cmp	r3, #6
 80144a8:	d804      	bhi.n	80144b4 <get_ep_of_last_in_token+0xc8>
			cnt = TOKEN_Q_DEPTH - 1;
 80144aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80144ac:	f103 33ff 	add.w	r3, r3, #4294967295
 80144b0:	633b      	str	r3, [r7, #48]	; 0x30
 80144b2:	e013      	b.n	80144dc <get_ep_of_last_in_token+0xf0>
		} else if (TOKEN_Q_DEPTH <= 14) {
 80144b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80144b6:	2b0e      	cmp	r3, #14
 80144b8:	d804      	bhi.n	80144c4 <get_ep_of_last_in_token+0xd8>
			cnt = TOKEN_Q_DEPTH - 7;
 80144ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80144bc:	f1a3 0307 	sub.w	r3, r3, #7
 80144c0:	633b      	str	r3, [r7, #48]	; 0x30
 80144c2:	e00b      	b.n	80144dc <get_ep_of_last_in_token+0xf0>
		} else if (TOKEN_Q_DEPTH <= 22) {
 80144c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80144c6:	2b16      	cmp	r3, #22
 80144c8:	d804      	bhi.n	80144d4 <get_ep_of_last_in_token+0xe8>
			cnt = TOKEN_Q_DEPTH - 15;
 80144ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80144cc:	f1a3 030f 	sub.w	r3, r3, #15
 80144d0:	633b      	str	r3, [r7, #48]	; 0x30
 80144d2:	e003      	b.n	80144dc <get_ep_of_last_in_token+0xf0>
		} else {
			cnt = TOKEN_Q_DEPTH - 23;
 80144d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80144d6:	f1a3 0317 	sub.w	r3, r3, #23
 80144da:	633b      	str	r3, [r7, #48]	; 0x30
		}
		epnum = (in_tkn_epnums[DTKNQ_REG_CNT - 1] >> (cnt * 4)) & 0xF;
 80144dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80144de:	f103 33ff 	add.w	r3, r3, #4294967295
 80144e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80144e6:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80144ea:	18d3      	adds	r3, r2, r3
 80144ec:	f853 2c34 	ldr.w	r2, [r3, #-52]
 80144f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80144f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80144f6:	fa22 f303 	lsr.w	r3, r2, r3
 80144fa:	f003 030f 	and.w	r3, r3, #15
 80144fe:	637b      	str	r3, [r7, #52]	; 0x34
 8014500:	e03e      	b.n	8014580 <get_ep_of_last_in_token+0x194>
	} else {
		if (ndx <= 5) {
 8014502:	6a3b      	ldr	r3, [r7, #32]
 8014504:	2b05      	cmp	r3, #5
 8014506:	dc09      	bgt.n	801451c <get_ep_of_last_in_token+0x130>
			epnum = (in_tkn_epnums[0] >> (ndx * 4)) & 0xF;
 8014508:	68fa      	ldr	r2, [r7, #12]
 801450a:	6a3b      	ldr	r3, [r7, #32]
 801450c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8014510:	fa22 f303 	lsr.w	r3, r2, r3
 8014514:	f003 030f 	and.w	r3, r3, #15
 8014518:	637b      	str	r3, [r7, #52]	; 0x34
 801451a:	e031      	b.n	8014580 <get_ep_of_last_in_token+0x194>
		} else if (ndx <= 13) {
 801451c:	6a3b      	ldr	r3, [r7, #32]
 801451e:	2b0d      	cmp	r3, #13
 8014520:	dc0d      	bgt.n	801453e <get_ep_of_last_in_token+0x152>
			ndx -= 6;
 8014522:	6a3b      	ldr	r3, [r7, #32]
 8014524:	f1a3 0306 	sub.w	r3, r3, #6
 8014528:	623b      	str	r3, [r7, #32]
			epnum = (in_tkn_epnums[1] >> (ndx * 4)) & 0xF;
 801452a:	693a      	ldr	r2, [r7, #16]
 801452c:	6a3b      	ldr	r3, [r7, #32]
 801452e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8014532:	fa22 f303 	lsr.w	r3, r2, r3
 8014536:	f003 030f 	and.w	r3, r3, #15
 801453a:	637b      	str	r3, [r7, #52]	; 0x34
 801453c:	e020      	b.n	8014580 <get_ep_of_last_in_token+0x194>
		} else if (ndx <= 21) {
 801453e:	6a3b      	ldr	r3, [r7, #32]
 8014540:	2b15      	cmp	r3, #21
 8014542:	dc0d      	bgt.n	8014560 <get_ep_of_last_in_token+0x174>
			ndx -= 14;
 8014544:	6a3b      	ldr	r3, [r7, #32]
 8014546:	f1a3 030e 	sub.w	r3, r3, #14
 801454a:	623b      	str	r3, [r7, #32]
			epnum = (in_tkn_epnums[2] >> (ndx * 4)) & 0xF;
 801454c:	697a      	ldr	r2, [r7, #20]
 801454e:	6a3b      	ldr	r3, [r7, #32]
 8014550:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8014554:	fa22 f303 	lsr.w	r3, r2, r3
 8014558:	f003 030f 	and.w	r3, r3, #15
 801455c:	637b      	str	r3, [r7, #52]	; 0x34
 801455e:	e00f      	b.n	8014580 <get_ep_of_last_in_token+0x194>
		} else if (ndx <= 29) {
 8014560:	6a3b      	ldr	r3, [r7, #32]
 8014562:	2b1d      	cmp	r3, #29
 8014564:	dc0c      	bgt.n	8014580 <get_ep_of_last_in_token+0x194>
			ndx -= 22;
 8014566:	6a3b      	ldr	r3, [r7, #32]
 8014568:	f1a3 0316 	sub.w	r3, r3, #22
 801456c:	623b      	str	r3, [r7, #32]
			epnum = (in_tkn_epnums[3] >> (ndx * 4)) & 0xF;
 801456e:	69ba      	ldr	r2, [r7, #24]
 8014570:	6a3b      	ldr	r3, [r7, #32]
 8014572:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8014576:	fa22 f303 	lsr.w	r3, r2, r3
 801457a:	f003 030f 	and.w	r3, r3, #15
 801457e:	637b      	str	r3, [r7, #52]	; 0x34
		}
	}
	//DWC_DEBUGPL(DBG_PCD,"epnum=%d\n",epnum);
	return epnum;
 8014580:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8014582:	4618      	mov	r0, r3
 8014584:	f107 0740 	add.w	r7, r7, #64	; 0x40
 8014588:	46bd      	mov	sp, r7
 801458a:	bd80      	pop	{r7, pc}

0801458c <dwc_otg_pcd_handle_np_tx_fifo_empty_intr>:
 * This interrupt occurs when the non-periodic Tx FIFO is half-empty.
 * The active request is checked for the next packet to be loaded into
 * the non-periodic Tx FIFO.
 */
int32_t dwc_otg_pcd_handle_np_tx_fifo_empty_intr(dwc_otg_pcd_t * pcd)
{
 801458c:	b580      	push	{r7, lr}
 801458e:	b08a      	sub	sp, #40	; 0x28
 8014590:	af00      	add	r7, sp, #0
 8014592:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8014594:	687b      	ldr	r3, [r7, #4]
 8014596:	689b      	ldr	r3, [r3, #8]
 8014598:	61fb      	str	r3, [r7, #28]
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 801459a:	69fb      	ldr	r3, [r7, #28]
 801459c:	685b      	ldr	r3, [r3, #4]
 801459e:	61bb      	str	r3, [r7, #24]
#ifndef USE_IFX_DEV
	dwc_otg_dev_in_ep_regs_t *ep_regs;
#endif
	gnptxsts_data_t txstatus = {.d32 = 0 };
 80145a0:	f04f 0300 	mov.w	r3, #0
 80145a4:	60fb      	str	r3, [r7, #12]
	gintsts_data_t gintsts;

	int epnum = 0;
 80145a6:	f04f 0300 	mov.w	r3, #0
 80145aa:	617b      	str	r3, [r7, #20]
	dwc_otg_pcd_ep_t *ep = 0;
 80145ac:	f04f 0300 	mov.w	r3, #0
 80145b0:	613b      	str	r3, [r7, #16]
	uint32_t len = 0;
 80145b2:	f04f 0300 	mov.w	r3, #0
 80145b6:	627b      	str	r3, [r7, #36]	; 0x24
	int dwords;

	/* Get the epnum from the IN Token Learning Queue. */
	epnum = get_ep_of_last_in_token(core_if);
 80145b8:	69f8      	ldr	r0, [r7, #28]
 80145ba:	f7ff ff17 	bl	80143ec <get_ep_of_last_in_token>
 80145be:	6178      	str	r0, [r7, #20]
	ep = get_in_ep(pcd, epnum);
 80145c0:	697b      	ldr	r3, [r7, #20]
 80145c2:	6878      	ldr	r0, [r7, #4]
 80145c4:	4619      	mov	r1, r3
 80145c6:	f7ff fcb7 	bl	8013f38 <get_in_ep>
 80145ca:	6138      	str	r0, [r7, #16]

#ifndef USE_IFX_DEV
	ep_regs = core_if->dev_if->in_ep_regs[epnum];
#endif

	len = ep->dwc_ep.xfer_len - ep->dwc_ep.xfer_count;
 80145cc:	693b      	ldr	r3, [r7, #16]
 80145ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80145d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80145d4:	461a      	mov	r2, r3
 80145d6:	693b      	ldr	r3, [r7, #16]
 80145d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80145da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80145de:	1ad3      	subs	r3, r2, r3
 80145e0:	627b      	str	r3, [r7, #36]	; 0x24
	if (len > ep->dwc_ep.maxpacket) {
 80145e2:	693b      	ldr	r3, [r7, #16]
 80145e4:	8a5b      	ldrh	r3, [r3, #18]
 80145e6:	f3c3 038a 	ubfx	r3, r3, #2, #11
 80145ea:	b29b      	uxth	r3, r3
 80145ec:	461a      	mov	r2, r3
 80145ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80145f0:	429a      	cmp	r2, r3
 80145f2:	d205      	bcs.n	8014600 <dwc_otg_pcd_handle_np_tx_fifo_empty_intr+0x74>
		len = ep->dwc_ep.maxpacket;
 80145f4:	693b      	ldr	r3, [r7, #16]
 80145f6:	8a5b      	ldrh	r3, [r3, #18]
 80145f8:	f3c3 038a 	ubfx	r3, r3, #2, #11
 80145fc:	b29b      	uxth	r3, r3
 80145fe:	627b      	str	r3, [r7, #36]	; 0x24
	}
	dwords = (len + 3) / 4;
 8014600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014602:	f103 0303 	add.w	r3, r3, #3
 8014606:	ea4f 0393 	mov.w	r3, r3, lsr #2
 801460a:	623b      	str	r3, [r7, #32]

	/* While there is space in the queue and space in the FIFO and
	 * More data to tranfer, Write packets to the Tx FIFO */
	txstatus.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
 801460c:	69bb      	ldr	r3, [r7, #24]
 801460e:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8014612:	4618      	mov	r0, r3
 8014614:	f7f3 fb16 	bl	8007c44 <DWC_READ_REG32>
 8014618:	4603      	mov	r3, r0
 801461a:	60fb      	str	r3, [r7, #12]
	DWC_DEBUGPL(DBG_PCDV, "b4 GNPTXSTS=0x%08x\n", txstatus.d32);

	while (txstatus.b.nptxqspcavail > 0 &&
 801461c:	e030      	b.n	8014680 <dwc_otg_pcd_handle_np_tx_fifo_empty_intr+0xf4>
	       txstatus.b.nptxfspcavail > dwords &&
	       ep->dwc_ep.xfer_count < ep->dwc_ep.xfer_len) {
		/* Write the FIFO */
		dwc_otg_ep_write_packet(core_if, &ep->dwc_ep, 0);
 801461e:	693b      	ldr	r3, [r7, #16]
 8014620:	f103 0310 	add.w	r3, r3, #16
 8014624:	69f8      	ldr	r0, [r7, #28]
 8014626:	4619      	mov	r1, r3
 8014628:	f04f 0200 	mov.w	r2, #0
 801462c:	f7f9 fbfe 	bl	800de2c <dwc_otg_ep_write_packet>
		len = ep->dwc_ep.xfer_len - ep->dwc_ep.xfer_count;
 8014630:	693b      	ldr	r3, [r7, #16]
 8014632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014634:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014638:	461a      	mov	r2, r3
 801463a:	693b      	ldr	r3, [r7, #16]
 801463c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801463e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014642:	1ad3      	subs	r3, r2, r3
 8014644:	627b      	str	r3, [r7, #36]	; 0x24

		if (len > ep->dwc_ep.maxpacket) {
 8014646:	693b      	ldr	r3, [r7, #16]
 8014648:	8a5b      	ldrh	r3, [r3, #18]
 801464a:	f3c3 038a 	ubfx	r3, r3, #2, #11
 801464e:	b29b      	uxth	r3, r3
 8014650:	461a      	mov	r2, r3
 8014652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014654:	429a      	cmp	r2, r3
 8014656:	d205      	bcs.n	8014664 <dwc_otg_pcd_handle_np_tx_fifo_empty_intr+0xd8>
			len = ep->dwc_ep.maxpacket;
 8014658:	693b      	ldr	r3, [r7, #16]
 801465a:	8a5b      	ldrh	r3, [r3, #18]
 801465c:	f3c3 038a 	ubfx	r3, r3, #2, #11
 8014660:	b29b      	uxth	r3, r3
 8014662:	627b      	str	r3, [r7, #36]	; 0x24
		}

		dwords = (len + 3) / 4;
 8014664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014666:	f103 0303 	add.w	r3, r3, #3
 801466a:	ea4f 0393 	mov.w	r3, r3, lsr #2
 801466e:	623b      	str	r3, [r7, #32]
		txstatus.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
 8014670:	69bb      	ldr	r3, [r7, #24]
 8014672:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8014676:	4618      	mov	r0, r3
 8014678:	f7f3 fae4 	bl	8007c44 <DWC_READ_REG32>
 801467c:	4603      	mov	r3, r0
 801467e:	60fb      	str	r3, [r7, #12]
	/* While there is space in the queue and space in the FIFO and
	 * More data to tranfer, Write packets to the Tx FIFO */
	txstatus.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
	DWC_DEBUGPL(DBG_PCDV, "b4 GNPTXSTS=0x%08x\n", txstatus.d32);

	while (txstatus.b.nptxqspcavail > 0 &&
 8014680:	7bbb      	ldrb	r3, [r7, #14]
 8014682:	2b00      	cmp	r3, #0
 8014684:	d00f      	beq.n	80146a6 <dwc_otg_pcd_handle_np_tx_fifo_empty_intr+0x11a>
	       txstatus.b.nptxfspcavail > dwords &&
 8014686:	89bb      	ldrh	r3, [r7, #12]
 8014688:	461a      	mov	r2, r3
	/* While there is space in the queue and space in the FIFO and
	 * More data to tranfer, Write packets to the Tx FIFO */
	txstatus.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
	DWC_DEBUGPL(DBG_PCDV, "b4 GNPTXSTS=0x%08x\n", txstatus.d32);

	while (txstatus.b.nptxqspcavail > 0 &&
 801468a:	6a3b      	ldr	r3, [r7, #32]
 801468c:	429a      	cmp	r2, r3
 801468e:	dd0a      	ble.n	80146a6 <dwc_otg_pcd_handle_np_tx_fifo_empty_intr+0x11a>
	       txstatus.b.nptxfspcavail > dwords &&
	       ep->dwc_ep.xfer_count < ep->dwc_ep.xfer_len) {
 8014690:	693b      	ldr	r3, [r7, #16]
 8014692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014694:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014698:	461a      	mov	r2, r3
 801469a:	693b      	ldr	r3, [r7, #16]
 801469c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801469e:	f3c3 0312 	ubfx	r3, r3, #0, #19
	 * More data to tranfer, Write packets to the Tx FIFO */
	txstatus.d32 = DWC_READ_REG32(&global_regs->gnptxsts);
	DWC_DEBUGPL(DBG_PCDV, "b4 GNPTXSTS=0x%08x\n", txstatus.d32);

	while (txstatus.b.nptxqspcavail > 0 &&
	       txstatus.b.nptxfspcavail > dwords &&
 80146a2:	429a      	cmp	r2, r3
 80146a4:	dbbb      	blt.n	801461e <dwc_otg_pcd_handle_np_tx_fifo_empty_intr+0x92>

	DWC_DEBUGPL(DBG_PCDV, "GNPTXSTS=0x%08x\n",
		    DWC_READ_REG32(&global_regs->gnptxsts));

	/* Clear interrupt */
	gintsts.d32 = 0;
 80146a6:	f04f 0300 	mov.w	r3, #0
 80146aa:	60bb      	str	r3, [r7, #8]
	gintsts.b.nptxfempty = 1;
 80146ac:	68bb      	ldr	r3, [r7, #8]
 80146ae:	f043 0320 	orr.w	r3, r3, #32
 80146b2:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&global_regs->gintsts, gintsts.d32);
 80146b4:	69bb      	ldr	r3, [r7, #24]
 80146b6:	f103 0214 	add.w	r2, r3, #20
 80146ba:	68bb      	ldr	r3, [r7, #8]
 80146bc:	4610      	mov	r0, r2
 80146be:	4619      	mov	r1, r3
 80146c0:	f7f3 facc 	bl	8007c5c <DWC_WRITE_REG32>

	return 1;
 80146c4:	f04f 0301 	mov.w	r3, #1
}
 80146c8:	4618      	mov	r0, r3
 80146ca:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80146ce:	46bd      	mov	sp, r7
 80146d0:	bd80      	pop	{r7, pc}
 80146d2:	bf00      	nop

080146d4 <write_empty_tx_fifo>:
 * This function is called when dedicated Tx FIFO Empty interrupt occurs.
 * The active request is checked for the next packet to be loaded into
 * apropriate Tx FIFO.
 */
static int32_t write_empty_tx_fifo(dwc_otg_pcd_t * pcd, uint32_t epnum)
{
 80146d4:	b580      	push	{r7, lr}
 80146d6:	b088      	sub	sp, #32
 80146d8:	af00      	add	r7, sp, #0
 80146da:	6078      	str	r0, [r7, #4]
 80146dc:	6039      	str	r1, [r7, #0]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 80146de:	687b      	ldr	r3, [r7, #4]
 80146e0:	689b      	ldr	r3, [r3, #8]
 80146e2:	617b      	str	r3, [r7, #20]
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 80146e4:	697b      	ldr	r3, [r7, #20]
 80146e6:	689b      	ldr	r3, [r3, #8]
 80146e8:	613b      	str	r3, [r7, #16]
#ifndef USE_IFX_DEV
	dwc_otg_dev_in_ep_regs_t *ep_regs;
#endif
	dtxfsts_data_t txstatus = {.d32 = 0 };
 80146ea:	f04f 0300 	mov.w	r3, #0
 80146ee:	60bb      	str	r3, [r7, #8]
	dwc_otg_pcd_ep_t *ep = 0;
 80146f0:	f04f 0300 	mov.w	r3, #0
 80146f4:	60fb      	str	r3, [r7, #12]
	uint32_t len = 0;
 80146f6:	f04f 0300 	mov.w	r3, #0
 80146fa:	61fb      	str	r3, [r7, #28]
	int dwords;

	ep = get_in_ep(pcd, epnum);
 80146fc:	6878      	ldr	r0, [r7, #4]
 80146fe:	6839      	ldr	r1, [r7, #0]
 8014700:	f7ff fc1a 	bl	8013f38 <get_in_ep>
 8014704:	60f8      	str	r0, [r7, #12]

#ifndef USE_IFX_DEV
	ep_regs = core_if->dev_if->in_ep_regs[epnum];
#endif

	len = ep->dwc_ep.xfer_len - ep->dwc_ep.xfer_count;
 8014706:	68fb      	ldr	r3, [r7, #12]
 8014708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801470a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801470e:	461a      	mov	r2, r3
 8014710:	68fb      	ldr	r3, [r7, #12]
 8014712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014714:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014718:	1ad3      	subs	r3, r2, r3
 801471a:	61fb      	str	r3, [r7, #28]

	if (len > ep->dwc_ep.maxpacket) {
 801471c:	68fb      	ldr	r3, [r7, #12]
 801471e:	8a5b      	ldrh	r3, [r3, #18]
 8014720:	f3c3 038a 	ubfx	r3, r3, #2, #11
 8014724:	b29b      	uxth	r3, r3
 8014726:	461a      	mov	r2, r3
 8014728:	69fb      	ldr	r3, [r7, #28]
 801472a:	429a      	cmp	r2, r3
 801472c:	d205      	bcs.n	801473a <write_empty_tx_fifo+0x66>
		len = ep->dwc_ep.maxpacket;
 801472e:	68fb      	ldr	r3, [r7, #12]
 8014730:	8a5b      	ldrh	r3, [r3, #18]
 8014732:	f3c3 038a 	ubfx	r3, r3, #2, #11
 8014736:	b29b      	uxth	r3, r3
 8014738:	61fb      	str	r3, [r7, #28]
	}

	dwords = (len + 3) / 4;
 801473a:	69fb      	ldr	r3, [r7, #28]
 801473c:	f103 0303 	add.w	r3, r3, #3
 8014740:	ea4f 0393 	mov.w	r3, r3, lsr #2
 8014744:	61bb      	str	r3, [r7, #24]

	/* While there is space in the queue and space in the FIFO and
	 * More data to tranfer, Write packets to the Tx FIFO */
	txstatus.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->dtxfsts);
 8014746:	693a      	ldr	r2, [r7, #16]
 8014748:	683b      	ldr	r3, [r7, #0]
 801474a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801474e:	18d3      	adds	r3, r2, r3
 8014750:	685b      	ldr	r3, [r3, #4]
 8014752:	f103 0318 	add.w	r3, r3, #24
 8014756:	4618      	mov	r0, r3
 8014758:	f7f3 fa74 	bl	8007c44 <DWC_READ_REG32>
 801475c:	4603      	mov	r3, r0
 801475e:	60bb      	str	r3, [r7, #8]
	DWC_DEBUGPL(DBG_PCDV, "b4 dtxfsts[%d]=0x%08x\n", epnum, txstatus.d32);

	while (txstatus.b.txfspcavail >= dwords &&
 8014760:	e035      	b.n	80147ce <write_empty_tx_fifo+0xfa>
	       ep->dwc_ep.xfer_count < ep->dwc_ep.xfer_len &&
	       ep->dwc_ep.xfer_len != 0) {
		/* Write the FIFO */
		dwc_otg_ep_write_packet(core_if, &ep->dwc_ep, 0);
 8014762:	68fb      	ldr	r3, [r7, #12]
 8014764:	f103 0310 	add.w	r3, r3, #16
 8014768:	6978      	ldr	r0, [r7, #20]
 801476a:	4619      	mov	r1, r3
 801476c:	f04f 0200 	mov.w	r2, #0
 8014770:	f7f9 fb5c 	bl	800de2c <dwc_otg_ep_write_packet>

		len = ep->dwc_ep.xfer_len - ep->dwc_ep.xfer_count;
 8014774:	68fb      	ldr	r3, [r7, #12]
 8014776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014778:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801477c:	461a      	mov	r2, r3
 801477e:	68fb      	ldr	r3, [r7, #12]
 8014780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014782:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014786:	1ad3      	subs	r3, r2, r3
 8014788:	61fb      	str	r3, [r7, #28]
		if (len > ep->dwc_ep.maxpacket) {
 801478a:	68fb      	ldr	r3, [r7, #12]
 801478c:	8a5b      	ldrh	r3, [r3, #18]
 801478e:	f3c3 038a 	ubfx	r3, r3, #2, #11
 8014792:	b29b      	uxth	r3, r3
 8014794:	461a      	mov	r2, r3
 8014796:	69fb      	ldr	r3, [r7, #28]
 8014798:	429a      	cmp	r2, r3
 801479a:	d205      	bcs.n	80147a8 <write_empty_tx_fifo+0xd4>
			len = ep->dwc_ep.maxpacket;
 801479c:	68fb      	ldr	r3, [r7, #12]
 801479e:	8a5b      	ldrh	r3, [r3, #18]
 80147a0:	f3c3 038a 	ubfx	r3, r3, #2, #11
 80147a4:	b29b      	uxth	r3, r3
 80147a6:	61fb      	str	r3, [r7, #28]
		}

		dwords = (len + 3) / 4;
 80147a8:	69fb      	ldr	r3, [r7, #28]
 80147aa:	f103 0303 	add.w	r3, r3, #3
 80147ae:	ea4f 0393 	mov.w	r3, r3, lsr #2
 80147b2:	61bb      	str	r3, [r7, #24]
		txstatus.d32 =
		    DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->dtxfsts);
 80147b4:	693a      	ldr	r2, [r7, #16]
 80147b6:	683b      	ldr	r3, [r7, #0]
 80147b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80147bc:	18d3      	adds	r3, r2, r3
 80147be:	685b      	ldr	r3, [r3, #4]
 80147c0:	f103 0318 	add.w	r3, r3, #24
 80147c4:	4618      	mov	r0, r3
 80147c6:	f7f3 fa3d 	bl	8007c44 <DWC_READ_REG32>
 80147ca:	4603      	mov	r3, r0
		if (len > ep->dwc_ep.maxpacket) {
			len = ep->dwc_ep.maxpacket;
		}

		dwords = (len + 3) / 4;
		txstatus.d32 =
 80147cc:	60bb      	str	r3, [r7, #8]
	/* While there is space in the queue and space in the FIFO and
	 * More data to tranfer, Write packets to the Tx FIFO */
	txstatus.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->dtxfsts);
	DWC_DEBUGPL(DBG_PCDV, "b4 dtxfsts[%d]=0x%08x\n", epnum, txstatus.d32);

	while (txstatus.b.txfspcavail >= dwords &&
 80147ce:	893b      	ldrh	r3, [r7, #8]
 80147d0:	461a      	mov	r2, r3
 80147d2:	69bb      	ldr	r3, [r7, #24]
 80147d4:	429a      	cmp	r2, r3
 80147d6:	db12      	blt.n	80147fe <write_empty_tx_fifo+0x12a>
	       ep->dwc_ep.xfer_count < ep->dwc_ep.xfer_len &&
 80147d8:	68fb      	ldr	r3, [r7, #12]
 80147da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80147dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80147e0:	461a      	mov	r2, r3
 80147e2:	68fb      	ldr	r3, [r7, #12]
 80147e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80147e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
	/* While there is space in the queue and space in the FIFO and
	 * More data to tranfer, Write packets to the Tx FIFO */
	txstatus.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->dtxfsts);
	DWC_DEBUGPL(DBG_PCDV, "b4 dtxfsts[%d]=0x%08x\n", epnum, txstatus.d32);

	while (txstatus.b.txfspcavail >= dwords &&
 80147ea:	429a      	cmp	r2, r3
 80147ec:	da07      	bge.n	80147fe <write_empty_tx_fifo+0x12a>
	       ep->dwc_ep.xfer_count < ep->dwc_ep.xfer_len &&
	       ep->dwc_ep.xfer_len != 0) {
 80147ee:	68fb      	ldr	r3, [r7, #12]
 80147f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80147f2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80147f6:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
	 * More data to tranfer, Write packets to the Tx FIFO */
	txstatus.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->dtxfsts);
	DWC_DEBUGPL(DBG_PCDV, "b4 dtxfsts[%d]=0x%08x\n", epnum, txstatus.d32);

	while (txstatus.b.txfspcavail >= dwords &&
	       ep->dwc_ep.xfer_count < ep->dwc_ep.xfer_len &&
 80147fa:	2b00      	cmp	r3, #0
 80147fc:	d1b1      	bne.n	8014762 <write_empty_tx_fifo+0x8e>
	}

	DWC_DEBUGPL(DBG_PCDV, "b4 dtxfsts[%d]=0x%08x\n", epnum,
		    DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->dtxfsts));

	return 1;
 80147fe:	f04f 0301 	mov.w	r3, #1
}
 8014802:	4618      	mov	r0, r3
 8014804:	f107 0720 	add.w	r7, r7, #32
 8014808:	46bd      	mov	sp, r7
 801480a:	bd80      	pop	{r7, pc}

0801480c <dwc_otg_pcd_stop>:
 * This function is called when the Device is disconnected. It stops
 * any active requests and informs the Gadget driver of the
 * disconnect.
 */
void dwc_otg_pcd_stop(dwc_otg_pcd_t * pcd)
{
 801480c:	b580      	push	{r7, lr}
 801480e:	b08a      	sub	sp, #40	; 0x28
 8014810:	af00      	add	r7, sp, #0
 8014812:	6078      	str	r0, [r7, #4]
	int i, num_in_eps, num_out_eps;
	dwc_otg_pcd_ep_t *ep;

	gintmsk_data_t intr_mask = {.d32 = 0 };
 8014814:	f04f 0300 	mov.w	r3, #0
 8014818:	60fb      	str	r3, [r7, #12]

	DWC_SPINLOCK(pcd->lock);
 801481a:	687b      	ldr	r3, [r7, #4]
 801481c:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8014820:	4618      	mov	r0, r3
 8014822:	f7f3 fa53 	bl	8007ccc <DWC_SPINLOCK>

	num_in_eps = GET_CORE_IF(pcd)->dev_if->num_in_eps;
 8014826:	687b      	ldr	r3, [r7, #4]
 8014828:	689b      	ldr	r3, [r3, #8]
 801482a:	689b      	ldr	r3, [r3, #8]
 801482c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8014830:	623b      	str	r3, [r7, #32]
	num_out_eps = GET_CORE_IF(pcd)->dev_if->num_out_eps;
 8014832:	687b      	ldr	r3, [r7, #4]
 8014834:	689b      	ldr	r3, [r3, #8]
 8014836:	689b      	ldr	r3, [r3, #8]
 8014838:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 801483c:	61fb      	str	r3, [r7, #28]

	DWC_DEBUGPL(DBG_PCDV, "%s() \n", __func__);
	/* don't disconnect drivers more than once */
	if (pcd->ep0state == EP0_DISCONNECT) {
 801483e:	687b      	ldr	r3, [r7, #4]
 8014840:	7b1b      	ldrb	r3, [r3, #12]
 8014842:	2b00      	cmp	r3, #0
 8014844:	d106      	bne.n	8014854 <dwc_otg_pcd_stop+0x48>
		DWC_DEBUGPL(DBG_ANY, "%s() Already Disconnected\n", __func__);
		DWC_SPINUNLOCK(pcd->lock);
 8014846:	687b      	ldr	r3, [r7, #4]
 8014848:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 801484c:	4618      	mov	r0, r3
 801484e:	f7f3 fa47 	bl	8007ce0 <DWC_SPINUNLOCK>
 8014852:	e07f      	b.n	8014954 <dwc_otg_pcd_stop+0x148>
		return;
	}
	pcd->ep0state = EP0_DISCONNECT;
 8014854:	687b      	ldr	r3, [r7, #4]
 8014856:	f04f 0200 	mov.w	r2, #0
 801485a:	731a      	strb	r2, [r3, #12]

	/* Reset the OTG state. */
	dwc_otg_pcd_update_otg(pcd, 1);
 801485c:	6878      	ldr	r0, [r7, #4]
 801485e:	f04f 0101 	mov.w	r1, #1
 8014862:	f7ff fb39 	bl	8013ed8 <dwc_otg_pcd_update_otg>

	/* Disable the NP Tx Fifo Empty Interrupt. */
	intr_mask.b.nptxfempty = 1;
 8014866:	68fb      	ldr	r3, [r7, #12]
 8014868:	f043 0320 	orr.w	r3, r3, #32
 801486c:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintmsk,
 801486e:	687b      	ldr	r3, [r7, #4]
 8014870:	689b      	ldr	r3, [r3, #8]
 8014872:	685b      	ldr	r3, [r3, #4]
 8014874:	f103 0218 	add.w	r2, r3, #24
 8014878:	68fb      	ldr	r3, [r7, #12]
 801487a:	4610      	mov	r0, r2
 801487c:	4619      	mov	r1, r3
 801487e:	f04f 0200 	mov.w	r2, #0
 8014882:	f7f3 f9f9 	bl	8007c78 <DWC_MODIFY_REG32>
			 intr_mask.d32, 0);

	/* Flush the FIFOs */
	/**@todo NGS Flush Periodic FIFOs */
	dwc_otg_flush_tx_fifo(GET_CORE_IF(pcd), 0x10);
 8014886:	687b      	ldr	r3, [r7, #4]
 8014888:	689b      	ldr	r3, [r3, #8]
 801488a:	4618      	mov	r0, r3
 801488c:	f04f 0110 	mov.w	r1, #16
 8014890:	f7f9 fc56 	bl	800e140 <dwc_otg_flush_tx_fifo>
	dwc_otg_flush_rx_fifo(GET_CORE_IF(pcd));
 8014894:	687b      	ldr	r3, [r7, #4]
 8014896:	689b      	ldr	r3, [r3, #8]
 8014898:	4618      	mov	r0, r3
 801489a:	f7f9 fc99 	bl	800e1d0 <dwc_otg_flush_rx_fifo>

	/* prevent new request submissions, kill any outstanding requests  */
	ep = &pcd->ep0;
 801489e:	687b      	ldr	r3, [r7, #4]
 80148a0:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80148a4:	61bb      	str	r3, [r7, #24]
	dwc_otg_request_nuke(ep);
 80148a6:	69b8      	ldr	r0, [r7, #24]
 80148a8:	f7fd fbce 	bl	8012048 <dwc_otg_request_nuke>
	/* prevent new request submissions, kill any outstanding requests  */
	for (i = 0; i < num_in_eps; i++) {
 80148ac:	f04f 0300 	mov.w	r3, #0
 80148b0:	627b      	str	r3, [r7, #36]	; 0x24
 80148b2:	e012      	b.n	80148da <dwc_otg_pcd_stop+0xce>
		dwc_otg_pcd_ep_t *ep = &pcd->in_ep[i];
 80148b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80148b6:	4613      	mov	r3, r2
 80148b8:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80148bc:	189b      	adds	r3, r3, r2
 80148be:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80148c2:	f103 0368 	add.w	r3, r3, #104	; 0x68
 80148c6:	687a      	ldr	r2, [r7, #4]
 80148c8:	18d3      	adds	r3, r2, r3
 80148ca:	617b      	str	r3, [r7, #20]
		dwc_otg_request_nuke(ep);
 80148cc:	6978      	ldr	r0, [r7, #20]
 80148ce:	f7fd fbbb 	bl	8012048 <dwc_otg_request_nuke>

	/* prevent new request submissions, kill any outstanding requests  */
	ep = &pcd->ep0;
	dwc_otg_request_nuke(ep);
	/* prevent new request submissions, kill any outstanding requests  */
	for (i = 0; i < num_in_eps; i++) {
 80148d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80148d4:	f103 0301 	add.w	r3, r3, #1
 80148d8:	627b      	str	r3, [r7, #36]	; 0x24
 80148da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80148dc:	6a3b      	ldr	r3, [r7, #32]
 80148de:	429a      	cmp	r2, r3
 80148e0:	dbe8      	blt.n	80148b4 <dwc_otg_pcd_stop+0xa8>
		dwc_otg_pcd_ep_t *ep = &pcd->in_ep[i];
		dwc_otg_request_nuke(ep);
	}
	/* prevent new request submissions, kill any outstanding requests  */
	for (i = 0; i < num_out_eps; i++) {
 80148e2:	f04f 0300 	mov.w	r3, #0
 80148e6:	627b      	str	r3, [r7, #36]	; 0x24
 80148e8:	e014      	b.n	8014914 <dwc_otg_pcd_stop+0x108>
		dwc_otg_pcd_ep_t *ep = &pcd->out_ep[i];
 80148ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80148ec:	4613      	mov	r3, r2
 80148ee:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80148f2:	189b      	adds	r3, r3, r2
 80148f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80148f8:	f503 7310 	add.w	r3, r3, #576	; 0x240
 80148fc:	687a      	ldr	r2, [r7, #4]
 80148fe:	18d3      	adds	r3, r2, r3
 8014900:	f103 0304 	add.w	r3, r3, #4
 8014904:	613b      	str	r3, [r7, #16]
		dwc_otg_request_nuke(ep);
 8014906:	6938      	ldr	r0, [r7, #16]
 8014908:	f7fd fb9e 	bl	8012048 <dwc_otg_request_nuke>
	for (i = 0; i < num_in_eps; i++) {
		dwc_otg_pcd_ep_t *ep = &pcd->in_ep[i];
		dwc_otg_request_nuke(ep);
	}
	/* prevent new request submissions, kill any outstanding requests  */
	for (i = 0; i < num_out_eps; i++) {
 801490c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801490e:	f103 0301 	add.w	r3, r3, #1
 8014912:	627b      	str	r3, [r7, #36]	; 0x24
 8014914:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014916:	69fb      	ldr	r3, [r7, #28]
 8014918:	429a      	cmp	r2, r3
 801491a:	dbe6      	blt.n	80148ea <dwc_otg_pcd_stop+0xde>
		dwc_otg_pcd_ep_t *ep = &pcd->out_ep[i];
		dwc_otg_request_nuke(ep);
	}

	/* report disconnect; the driver is already quiesced */
	if (pcd->fops->disconnect) {
 801491c:	687b      	ldr	r3, [r7, #4]
 801491e:	681b      	ldr	r3, [r3, #0]
 8014920:	685b      	ldr	r3, [r3, #4]
 8014922:	2b00      	cmp	r3, #0
 8014924:	d010      	beq.n	8014948 <dwc_otg_pcd_stop+0x13c>
		DWC_SPINUNLOCK(pcd->lock);
 8014926:	687b      	ldr	r3, [r7, #4]
 8014928:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 801492c:	4618      	mov	r0, r3
 801492e:	f7f3 f9d7 	bl	8007ce0 <DWC_SPINUNLOCK>
		pcd->fops->disconnect(pcd);
 8014932:	687b      	ldr	r3, [r7, #4]
 8014934:	681b      	ldr	r3, [r3, #0]
 8014936:	685b      	ldr	r3, [r3, #4]
 8014938:	6878      	ldr	r0, [r7, #4]
 801493a:	4798      	blx	r3
		DWC_SPINLOCK(pcd->lock);
 801493c:	687b      	ldr	r3, [r7, #4]
 801493e:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8014942:	4618      	mov	r0, r3
 8014944:	f7f3 f9c2 	bl	8007ccc <DWC_SPINLOCK>
	}
	DWC_SPINUNLOCK(pcd->lock);
 8014948:	687b      	ldr	r3, [r7, #4]
 801494a:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 801494e:	4618      	mov	r0, r3
 8014950:	f7f3 f9c6 	bl	8007ce0 <DWC_SPINUNLOCK>
}
 8014954:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8014958:	46bd      	mov	sp, r7
 801495a:	bd80      	pop	{r7, pc}

0801495c <dwc_otg_pcd_handle_i2c_intr>:

/**
 * This interrupt indicates that ...
 */
int32_t dwc_otg_pcd_handle_i2c_intr(dwc_otg_pcd_t * pcd)
{
 801495c:	b580      	push	{r7, lr}
 801495e:	b084      	sub	sp, #16
 8014960:	af00      	add	r7, sp, #0
 8014962:	6078      	str	r0, [r7, #4]
	gintmsk_data_t intr_mask = {.d32 = 0 };
 8014964:	f04f 0300 	mov.w	r3, #0
 8014968:	60fb      	str	r3, [r7, #12]
	gintsts_data_t gintsts;

	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n", "i2cintr");
	intr_mask.b.i2cintr = 1;
 801496a:	68fb      	ldr	r3, [r7, #12]
 801496c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8014970:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintmsk,
 8014972:	687b      	ldr	r3, [r7, #4]
 8014974:	689b      	ldr	r3, [r3, #8]
 8014976:	685b      	ldr	r3, [r3, #4]
 8014978:	f103 0218 	add.w	r2, r3, #24
 801497c:	68fb      	ldr	r3, [r7, #12]
 801497e:	4610      	mov	r0, r2
 8014980:	4619      	mov	r1, r3
 8014982:	f04f 0200 	mov.w	r2, #0
 8014986:	f7f3 f977 	bl	8007c78 <DWC_MODIFY_REG32>
			 intr_mask.d32, 0);

	/* Clear interrupt */
	gintsts.d32 = 0;
 801498a:	f04f 0300 	mov.w	r3, #0
 801498e:	60bb      	str	r3, [r7, #8]
	gintsts.b.i2cintr = 1;
 8014990:	68bb      	ldr	r3, [r7, #8]
 8014992:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8014996:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 8014998:	687b      	ldr	r3, [r7, #4]
 801499a:	689b      	ldr	r3, [r3, #8]
 801499c:	685b      	ldr	r3, [r3, #4]
 801499e:	f103 0214 	add.w	r2, r3, #20
 80149a2:	68bb      	ldr	r3, [r7, #8]
 80149a4:	4610      	mov	r0, r2
 80149a6:	4619      	mov	r1, r3
 80149a8:	f7f3 f958 	bl	8007c5c <DWC_WRITE_REG32>
			gintsts.d32);
	return 1;
 80149ac:	f04f 0301 	mov.w	r3, #1
}
 80149b0:	4618      	mov	r0, r3
 80149b2:	f107 0710 	add.w	r7, r7, #16
 80149b6:	46bd      	mov	sp, r7
 80149b8:	bd80      	pop	{r7, pc}
 80149ba:	bf00      	nop

080149bc <dwc_otg_pcd_handle_early_suspend_intr>:

/**
 * This interrupt indicates that ...
 */
int32_t dwc_otg_pcd_handle_early_suspend_intr(dwc_otg_pcd_t * pcd)
{
 80149bc:	b580      	push	{r7, lr}
 80149be:	b084      	sub	sp, #16
 80149c0:	af00      	add	r7, sp, #0
 80149c2:	6078      	str	r0, [r7, #4]
#if defined(VERBOSE)
	DWC_PRINTF("Early Suspend Detected\n");
#endif

	/* Clear interrupt */
	gintsts.d32 = 0;
 80149c4:	f04f 0300 	mov.w	r3, #0
 80149c8:	60fb      	str	r3, [r7, #12]
	gintsts.b.erlysuspend = 1;
 80149ca:	68fb      	ldr	r3, [r7, #12]
 80149cc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80149d0:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 80149d2:	687b      	ldr	r3, [r7, #4]
 80149d4:	689b      	ldr	r3, [r3, #8]
 80149d6:	685b      	ldr	r3, [r3, #4]
 80149d8:	f103 0214 	add.w	r2, r3, #20
 80149dc:	68fb      	ldr	r3, [r7, #12]
 80149de:	4610      	mov	r0, r2
 80149e0:	4619      	mov	r1, r3
 80149e2:	f7f3 f93b 	bl	8007c5c <DWC_WRITE_REG32>
			gintsts.d32);
	return 1;
 80149e6:	f04f 0301 	mov.w	r3, #1
}
 80149ea:	4618      	mov	r0, r3
 80149ec:	f107 0710 	add.w	r7, r7, #16
 80149f0:	46bd      	mov	sp, r7
 80149f2:	bd80      	pop	{r7, pc}

080149f4 <ep0_out_start>:
 * @param core_if Programming view of DWC_otg controller.
 * @param pcd	  Programming view of the PCD.
 */
static inline void ep0_out_start(dwc_otg_core_if_t * core_if,
				 dwc_otg_pcd_t * pcd)
{
 80149f4:	b580      	push	{r7, lr}
 80149f6:	b088      	sub	sp, #32
 80149f8:	af00      	add	r7, sp, #0
 80149fa:	6078      	str	r0, [r7, #4]
 80149fc:	6039      	str	r1, [r7, #0]
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 80149fe:	687b      	ldr	r3, [r7, #4]
 8014a00:	689b      	ldr	r3, [r3, #8]
 8014a02:	61fb      	str	r3, [r7, #28]
	deptsiz0_data_t doeptsize0 = {.d32 = 0 };
 8014a04:	f04f 0300 	mov.w	r3, #0
 8014a08:	613b      	str	r3, [r7, #16]
 8014a0a:	f04f 0300 	mov.w	r3, #0
 8014a0e:	617b      	str	r3, [r7, #20]
	dwc_otg_dev_dma_desc_t *dma_desc;
	depctl_data_t doepctl = {.d32 = 0 };
 8014a10:	f04f 0300 	mov.w	r3, #0
 8014a14:	60fb      	str	r3, [r7, #12]
#ifdef VERBOSE
	DWC_DEBUGPL(DBG_PCDV, "%s() doepctl0=%0x\n", __func__,
		    DWC_READ_REG32(&dev_if->out_ep_regs[0]->doepctl));
#endif

	doeptsize0.b.supcnt = 3;
 8014a16:	7cfb      	ldrb	r3, [r7, #19]
 8014a18:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8014a1c:	74fb      	strb	r3, [r7, #19]
	doeptsize0.b.pktcnt = 1;
 8014a1e:	7cbb      	ldrb	r3, [r7, #18]
 8014a20:	f04f 0201 	mov.w	r2, #1
 8014a24:	f362 03c4 	bfi	r3, r2, #3, #2
 8014a28:	74bb      	strb	r3, [r7, #18]
	doeptsize0.b.xfersize = 8 * 3;
 8014a2a:	7c3b      	ldrb	r3, [r7, #16]
 8014a2c:	f04f 0218 	mov.w	r2, #24
 8014a30:	f362 0306 	bfi	r3, r2, #0, #7
 8014a34:	743b      	strb	r3, [r7, #16]

	if (core_if->dma_enable) {
 8014a36:	687b      	ldr	r3, [r7, #4]
 8014a38:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8014a3c:	2b00      	cmp	r3, #0
 8014a3e:	d05c      	beq.n	8014afa <ep0_out_start+0x106>
		if (!core_if->dma_desc_enable) {
 8014a40:	687b      	ldr	r3, [r7, #4]
 8014a42:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8014a46:	2b00      	cmp	r3, #0
 8014a48:	d113      	bne.n	8014a72 <ep0_out_start+0x7e>
			/** put here as for Hermes mode deptisz register should not be written */
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doeptsiz,
 8014a4a:	69fb      	ldr	r3, [r7, #28]
 8014a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014a4e:	f103 0210 	add.w	r2, r3, #16
 8014a52:	693b      	ldr	r3, [r7, #16]
 8014a54:	4610      	mov	r0, r2
 8014a56:	4619      	mov	r1, r3
 8014a58:	f7f3 f900 	bl	8007c5c <DWC_WRITE_REG32>
					doeptsize0.d32);

			/** @todo dma needs to handle multiple setup packets (up to 3) */
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepdma,
 8014a5c:	69fb      	ldr	r3, [r7, #28]
 8014a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014a60:	f103 0214 	add.w	r2, r3, #20
					pcd->setup_pkt_dma_handle);
 8014a64:	683b      	ldr	r3, [r7, #0]
			/** put here as for Hermes mode deptisz register should not be written */
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doeptsiz,
					doeptsize0.d32);

			/** @todo dma needs to handle multiple setup packets (up to 3) */
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepdma,
 8014a66:	699b      	ldr	r3, [r3, #24]
 8014a68:	4610      	mov	r0, r2
 8014a6a:	4619      	mov	r1, r3
 8014a6c:	f7f3 f8f6 	bl	8007c5c <DWC_WRITE_REG32>
 8014a70:	e04c      	b.n	8014b0c <ep0_out_start+0x118>
					pcd->setup_pkt_dma_handle);
		} else {
			dev_if->setup_desc_index =
			    (dev_if->setup_desc_index + 1) & 1;
 8014a72:	69fb      	ldr	r3, [r7, #28]
 8014a74:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8014a78:	f103 0301 	add.w	r3, r3, #1
 8014a7c:	f003 0201 	and.w	r2, r3, #1

			/** @todo dma needs to handle multiple setup packets (up to 3) */
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepdma,
					pcd->setup_pkt_dma_handle);
		} else {
			dev_if->setup_desc_index =
 8014a80:	69fb      	ldr	r3, [r7, #28]
 8014a82:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
			    (dev_if->setup_desc_index + 1) & 1;
			dma_desc =
			    dev_if->setup_desc_addr[dev_if->setup_desc_index];
 8014a86:	69fb      	ldr	r3, [r7, #28]
 8014a88:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8014a8c:	69fb      	ldr	r3, [r7, #28]
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepdma,
					pcd->setup_pkt_dma_handle);
		} else {
			dev_if->setup_desc_index =
			    (dev_if->setup_desc_index + 1) & 1;
			dma_desc =
 8014a8e:	f102 0226 	add.w	r2, r2, #38	; 0x26
 8014a92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014a96:	61bb      	str	r3, [r7, #24]
			    dev_if->setup_desc_addr[dev_if->setup_desc_index];

			/** DMA Descriptor Setup */
			dma_desc->status.b.bs = BS_HOST_BUSY;
 8014a98:	69ba      	ldr	r2, [r7, #24]
 8014a9a:	78d3      	ldrb	r3, [r2, #3]
 8014a9c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8014aa0:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.l = 1;
 8014aa2:	69ba      	ldr	r2, [r7, #24]
 8014aa4:	78d3      	ldrb	r3, [r2, #3]
 8014aa6:	f043 0308 	orr.w	r3, r3, #8
 8014aaa:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.ioc = 1;
 8014aac:	69ba      	ldr	r2, [r7, #24]
 8014aae:	78d3      	ldrb	r3, [r2, #3]
 8014ab0:	f043 0302 	orr.w	r3, r3, #2
 8014ab4:	70d3      	strb	r3, [r2, #3]
			dma_desc->status.b.bytes = pcd->ep0.dwc_ep.maxpacket;
 8014ab6:	683b      	ldr	r3, [r7, #0]
 8014ab8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8014aba:	f3c3 038a 	ubfx	r3, r3, #2, #11
 8014abe:	b29b      	uxth	r3, r3
 8014ac0:	461a      	mov	r2, r3
 8014ac2:	69bb      	ldr	r3, [r7, #24]
 8014ac4:	801a      	strh	r2, [r3, #0]
			dma_desc->buf = pcd->setup_pkt_dma_handle;
 8014ac6:	683b      	ldr	r3, [r7, #0]
 8014ac8:	699a      	ldr	r2, [r3, #24]
 8014aca:	69bb      	ldr	r3, [r7, #24]
 8014acc:	605a      	str	r2, [r3, #4]
			dma_desc->status.b.bs = BS_HOST_READY;
 8014ace:	69ba      	ldr	r2, [r7, #24]
 8014ad0:	78d3      	ldrb	r3, [r2, #3]
 8014ad2:	f36f 1387 	bfc	r3, #6, #2
 8014ad6:	70d3      	strb	r3, [r2, #3]

			/** DOEPDMA0 Register write */
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepdma,
 8014ad8:	69fb      	ldr	r3, [r7, #28]
 8014ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014adc:	f103 0214 	add.w	r2, r3, #20
					dev_if->
					dma_setup_desc_addr
					[dev_if->setup_desc_index]);
 8014ae0:	69fb      	ldr	r3, [r7, #28]
 8014ae2:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
			dma_desc->buf = pcd->setup_pkt_dma_handle;
			dma_desc->status.b.bs = BS_HOST_READY;

			/** DOEPDMA0 Register write */
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepdma,
					dev_if->
 8014ae6:	69fb      	ldr	r3, [r7, #28]
			dma_desc->status.b.bytes = pcd->ep0.dwc_ep.maxpacket;
			dma_desc->buf = pcd->setup_pkt_dma_handle;
			dma_desc->status.b.bs = BS_HOST_READY;

			/** DOEPDMA0 Register write */
			DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepdma,
 8014ae8:	f101 0124 	add.w	r1, r1, #36	; 0x24
 8014aec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014af0:	4610      	mov	r0, r2
 8014af2:	4619      	mov	r1, r3
 8014af4:	f7f3 f8b2 	bl	8007c5c <DWC_WRITE_REG32>
 8014af8:	e008      	b.n	8014b0c <ep0_out_start+0x118>
					[dev_if->setup_desc_index]);
		}

	} else {
		/** put here as for Hermes mode deptisz register should not be written */
		DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doeptsiz,
 8014afa:	69fb      	ldr	r3, [r7, #28]
 8014afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014afe:	f103 0210 	add.w	r2, r3, #16
 8014b02:	693b      	ldr	r3, [r7, #16]
 8014b04:	4610      	mov	r0, r2
 8014b06:	4619      	mov	r1, r3
 8014b08:	f7f3 f8a8 	bl	8007c5c <DWC_WRITE_REG32>
				doeptsize0.d32);
	}

	/** DOEPCTL0 Register write */
	doepctl.b.epena = 1;
 8014b0c:	68fb      	ldr	r3, [r7, #12]
 8014b0e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8014b12:	60fb      	str	r3, [r7, #12]
	doepctl.b.cnak = 1;
 8014b14:	68fb      	ldr	r3, [r7, #12]
 8014b16:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8014b1a:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&dev_if->out_ep_regs[0]->doepctl, doepctl.d32);
 8014b1c:	69fb      	ldr	r3, [r7, #28]
 8014b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014b20:	461a      	mov	r2, r3
 8014b22:	68fb      	ldr	r3, [r7, #12]
 8014b24:	4610      	mov	r0, r2
 8014b26:	4619      	mov	r1, r3
 8014b28:	f7f3 f898 	bl	8007c5c <DWC_WRITE_REG32>
	DWC_DEBUGPL(DBG_PCDV, "doepctl0=%0x\n",
		    DWC_READ_REG32(&dev_if->out_ep_regs[0]->doepctl));
	DWC_DEBUGPL(DBG_PCDV, "diepctl0=%0x\n",
		    DWC_READ_REG32(&dev_if->in_ep_regs[0]->diepctl));
#endif
}
 8014b2c:	f107 0720 	add.w	r7, r7, #32
 8014b30:	46bd      	mov	sp, r7
 8014b32:	bd80      	pop	{r7, pc}

08014b34 <dwc_otg_pcd_handle_usb_reset_intr>:
 *		  store any setup packets received
 * At this point, all the required initialization, except for enabling
 * the control 0 OUT endpoint is done, for receiving SETUP packets.
 */
int32_t dwc_otg_pcd_handle_usb_reset_intr(dwc_otg_pcd_t * pcd)
{
 8014b34:	b580      	push	{r7, lr}
 8014b36:	b08e      	sub	sp, #56	; 0x38
 8014b38:	af00      	add	r7, sp, #0
 8014b3a:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8014b3c:	687b      	ldr	r3, [r7, #4]
 8014b3e:	689b      	ldr	r3, [r3, #8]
 8014b40:	633b      	str	r3, [r7, #48]	; 0x30
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 8014b42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b44:	689b      	ldr	r3, [r3, #8]
 8014b46:	62fb      	str	r3, [r7, #44]	; 0x2c
	depctl_data_t doepctl = {.d32 = 0 };
 8014b48:	f04f 0300 	mov.w	r3, #0
 8014b4c:	62bb      	str	r3, [r7, #40]	; 0x28
	daint_data_t daintmsk = {.d32 = 0 };
 8014b4e:	f04f 0300 	mov.w	r3, #0
 8014b52:	627b      	str	r3, [r7, #36]	; 0x24
	doepmsk_data_t doepmsk = {.d32 = 0 };
 8014b54:	f04f 0300 	mov.w	r3, #0
 8014b58:	623b      	str	r3, [r7, #32]
	diepmsk_data_t diepmsk = {.d32 = 0 };
 8014b5a:	f04f 0300 	mov.w	r3, #0
 8014b5e:	61fb      	str	r3, [r7, #28]
	dcfg_data_t dcfg = {.d32 = 0 };
 8014b60:	f04f 0300 	mov.w	r3, #0
 8014b64:	61bb      	str	r3, [r7, #24]
	grstctl_t resetctl = {.d32 = 0 };
 8014b66:	f04f 0300 	mov.w	r3, #0
 8014b6a:	617b      	str	r3, [r7, #20]
	dctl_data_t dctl = {.d32 = 0 };
 8014b6c:	f04f 0300 	mov.w	r3, #0
 8014b70:	613b      	str	r3, [r7, #16]
	int i = 0;
 8014b72:	f04f 0300 	mov.w	r3, #0
 8014b76:	637b      	str	r3, [r7, #52]	; 0x34
	gintsts_data_t gintsts;
	pcgcctl_data_t power = {.d32 = 0 };
 8014b78:	f04f 0300 	mov.w	r3, #0
 8014b7c:	60bb      	str	r3, [r7, #8]

	power.d32 = DWC_READ_REG32(core_if->pcgcctl);
 8014b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b80:	69db      	ldr	r3, [r3, #28]
 8014b82:	4618      	mov	r0, r3
 8014b84:	f7f3 f85e 	bl	8007c44 <DWC_READ_REG32>
 8014b88:	4603      	mov	r3, r0
 8014b8a:	60bb      	str	r3, [r7, #8]
	if (power.b.stoppclk) {
 8014b8c:	7a3b      	ldrb	r3, [r7, #8]
 8014b8e:	f003 0301 	and.w	r3, r3, #1
 8014b92:	b2db      	uxtb	r3, r3
 8014b94:	2b00      	cmp	r3, #0
 8014b96:	d029      	beq.n	8014bec <dwc_otg_pcd_handle_usb_reset_intr+0xb8>
		power.d32 = 0;
 8014b98:	f04f 0300 	mov.w	r3, #0
 8014b9c:	60bb      	str	r3, [r7, #8]
		power.b.stoppclk = 1;
 8014b9e:	68bb      	ldr	r3, [r7, #8]
 8014ba0:	f043 0301 	orr.w	r3, r3, #1
 8014ba4:	60bb      	str	r3, [r7, #8]
		DWC_MODIFY_REG32(core_if->pcgcctl, power.d32, 0);
 8014ba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ba8:	69da      	ldr	r2, [r3, #28]
 8014baa:	68bb      	ldr	r3, [r7, #8]
 8014bac:	4610      	mov	r0, r2
 8014bae:	4619      	mov	r1, r3
 8014bb0:	f04f 0200 	mov.w	r2, #0
 8014bb4:	f7f3 f860 	bl	8007c78 <DWC_MODIFY_REG32>

		power.b.pwrclmp = 1;
 8014bb8:	68bb      	ldr	r3, [r7, #8]
 8014bba:	f043 0304 	orr.w	r3, r3, #4
 8014bbe:	60bb      	str	r3, [r7, #8]
		DWC_MODIFY_REG32(core_if->pcgcctl, power.d32, 0);
 8014bc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014bc2:	69da      	ldr	r2, [r3, #28]
 8014bc4:	68bb      	ldr	r3, [r7, #8]
 8014bc6:	4610      	mov	r0, r2
 8014bc8:	4619      	mov	r1, r3
 8014bca:	f04f 0200 	mov.w	r2, #0
 8014bce:	f7f3 f853 	bl	8007c78 <DWC_MODIFY_REG32>

		power.b.rstpdwnmodule = 1;
 8014bd2:	68bb      	ldr	r3, [r7, #8]
 8014bd4:	f043 0308 	orr.w	r3, r3, #8
 8014bd8:	60bb      	str	r3, [r7, #8]
		DWC_MODIFY_REG32(core_if->pcgcctl, power.d32, 0);
 8014bda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014bdc:	69da      	ldr	r2, [r3, #28]
 8014bde:	68bb      	ldr	r3, [r7, #8]
 8014be0:	4610      	mov	r0, r2
 8014be2:	4619      	mov	r1, r3
 8014be4:	f04f 0200 	mov.w	r2, #0
 8014be8:	f7f3 f846 	bl	8007c78 <DWC_MODIFY_REG32>
	}

	core_if->lx_state = DWC_OTG_L0;
 8014bec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014bee:	f04f 0200 	mov.w	r2, #0
 8014bf2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
		}
	}
#endif /* DWC_EN_ISOC */

	/* reset the HNP settings */
	dwc_otg_pcd_update_otg(pcd, 1);
 8014bf6:	6878      	ldr	r0, [r7, #4]
 8014bf8:	f04f 0101 	mov.w	r1, #1
 8014bfc:	f7ff f96c 	bl	8013ed8 <dwc_otg_pcd_update_otg>

	/* Clear the Remote Wakeup Signalling */
	dctl.b.rmtwkupsig = 1;
 8014c00:	693b      	ldr	r3, [r7, #16]
 8014c02:	f043 0301 	orr.w	r3, r3, #1
 8014c06:	613b      	str	r3, [r7, #16]
	DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->dctl, dctl.d32, 0);
 8014c08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c0a:	689b      	ldr	r3, [r3, #8]
 8014c0c:	681b      	ldr	r3, [r3, #0]
 8014c0e:	f103 0204 	add.w	r2, r3, #4
 8014c12:	693b      	ldr	r3, [r7, #16]
 8014c14:	4610      	mov	r0, r2
 8014c16:	4619      	mov	r1, r3
 8014c18:	f04f 0200 	mov.w	r2, #0
 8014c1c:	f7f3 f82c 	bl	8007c78 <DWC_MODIFY_REG32>

	/* Set NAK for all OUT EPs */
	doepctl.b.snak = 1;
 8014c20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014c22:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8014c26:	62bb      	str	r3, [r7, #40]	; 0x28
	for (i = 0; i <= dev_if->num_out_eps; i++) {
 8014c28:	f04f 0300 	mov.w	r3, #0
 8014c2c:	637b      	str	r3, [r7, #52]	; 0x34
 8014c2e:	e011      	b.n	8014c54 <dwc_otg_pcd_handle_usb_reset_intr+0x120>
		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doepctl, doepctl.d32);
 8014c30:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014c32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014c34:	f103 0308 	add.w	r3, r3, #8
 8014c38:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8014c3c:	18d3      	adds	r3, r2, r3
 8014c3e:	685b      	ldr	r3, [r3, #4]
 8014c40:	461a      	mov	r2, r3
 8014c42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014c44:	4610      	mov	r0, r2
 8014c46:	4619      	mov	r1, r3
 8014c48:	f7f3 f808 	bl	8007c5c <DWC_WRITE_REG32>
	dctl.b.rmtwkupsig = 1;
	DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->dctl, dctl.d32, 0);

	/* Set NAK for all OUT EPs */
	doepctl.b.snak = 1;
	for (i = 0; i <= dev_if->num_out_eps; i++) {
 8014c4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014c4e:	f103 0301 	add.w	r3, r3, #1
 8014c52:	637b      	str	r3, [r7, #52]	; 0x34
 8014c54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c56:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8014c5a:	461a      	mov	r2, r3
 8014c5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014c5e:	429a      	cmp	r2, r3
 8014c60:	dae6      	bge.n	8014c30 <dwc_otg_pcd_handle_usb_reset_intr+0xfc>
		DWC_WRITE_REG32(&dev_if->out_ep_regs[i]->doepctl, doepctl.d32);
	}

	/* Flush the NP Tx FIFO */
	dwc_otg_flush_tx_fifo(core_if, 0x10);
 8014c62:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014c64:	f04f 0110 	mov.w	r1, #16
 8014c68:	f7f9 fa6a 	bl	800e140 <dwc_otg_flush_tx_fifo>
	/* Flush the Learning Queue */
	resetctl.b.intknqflsh = 1;
 8014c6c:	697b      	ldr	r3, [r7, #20]
 8014c6e:	f043 0308 	orr.w	r3, r3, #8
 8014c72:	617b      	str	r3, [r7, #20]
	DWC_WRITE_REG32(&core_if->core_global_regs->grstctl, resetctl.d32);
 8014c74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c76:	685b      	ldr	r3, [r3, #4]
 8014c78:	f103 0210 	add.w	r2, r3, #16
 8014c7c:	697b      	ldr	r3, [r7, #20]
 8014c7e:	4610      	mov	r0, r2
 8014c80:	4619      	mov	r1, r3
 8014c82:	f7f2 ffeb 	bl	8007c5c <DWC_WRITE_REG32>

	if (core_if->multiproc_int_enable) {
 8014c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c88:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8014c8c:	2b00      	cmp	r3, #0
 8014c8e:	d050      	beq.n	8014d32 <dwc_otg_pcd_handle_usb_reset_intr+0x1fe>
		daintmsk.b.inep0 = 1;
 8014c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014c92:	f043 0301 	orr.w	r3, r3, #1
 8014c96:	627b      	str	r3, [r7, #36]	; 0x24
		daintmsk.b.outep0 = 1;
 8014c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014c9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8014c9e:	627b      	str	r3, [r7, #36]	; 0x24
		DWC_WRITE_REG32(&dev_if->dev_global_regs->deachintmsk,
 8014ca0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014ca2:	681b      	ldr	r3, [r3, #0]
 8014ca4:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8014ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014caa:	4610      	mov	r0, r2
 8014cac:	4619      	mov	r1, r3
 8014cae:	f7f2 ffd5 	bl	8007c5c <DWC_WRITE_REG32>
				daintmsk.d32);

		doepmsk.b.setup = 1;
 8014cb2:	6a3b      	ldr	r3, [r7, #32]
 8014cb4:	f043 0308 	orr.w	r3, r3, #8
 8014cb8:	623b      	str	r3, [r7, #32]
		doepmsk.b.xfercompl = 1;
 8014cba:	6a3b      	ldr	r3, [r7, #32]
 8014cbc:	f043 0301 	orr.w	r3, r3, #1
 8014cc0:	623b      	str	r3, [r7, #32]
		doepmsk.b.ahberr = 1;
 8014cc2:	6a3b      	ldr	r3, [r7, #32]
 8014cc4:	f043 0304 	orr.w	r3, r3, #4
 8014cc8:	623b      	str	r3, [r7, #32]
		doepmsk.b.epdisabled = 1;
 8014cca:	6a3b      	ldr	r3, [r7, #32]
 8014ccc:	f043 0302 	orr.w	r3, r3, #2
 8014cd0:	623b      	str	r3, [r7, #32]

		if (core_if->dma_desc_enable) {
 8014cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014cd4:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8014cd8:	2b00      	cmp	r3, #0
 8014cda:	d003      	beq.n	8014ce4 <dwc_otg_pcd_handle_usb_reset_intr+0x1b0>
			doepmsk.b.stsphsercvd = 1;
 8014cdc:	6a3b      	ldr	r3, [r7, #32]
 8014cde:	f043 0320 	orr.w	r3, r3, #32
 8014ce2:	623b      	str	r3, [r7, #32]
		
		if (core_if->dma_enable) {
			doepmsk.b.nak = 1;
		}
*/
		DWC_WRITE_REG32(&dev_if->dev_global_regs->doepeachintmsk[0],
 8014ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014ce6:	681b      	ldr	r3, [r3, #0]
 8014ce8:	f103 0260 	add.w	r2, r3, #96	; 0x60
 8014cec:	6a3b      	ldr	r3, [r7, #32]
 8014cee:	4610      	mov	r0, r2
 8014cf0:	4619      	mov	r1, r3
 8014cf2:	f7f2 ffb3 	bl	8007c5c <DWC_WRITE_REG32>
				doepmsk.d32);

		diepmsk.b.xfercompl = 1;
 8014cf6:	69fb      	ldr	r3, [r7, #28]
 8014cf8:	f043 0301 	orr.w	r3, r3, #1
 8014cfc:	61fb      	str	r3, [r7, #28]
		diepmsk.b.timeout = 1;
 8014cfe:	69fb      	ldr	r3, [r7, #28]
 8014d00:	f043 0308 	orr.w	r3, r3, #8
 8014d04:	61fb      	str	r3, [r7, #28]
		diepmsk.b.epdisabled = 1;
 8014d06:	69fb      	ldr	r3, [r7, #28]
 8014d08:	f043 0302 	orr.w	r3, r3, #2
 8014d0c:	61fb      	str	r3, [r7, #28]
		diepmsk.b.ahberr = 1;
 8014d0e:	69fb      	ldr	r3, [r7, #28]
 8014d10:	f043 0304 	orr.w	r3, r3, #4
 8014d14:	61fb      	str	r3, [r7, #28]
		diepmsk.b.intknepmis = 1;
 8014d16:	69fb      	ldr	r3, [r7, #28]
 8014d18:	f043 0320 	orr.w	r3, r3, #32
 8014d1c:	61fb      	str	r3, [r7, #28]
/*		
		if (core_if->dma_enable) {
			diepmsk.b.nak = 1;
		}
*/
		DWC_WRITE_REG32(&dev_if->dev_global_regs->diepeachintmsk[0],
 8014d1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014d20:	681b      	ldr	r3, [r3, #0]
 8014d22:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8014d26:	69fb      	ldr	r3, [r7, #28]
 8014d28:	4610      	mov	r0, r2
 8014d2a:	4619      	mov	r1, r3
 8014d2c:	f7f2 ff96 	bl	8007c5c <DWC_WRITE_REG32>
 8014d30:	e04f      	b.n	8014dd2 <dwc_otg_pcd_handle_usb_reset_intr+0x29e>
				diepmsk.d32);
	} else {
		daintmsk.b.inep0 = 1;
 8014d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014d34:	f043 0301 	orr.w	r3, r3, #1
 8014d38:	627b      	str	r3, [r7, #36]	; 0x24
		daintmsk.b.outep0 = 1;
 8014d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014d3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8014d40:	627b      	str	r3, [r7, #36]	; 0x24
		DWC_WRITE_REG32(&dev_if->dev_global_regs->daintmsk,
 8014d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014d44:	681b      	ldr	r3, [r3, #0]
 8014d46:	f103 021c 	add.w	r2, r3, #28
 8014d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014d4c:	4610      	mov	r0, r2
 8014d4e:	4619      	mov	r1, r3
 8014d50:	f7f2 ff84 	bl	8007c5c <DWC_WRITE_REG32>
				daintmsk.d32);

		doepmsk.b.setup = 1;
 8014d54:	6a3b      	ldr	r3, [r7, #32]
 8014d56:	f043 0308 	orr.w	r3, r3, #8
 8014d5a:	623b      	str	r3, [r7, #32]
		doepmsk.b.xfercompl = 1;
 8014d5c:	6a3b      	ldr	r3, [r7, #32]
 8014d5e:	f043 0301 	orr.w	r3, r3, #1
 8014d62:	623b      	str	r3, [r7, #32]
		doepmsk.b.ahberr = 1;
 8014d64:	6a3b      	ldr	r3, [r7, #32]
 8014d66:	f043 0304 	orr.w	r3, r3, #4
 8014d6a:	623b      	str	r3, [r7, #32]
		doepmsk.b.epdisabled = 1;
 8014d6c:	6a3b      	ldr	r3, [r7, #32]
 8014d6e:	f043 0302 	orr.w	r3, r3, #2
 8014d72:	623b      	str	r3, [r7, #32]

		if (core_if->dma_desc_enable) {
 8014d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014d76:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8014d7a:	2b00      	cmp	r3, #0
 8014d7c:	d003      	beq.n	8014d86 <dwc_otg_pcd_handle_usb_reset_intr+0x252>
			doepmsk.b.stsphsercvd = 1;
 8014d7e:	6a3b      	ldr	r3, [r7, #32]
 8014d80:	f043 0320 	orr.w	r3, r3, #32
 8014d84:	623b      	str	r3, [r7, #32]
			//doepmsk.b.bna = 1;
		}
		DWC_WRITE_REG32(&dev_if->dev_global_regs->doepmsk, doepmsk.d32);
 8014d86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014d88:	681b      	ldr	r3, [r3, #0]
 8014d8a:	f103 0214 	add.w	r2, r3, #20
 8014d8e:	6a3b      	ldr	r3, [r7, #32]
 8014d90:	4610      	mov	r0, r2
 8014d92:	4619      	mov	r1, r3
 8014d94:	f7f2 ff62 	bl	8007c5c <DWC_WRITE_REG32>

		diepmsk.b.xfercompl = 1;
 8014d98:	69fb      	ldr	r3, [r7, #28]
 8014d9a:	f043 0301 	orr.w	r3, r3, #1
 8014d9e:	61fb      	str	r3, [r7, #28]
		diepmsk.b.timeout = 1;
 8014da0:	69fb      	ldr	r3, [r7, #28]
 8014da2:	f043 0308 	orr.w	r3, r3, #8
 8014da6:	61fb      	str	r3, [r7, #28]
		diepmsk.b.epdisabled = 1;
 8014da8:	69fb      	ldr	r3, [r7, #28]
 8014daa:	f043 0302 	orr.w	r3, r3, #2
 8014dae:	61fb      	str	r3, [r7, #28]
		diepmsk.b.ahberr = 1;
 8014db0:	69fb      	ldr	r3, [r7, #28]
 8014db2:	f043 0304 	orr.w	r3, r3, #4
 8014db6:	61fb      	str	r3, [r7, #28]
		diepmsk.b.intknepmis = 1;
 8014db8:	69fb      	ldr	r3, [r7, #28]
 8014dba:	f043 0320 	orr.w	r3, r3, #32
 8014dbe:	61fb      	str	r3, [r7, #28]
		if (core_if->dma_desc_enable) {
			diepmsk.b.bna = 1;
		}
*/

		DWC_WRITE_REG32(&dev_if->dev_global_regs->diepmsk, diepmsk.d32);
 8014dc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014dc2:	681b      	ldr	r3, [r3, #0]
 8014dc4:	f103 0210 	add.w	r2, r3, #16
 8014dc8:	69fb      	ldr	r3, [r7, #28]
 8014dca:	4610      	mov	r0, r2
 8014dcc:	4619      	mov	r1, r3
 8014dce:	f7f2 ff45 	bl	8007c5c <DWC_WRITE_REG32>
	}

	/* Reset Device Address */
	dcfg.d32 = DWC_READ_REG32(&dev_if->dev_global_regs->dcfg);
 8014dd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014dd4:	681b      	ldr	r3, [r3, #0]
 8014dd6:	4618      	mov	r0, r3
 8014dd8:	f7f2 ff34 	bl	8007c44 <DWC_READ_REG32>
 8014ddc:	4603      	mov	r3, r0
 8014dde:	61bb      	str	r3, [r7, #24]
	dcfg.b.devaddr = 0;
 8014de0:	69bb      	ldr	r3, [r7, #24]
 8014de2:	f36f 130a 	bfc	r3, #4, #7
 8014de6:	61bb      	str	r3, [r7, #24]
	DWC_WRITE_REG32(&dev_if->dev_global_regs->dcfg, dcfg.d32);
 8014de8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014dea:	681b      	ldr	r3, [r3, #0]
 8014dec:	461a      	mov	r2, r3
 8014dee:	69bb      	ldr	r3, [r7, #24]
 8014df0:	4610      	mov	r0, r2
 8014df2:	4619      	mov	r1, r3
 8014df4:	f7f2 ff32 	bl	8007c5c <DWC_WRITE_REG32>

	/* setup EP0 to receive SETUP packets */
	ep0_out_start(core_if, pcd);
 8014df8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014dfa:	6879      	ldr	r1, [r7, #4]
 8014dfc:	f7ff fdfa 	bl	80149f4 <ep0_out_start>

	/* Clear interrupt */
	gintsts.d32 = 0;
 8014e00:	f04f 0300 	mov.w	r3, #0
 8014e04:	60fb      	str	r3, [r7, #12]
	gintsts.b.usbreset = 1;
 8014e06:	68fb      	ldr	r3, [r7, #12]
 8014e08:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8014e0c:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 8014e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014e10:	685b      	ldr	r3, [r3, #4]
 8014e12:	f103 0214 	add.w	r2, r3, #20
 8014e16:	68fb      	ldr	r3, [r7, #12]
 8014e18:	4610      	mov	r0, r2
 8014e1a:	4619      	mov	r1, r3
 8014e1c:	f7f2 ff1e 	bl	8007c5c <DWC_WRITE_REG32>

	return 1;
 8014e20:	f04f 0301 	mov.w	r3, #1
}
 8014e24:	4618      	mov	r0, r3
 8014e26:	f107 0738 	add.w	r7, r7, #56	; 0x38
 8014e2a:	46bd      	mov	sp, r7
 8014e2c:	bd80      	pop	{r7, pc}
 8014e2e:	bf00      	nop

08014e30 <get_device_speed>:
 * to USB speed constant.
 *
 * @param core_if Programming view of DWC_otg controller.
 */
static int get_device_speed(dwc_otg_core_if_t * core_if)
{
 8014e30:	b580      	push	{r7, lr}
 8014e32:	b084      	sub	sp, #16
 8014e34:	af00      	add	r7, sp, #0
 8014e36:	6078      	str	r0, [r7, #4]
	dsts_data_t dsts;
	int speed = 0;
 8014e38:	f04f 0300 	mov.w	r3, #0
 8014e3c:	60fb      	str	r3, [r7, #12]
	dsts.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dsts);
 8014e3e:	687b      	ldr	r3, [r7, #4]
 8014e40:	689b      	ldr	r3, [r3, #8]
 8014e42:	681b      	ldr	r3, [r3, #0]
 8014e44:	f103 0308 	add.w	r3, r3, #8
 8014e48:	4618      	mov	r0, r3
 8014e4a:	f7f2 fefb 	bl	8007c44 <DWC_READ_REG32>
 8014e4e:	4603      	mov	r3, r0
 8014e50:	60bb      	str	r3, [r7, #8]

	switch (dsts.b.enumspd) {
 8014e52:	68bb      	ldr	r3, [r7, #8]
 8014e54:	f3c3 0341 	ubfx	r3, r3, #1, #2
 8014e58:	b2db      	uxtb	r3, r3
 8014e5a:	2b02      	cmp	r3, #2
 8014e5c:	d00b      	beq.n	8014e76 <get_device_speed+0x46>
 8014e5e:	2b03      	cmp	r3, #3
 8014e60:	d005      	beq.n	8014e6e <get_device_speed+0x3e>
 8014e62:	2b01      	cmp	r3, #1
 8014e64:	d003      	beq.n	8014e6e <get_device_speed+0x3e>
	case DWC_DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
		speed = USB_SPEED_HIGH;
 8014e66:	f04f 0303 	mov.w	r3, #3
 8014e6a:	60fb      	str	r3, [r7, #12]
		break;
 8014e6c:	e007      	b.n	8014e7e <get_device_speed+0x4e>
	case DWC_DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
	case DWC_DSTS_ENUMSPD_FS_PHY_48MHZ:
		speed = USB_SPEED_FULL;
 8014e6e:	f04f 0302 	mov.w	r3, #2
 8014e72:	60fb      	str	r3, [r7, #12]
		break;
 8014e74:	e003      	b.n	8014e7e <get_device_speed+0x4e>

	case DWC_DSTS_ENUMSPD_LS_PHY_6MHZ:
		speed = USB_SPEED_LOW;
 8014e76:	f04f 0301 	mov.w	r3, #1
 8014e7a:	60fb      	str	r3, [r7, #12]
		break;
 8014e7c:	bf00      	nop
	}

	return speed;
 8014e7e:	68fb      	ldr	r3, [r7, #12]
}
 8014e80:	4618      	mov	r0, r3
 8014e82:	f107 0710 	add.w	r7, r7, #16
 8014e86:	46bd      	mov	sp, r7
 8014e88:	bd80      	pop	{r7, pc}
 8014e8a:	bf00      	nop

08014e8c <dwc_otg_pcd_handle_enum_done_intr>:
 * Read the device status register and set the device speed in the
 * data structure.
 * Set up EP0 to receive SETUP packets by calling dwc_ep0_activate.
 */
int32_t dwc_otg_pcd_handle_enum_done_intr(dwc_otg_pcd_t * pcd)
{
 8014e8c:	b580      	push	{r7, lr}
 8014e8e:	b088      	sub	sp, #32
 8014e90:	af00      	add	r7, sp, #0
 8014e92:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
 8014e94:	687b      	ldr	r3, [r7, #4]
 8014e96:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8014e9a:	61bb      	str	r3, [r7, #24]
	gintsts_data_t gintsts;
	gusbcfg_data_t gusbcfg;
	dwc_otg_core_global_regs_t *global_regs =
	    GET_CORE_IF(pcd)->core_global_regs;
 8014e9c:	687b      	ldr	r3, [r7, #4]
 8014e9e:	689b      	ldr	r3, [r3, #8]
int32_t dwc_otg_pcd_handle_enum_done_intr(dwc_otg_pcd_t * pcd)
{
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
	gintsts_data_t gintsts;
	gusbcfg_data_t gusbcfg;
	dwc_otg_core_global_regs_t *global_regs =
 8014ea0:	685b      	ldr	r3, [r3, #4]
 8014ea2:	617b      	str	r3, [r7, #20]
	    GET_CORE_IF(pcd)->core_global_regs;
	uint8_t utmi16b, utmi8b;
	int speed;
	DWC_DEBUGPL(DBG_PCD, "SPEED ENUM\n");

	if (GET_CORE_IF(pcd)->snpsid >= OTG_CORE_REV_2_60a) {
 8014ea4:	687b      	ldr	r3, [r7, #4]
 8014ea6:	689b      	ldr	r3, [r3, #8]
 8014ea8:	691a      	ldr	r2, [r3, #16]
 8014eaa:	f242 6309 	movw	r3, #9737	; 0x2609
 8014eae:	f6c4 7354 	movt	r3, #20308	; 0x4f54
 8014eb2:	429a      	cmp	r2, r3
 8014eb4:	d906      	bls.n	8014ec4 <dwc_otg_pcd_handle_enum_done_intr+0x38>
		utmi16b = 6;	//vahrama old value was 6;
 8014eb6:	f04f 0306 	mov.w	r3, #6
 8014eba:	77fb      	strb	r3, [r7, #31]
		utmi8b = 9;
 8014ebc:	f04f 0309 	mov.w	r3, #9
 8014ec0:	77bb      	strb	r3, [r7, #30]
 8014ec2:	e005      	b.n	8014ed0 <dwc_otg_pcd_handle_enum_done_intr+0x44>
	} else {
		utmi16b = 4;
 8014ec4:	f04f 0304 	mov.w	r3, #4
 8014ec8:	77fb      	strb	r3, [r7, #31]
		utmi8b = 8;
 8014eca:	f04f 0308 	mov.w	r3, #8
 8014ece:	77bb      	strb	r3, [r7, #30]
	}
	dwc_otg_ep0_activate(GET_CORE_IF(pcd), &ep0->dwc_ep);
 8014ed0:	687b      	ldr	r3, [r7, #4]
 8014ed2:	689a      	ldr	r2, [r3, #8]
 8014ed4:	69bb      	ldr	r3, [r7, #24]
 8014ed6:	f103 0310 	add.w	r3, r3, #16
 8014eda:	4610      	mov	r0, r2
 8014edc:	4619      	mov	r1, r3
 8014ede:	f7f7 fe11 	bl	800cb04 <dwc_otg_ep0_activate>

#ifdef DEBUG_EP0
	print_ep0_state(pcd);
 8014ee2:	6878      	ldr	r0, [r7, #4]
 8014ee4:	f7ff f81e 	bl	8013f24 <print_ep0_state>
#endif

	if (pcd->ep0state == EP0_DISCONNECT) {
 8014ee8:	687b      	ldr	r3, [r7, #4]
 8014eea:	7b1b      	ldrb	r3, [r3, #12]
 8014eec:	2b00      	cmp	r3, #0
 8014eee:	d104      	bne.n	8014efa <dwc_otg_pcd_handle_enum_done_intr+0x6e>
		pcd->ep0state = EP0_IDLE;
 8014ef0:	687b      	ldr	r3, [r7, #4]
 8014ef2:	f04f 0201 	mov.w	r2, #1
 8014ef6:	731a      	strb	r2, [r3, #12]
 8014ef8:	e007      	b.n	8014f0a <dwc_otg_pcd_handle_enum_done_intr+0x7e>
	} else if (pcd->ep0state == EP0_STALL) {
 8014efa:	687b      	ldr	r3, [r7, #4]
 8014efc:	7b1b      	ldrb	r3, [r3, #12]
 8014efe:	2b06      	cmp	r3, #6
 8014f00:	d103      	bne.n	8014f0a <dwc_otg_pcd_handle_enum_done_intr+0x7e>
		pcd->ep0state = EP0_IDLE;
 8014f02:	687b      	ldr	r3, [r7, #4]
 8014f04:	f04f 0201 	mov.w	r2, #1
 8014f08:	731a      	strb	r2, [r3, #12]
	}

	pcd->ep0state = EP0_IDLE;
 8014f0a:	687b      	ldr	r3, [r7, #4]
 8014f0c:	f04f 0201 	mov.w	r2, #1
 8014f10:	731a      	strb	r2, [r3, #12]

	ep0->stopped = 0;
 8014f12:	69ba      	ldr	r2, [r7, #24]
 8014f14:	7b13      	ldrb	r3, [r2, #12]
 8014f16:	f36f 0300 	bfc	r3, #0, #1
 8014f1a:	7313      	strb	r3, [r2, #12]

	speed = get_device_speed(GET_CORE_IF(pcd));
 8014f1c:	687b      	ldr	r3, [r7, #4]
 8014f1e:	689b      	ldr	r3, [r3, #8]
 8014f20:	4618      	mov	r0, r3
 8014f22:	f7ff ff85 	bl	8014e30 <get_device_speed>
 8014f26:	6138      	str	r0, [r7, #16]
	pcd->fops->connect(pcd, speed);
 8014f28:	687b      	ldr	r3, [r7, #4]
 8014f2a:	681b      	ldr	r3, [r3, #0]
 8014f2c:	681b      	ldr	r3, [r3, #0]
 8014f2e:	6878      	ldr	r0, [r7, #4]
 8014f30:	6939      	ldr	r1, [r7, #16]
 8014f32:	4798      	blx	r3

	/* Set USB turnaround time based on device speed and PHY interface. */
	gusbcfg.d32 = DWC_READ_REG32(&global_regs->gusbcfg);
 8014f34:	697b      	ldr	r3, [r7, #20]
 8014f36:	f103 030c 	add.w	r3, r3, #12
 8014f3a:	4618      	mov	r0, r3
 8014f3c:	f7f2 fe82 	bl	8007c44 <DWC_READ_REG32>
 8014f40:	4603      	mov	r3, r0
 8014f42:	60bb      	str	r3, [r7, #8]
	if (speed == USB_SPEED_HIGH) {
 8014f44:	693b      	ldr	r3, [r7, #16]
 8014f46:	2b03      	cmp	r3, #3
 8014f48:	f040 8083 	bne.w	8015052 <dwc_otg_pcd_handle_enum_done_intr+0x1c6>
		if (GET_CORE_IF(pcd)->hwcfg2.b.hs_phy_type ==
 8014f4c:	687b      	ldr	r3, [r7, #4]
 8014f4e:	689b      	ldr	r3, [r3, #8]
 8014f50:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8014f54:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8014f58:	b2db      	uxtb	r3, r3
 8014f5a:	2b80      	cmp	r3, #128	; 0x80
 8014f5c:	d105      	bne.n	8014f6a <dwc_otg_pcd_handle_enum_done_intr+0xde>
		    DWC_HWCFG2_HS_PHY_TYPE_ULPI) {
			/* ULPI interface */
			gusbcfg.b.usbtrdtim = 9;
 8014f5e:	68bb      	ldr	r3, [r7, #8]
 8014f60:	f04f 0209 	mov.w	r2, #9
 8014f64:	f362 238d 	bfi	r3, r2, #10, #4
 8014f68:	60bb      	str	r3, [r7, #8]
		}
		if (GET_CORE_IF(pcd)->hwcfg2.b.hs_phy_type ==
 8014f6a:	687b      	ldr	r3, [r7, #4]
 8014f6c:	689b      	ldr	r3, [r3, #8]
 8014f6e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8014f72:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8014f76:	b2db      	uxtb	r3, r3
 8014f78:	2b40      	cmp	r3, #64	; 0x40
 8014f7a:	d13b      	bne.n	8014ff4 <dwc_otg_pcd_handle_enum_done_intr+0x168>
		    DWC_HWCFG2_HS_PHY_TYPE_UTMI) {
			/* UTMI+ interface */
			if (GET_CORE_IF(pcd)->hwcfg4.b.utmi_phy_data_width == 0) {
 8014f7c:	687b      	ldr	r3, [r7, #4]
 8014f7e:	689b      	ldr	r3, [r3, #8]
 8014f80:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8014f84:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8014f88:	b2db      	uxtb	r3, r3
 8014f8a:	2b00      	cmp	r3, #0
 8014f8c:	d108      	bne.n	8014fa0 <dwc_otg_pcd_handle_enum_done_intr+0x114>
				gusbcfg.b.usbtrdtim = utmi8b;
 8014f8e:	7fbb      	ldrb	r3, [r7, #30]
 8014f90:	f003 030f 	and.w	r3, r3, #15
 8014f94:	b2da      	uxtb	r2, r3
 8014f96:	68bb      	ldr	r3, [r7, #8]
 8014f98:	f362 238d 	bfi	r3, r2, #10, #4
 8014f9c:	60bb      	str	r3, [r7, #8]
 8014f9e:	e029      	b.n	8014ff4 <dwc_otg_pcd_handle_enum_done_intr+0x168>
			} else if (GET_CORE_IF(pcd)->hwcfg4.
 8014fa0:	687b      	ldr	r3, [r7, #4]
 8014fa2:	689b      	ldr	r3, [r3, #8]
				   b.utmi_phy_data_width == 1) {
 8014fa4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8014fa8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8014fac:	b2db      	uxtb	r3, r3
		if (GET_CORE_IF(pcd)->hwcfg2.b.hs_phy_type ==
		    DWC_HWCFG2_HS_PHY_TYPE_UTMI) {
			/* UTMI+ interface */
			if (GET_CORE_IF(pcd)->hwcfg4.b.utmi_phy_data_width == 0) {
				gusbcfg.b.usbtrdtim = utmi8b;
			} else if (GET_CORE_IF(pcd)->hwcfg4.
 8014fae:	2b40      	cmp	r3, #64	; 0x40
 8014fb0:	d108      	bne.n	8014fc4 <dwc_otg_pcd_handle_enum_done_intr+0x138>
				   b.utmi_phy_data_width == 1) {
				gusbcfg.b.usbtrdtim = utmi16b;
 8014fb2:	7ffb      	ldrb	r3, [r7, #31]
 8014fb4:	f003 030f 	and.w	r3, r3, #15
 8014fb8:	b2da      	uxtb	r2, r3
 8014fba:	68bb      	ldr	r3, [r7, #8]
 8014fbc:	f362 238d 	bfi	r3, r2, #10, #4
 8014fc0:	60bb      	str	r3, [r7, #8]
 8014fc2:	e017      	b.n	8014ff4 <dwc_otg_pcd_handle_enum_done_intr+0x168>
			} else if (GET_CORE_IF(pcd)->
 8014fc4:	687b      	ldr	r3, [r7, #4]
 8014fc6:	689b      	ldr	r3, [r3, #8]
 8014fc8:	681b      	ldr	r3, [r3, #0]
				   core_params->phy_utmi_width == 8) {
 8014fca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
			if (GET_CORE_IF(pcd)->hwcfg4.b.utmi_phy_data_width == 0) {
				gusbcfg.b.usbtrdtim = utmi8b;
			} else if (GET_CORE_IF(pcd)->hwcfg4.
				   b.utmi_phy_data_width == 1) {
				gusbcfg.b.usbtrdtim = utmi16b;
			} else if (GET_CORE_IF(pcd)->
 8014fce:	2b08      	cmp	r3, #8
 8014fd0:	d108      	bne.n	8014fe4 <dwc_otg_pcd_handle_enum_done_intr+0x158>
				   core_params->phy_utmi_width == 8) {
				gusbcfg.b.usbtrdtim = utmi8b;
 8014fd2:	7fbb      	ldrb	r3, [r7, #30]
 8014fd4:	f003 030f 	and.w	r3, r3, #15
 8014fd8:	b2da      	uxtb	r2, r3
 8014fda:	68bb      	ldr	r3, [r7, #8]
 8014fdc:	f362 238d 	bfi	r3, r2, #10, #4
 8014fe0:	60bb      	str	r3, [r7, #8]
 8014fe2:	e007      	b.n	8014ff4 <dwc_otg_pcd_handle_enum_done_intr+0x168>
			} else {
				gusbcfg.b.usbtrdtim = utmi16b;
 8014fe4:	7ffb      	ldrb	r3, [r7, #31]
 8014fe6:	f003 030f 	and.w	r3, r3, #15
 8014fea:	b2da      	uxtb	r2, r3
 8014fec:	68bb      	ldr	r3, [r7, #8]
 8014fee:	f362 238d 	bfi	r3, r2, #10, #4
 8014ff2:	60bb      	str	r3, [r7, #8]
			}
		}
		if (GET_CORE_IF(pcd)->hwcfg2.b.hs_phy_type ==
 8014ff4:	687b      	ldr	r3, [r7, #4]
 8014ff6:	689b      	ldr	r3, [r3, #8]
 8014ff8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8014ffc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8015000:	b2db      	uxtb	r3, r3
 8015002:	2bc0      	cmp	r3, #192	; 0xc0
 8015004:	d12b      	bne.n	801505e <dwc_otg_pcd_handle_enum_done_intr+0x1d2>
		    DWC_HWCFG2_HS_PHY_TYPE_UTMI_ULPI) {
			/* UTMI+  OR  ULPI interface */
			if (gusbcfg.b.ulpi_utmi_sel == 1) {
 8015006:	7a3b      	ldrb	r3, [r7, #8]
 8015008:	f003 0310 	and.w	r3, r3, #16
 801500c:	b2db      	uxtb	r3, r3
 801500e:	2b00      	cmp	r3, #0
 8015010:	d006      	beq.n	8015020 <dwc_otg_pcd_handle_enum_done_intr+0x194>
				/* ULPI interface */
				gusbcfg.b.usbtrdtim = 9;
 8015012:	68bb      	ldr	r3, [r7, #8]
 8015014:	f04f 0209 	mov.w	r2, #9
 8015018:	f362 238d 	bfi	r3, r2, #10, #4
 801501c:	60bb      	str	r3, [r7, #8]
 801501e:	e01e      	b.n	801505e <dwc_otg_pcd_handle_enum_done_intr+0x1d2>
			} else {
				/* UTMI+ interface */
				if (GET_CORE_IF(pcd)->
 8015020:	687b      	ldr	r3, [r7, #4]
 8015022:	689b      	ldr	r3, [r3, #8]
 8015024:	681b      	ldr	r3, [r3, #0]
				    core_params->phy_utmi_width == 16) {
 8015026:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
			if (gusbcfg.b.ulpi_utmi_sel == 1) {
				/* ULPI interface */
				gusbcfg.b.usbtrdtim = 9;
			} else {
				/* UTMI+ interface */
				if (GET_CORE_IF(pcd)->
 801502a:	2b10      	cmp	r3, #16
 801502c:	d108      	bne.n	8015040 <dwc_otg_pcd_handle_enum_done_intr+0x1b4>
				    core_params->phy_utmi_width == 16) {
					gusbcfg.b.usbtrdtim = utmi16b;
 801502e:	7ffb      	ldrb	r3, [r7, #31]
 8015030:	f003 030f 	and.w	r3, r3, #15
 8015034:	b2da      	uxtb	r2, r3
 8015036:	68bb      	ldr	r3, [r7, #8]
 8015038:	f362 238d 	bfi	r3, r2, #10, #4
 801503c:	60bb      	str	r3, [r7, #8]
 801503e:	e00e      	b.n	801505e <dwc_otg_pcd_handle_enum_done_intr+0x1d2>
				} else {
					gusbcfg.b.usbtrdtim = utmi8b;
 8015040:	7fbb      	ldrb	r3, [r7, #30]
 8015042:	f003 030f 	and.w	r3, r3, #15
 8015046:	b2da      	uxtb	r2, r3
 8015048:	68bb      	ldr	r3, [r7, #8]
 801504a:	f362 238d 	bfi	r3, r2, #10, #4
 801504e:	60bb      	str	r3, [r7, #8]
 8015050:	e005      	b.n	801505e <dwc_otg_pcd_handle_enum_done_intr+0x1d2>
				}
			}
		}
	} else {
		/* Full or low speed */
		gusbcfg.b.usbtrdtim = 9;
 8015052:	68bb      	ldr	r3, [r7, #8]
 8015054:	f04f 0209 	mov.w	r2, #9
 8015058:	f362 238d 	bfi	r3, r2, #10, #4
 801505c:	60bb      	str	r3, [r7, #8]
	}
	DWC_WRITE_REG32(&global_regs->gusbcfg, gusbcfg.d32);
 801505e:	697b      	ldr	r3, [r7, #20]
 8015060:	f103 020c 	add.w	r2, r3, #12
 8015064:	68bb      	ldr	r3, [r7, #8]
 8015066:	4610      	mov	r0, r2
 8015068:	4619      	mov	r1, r3
 801506a:	f7f2 fdf7 	bl	8007c5c <DWC_WRITE_REG32>

	/* Clear interrupt */
	gintsts.d32 = 0;
 801506e:	f04f 0300 	mov.w	r3, #0
 8015072:	60fb      	str	r3, [r7, #12]
	gintsts.b.enumdone = 1;
 8015074:	68fb      	ldr	r3, [r7, #12]
 8015076:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801507a:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 801507c:	687b      	ldr	r3, [r7, #4]
 801507e:	689b      	ldr	r3, [r3, #8]
 8015080:	685b      	ldr	r3, [r3, #4]
 8015082:	f103 0214 	add.w	r2, r3, #20
 8015086:	68fb      	ldr	r3, [r7, #12]
 8015088:	4610      	mov	r0, r2
 801508a:	4619      	mov	r1, r3
 801508c:	f7f2 fde6 	bl	8007c5c <DWC_WRITE_REG32>
			gintsts.d32);
	return 1;
 8015090:	f04f 0301 	mov.w	r3, #1
}
 8015094:	4618      	mov	r0, r3
 8015096:	f107 0720 	add.w	r7, r7, #32
 801509a:	46bd      	mov	sp, r7
 801509c:	bd80      	pop	{r7, pc}
 801509e:	bf00      	nop

080150a0 <dwc_otg_pcd_handle_isoc_out_packet_dropped_intr>:
 * This interrupt indicates that the ISO OUT Packet was dropped due to
 * Rx FIFO full or Rx Status Queue Full.  If this interrupt occurs
 * read all the data from the Rx FIFO.
 */
int32_t dwc_otg_pcd_handle_isoc_out_packet_dropped_intr(dwc_otg_pcd_t * pcd)
{
 80150a0:	b580      	push	{r7, lr}
 80150a2:	b084      	sub	sp, #16
 80150a4:	af00      	add	r7, sp, #0
 80150a6:	6078      	str	r0, [r7, #4]
	gintmsk_data_t intr_mask = {.d32 = 0 };
 80150a8:	f04f 0300 	mov.w	r3, #0
 80150ac:	60fb      	str	r3, [r7, #12]
	gintsts_data_t gintsts;

	DWC_WARN("INTERRUPT Handler not implemented for %s\n",
		 "ISOC Out Dropped");

	intr_mask.b.isooutdrop = 1;
 80150ae:	68fb      	ldr	r3, [r7, #12]
 80150b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80150b4:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintmsk,
 80150b6:	687b      	ldr	r3, [r7, #4]
 80150b8:	689b      	ldr	r3, [r3, #8]
 80150ba:	685b      	ldr	r3, [r3, #4]
 80150bc:	f103 0218 	add.w	r2, r3, #24
 80150c0:	68fb      	ldr	r3, [r7, #12]
 80150c2:	4610      	mov	r0, r2
 80150c4:	4619      	mov	r1, r3
 80150c6:	f04f 0200 	mov.w	r2, #0
 80150ca:	f7f2 fdd5 	bl	8007c78 <DWC_MODIFY_REG32>
			 intr_mask.d32, 0);

	/* Clear interrupt */
	gintsts.d32 = 0;
 80150ce:	f04f 0300 	mov.w	r3, #0
 80150d2:	60bb      	str	r3, [r7, #8]
	gintsts.b.isooutdrop = 1;
 80150d4:	68bb      	ldr	r3, [r7, #8]
 80150d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80150da:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 80150dc:	687b      	ldr	r3, [r7, #4]
 80150de:	689b      	ldr	r3, [r3, #8]
 80150e0:	685b      	ldr	r3, [r3, #4]
 80150e2:	f103 0214 	add.w	r2, r3, #20
 80150e6:	68bb      	ldr	r3, [r7, #8]
 80150e8:	4610      	mov	r0, r2
 80150ea:	4619      	mov	r1, r3
 80150ec:	f7f2 fdb6 	bl	8007c5c <DWC_WRITE_REG32>
			gintsts.d32);

	return 1;
 80150f0:	f04f 0301 	mov.w	r3, #1
}
 80150f4:	4618      	mov	r0, r3
 80150f6:	f107 0710 	add.w	r7, r7, #16
 80150fa:	46bd      	mov	sp, r7
 80150fc:	bd80      	pop	{r7, pc}
 80150fe:	bf00      	nop

08015100 <dwc_otg_pcd_handle_end_periodic_frame_intr>:
 * This interrupt indicates the end of the portion of the micro-frame
 * for periodic transactions.  If there is a periodic transaction for
 * the next frame, load the packets into the EP periodic Tx FIFO.
 */
int32_t dwc_otg_pcd_handle_end_periodic_frame_intr(dwc_otg_pcd_t * pcd)
{
 8015100:	b580      	push	{r7, lr}
 8015102:	b084      	sub	sp, #16
 8015104:	af00      	add	r7, sp, #0
 8015106:	6078      	str	r0, [r7, #4]
	gintmsk_data_t intr_mask = {.d32 = 0 };
 8015108:	f04f 0300 	mov.w	r3, #0
 801510c:	60fb      	str	r3, [r7, #12]
	gintsts_data_t gintsts;
	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n", "EOP");

	intr_mask.b.eopframe = 1;
 801510e:	68fb      	ldr	r3, [r7, #12]
 8015110:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8015114:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintmsk,
 8015116:	687b      	ldr	r3, [r7, #4]
 8015118:	689b      	ldr	r3, [r3, #8]
 801511a:	685b      	ldr	r3, [r3, #4]
 801511c:	f103 0218 	add.w	r2, r3, #24
 8015120:	68fb      	ldr	r3, [r7, #12]
 8015122:	4610      	mov	r0, r2
 8015124:	4619      	mov	r1, r3
 8015126:	f04f 0200 	mov.w	r2, #0
 801512a:	f7f2 fda5 	bl	8007c78 <DWC_MODIFY_REG32>
			 intr_mask.d32, 0);

	/* Clear interrupt */
	gintsts.d32 = 0;
 801512e:	f04f 0300 	mov.w	r3, #0
 8015132:	60bb      	str	r3, [r7, #8]
	gintsts.b.eopframe = 1;
 8015134:	68bb      	ldr	r3, [r7, #8]
 8015136:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801513a:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 801513c:	687b      	ldr	r3, [r7, #4]
 801513e:	689b      	ldr	r3, [r3, #8]
 8015140:	685b      	ldr	r3, [r3, #4]
 8015142:	f103 0214 	add.w	r2, r3, #20
 8015146:	68bb      	ldr	r3, [r7, #8]
 8015148:	4610      	mov	r0, r2
 801514a:	4619      	mov	r1, r3
 801514c:	f7f2 fd86 	bl	8007c5c <DWC_WRITE_REG32>
			gintsts.d32);

	return 1;
 8015150:	f04f 0301 	mov.w	r3, #1
}
 8015154:	4618      	mov	r0, r3
 8015156:	f107 0710 	add.w	r7, r7, #16
 801515a:	46bd      	mov	sp, r7
 801515c:	bd80      	pop	{r7, pc}
 801515e:	bf00      	nop

08015160 <dwc_otg_pcd_handle_ep_mismatch_intr>:
 * order the IN Tokens have been received. The non-periodic Tx FIFO
 * is flushed, so it can be reloaded in the order seen in the IN Token
 * Queue.
 */
int32_t dwc_otg_pcd_handle_ep_mismatch_intr(dwc_otg_core_if_t * core_if)
{
 8015160:	b580      	push	{r7, lr}
 8015162:	b084      	sub	sp, #16
 8015164:	af00      	add	r7, sp, #0
 8015166:	6078      	str	r0, [r7, #4]
	gintsts_data_t gintsts;
	DWC_DEBUGPL(DBG_PCDV, "%s(%p)\n", __func__, core_if);

	/* Clear interrupt */
	gintsts.d32 = 0;
 8015168:	f04f 0300 	mov.w	r3, #0
 801516c:	60fb      	str	r3, [r7, #12]
	gintsts.b.epmismatch = 1;
 801516e:	68fb      	ldr	r3, [r7, #12]
 8015170:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8015174:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&core_if->core_global_regs->gintsts, gintsts.d32);
 8015176:	687b      	ldr	r3, [r7, #4]
 8015178:	685b      	ldr	r3, [r3, #4]
 801517a:	f103 0214 	add.w	r2, r3, #20
 801517e:	68fb      	ldr	r3, [r7, #12]
 8015180:	4610      	mov	r0, r2
 8015182:	4619      	mov	r1, r3
 8015184:	f7f2 fd6a 	bl	8007c5c <DWC_WRITE_REG32>

	return 1;
 8015188:	f04f 0301 	mov.w	r3, #1
}
 801518c:	4618      	mov	r0, r3
 801518e:	f107 0710 	add.w	r7, r7, #16
 8015192:	46bd      	mov	sp, r7
 8015194:	bd80      	pop	{r7, pc}
 8015196:	bf00      	nop

08015198 <ep0_do_stall>:

/**
 * This funcion stalls EP0.
 */
static inline void ep0_do_stall(dwc_otg_pcd_t * pcd, const int err_val)
{
 8015198:	b580      	push	{r7, lr}
 801519a:	b084      	sub	sp, #16
 801519c:	af00      	add	r7, sp, #0
 801519e:	6078      	str	r0, [r7, #4]
 80151a0:	6039      	str	r1, [r7, #0]
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
 80151a2:	687b      	ldr	r3, [r7, #4]
 80151a4:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80151a8:	60fb      	str	r3, [r7, #12]
#ifndef USE_IFX_DEV
	usb_device_request_t *ctrl = &pcd->setup_pkt->req;
	DWC_WARN("req %02x.%02x protocol STALL; err %d\n",
		 ctrl->bmRequestType, ctrl->bRequest, err_val);
#endif
	ep0->dwc_ep.is_in = 1;
 80151aa:	68fa      	ldr	r2, [r7, #12]
 80151ac:	7c53      	ldrb	r3, [r2, #17]
 80151ae:	f043 0301 	orr.w	r3, r3, #1
 80151b2:	7453      	strb	r3, [r2, #17]
	dwc_otg_ep_set_stall(GET_CORE_IF(pcd), &ep0->dwc_ep);
 80151b4:	687b      	ldr	r3, [r7, #4]
 80151b6:	689a      	ldr	r2, [r3, #8]
 80151b8:	68fb      	ldr	r3, [r7, #12]
 80151ba:	f103 0310 	add.w	r3, r3, #16
 80151be:	4610      	mov	r0, r2
 80151c0:	4619      	mov	r1, r3
 80151c2:	f7f8 feb5 	bl	800df30 <dwc_otg_ep_set_stall>
	pcd->ep0.stopped = 1;
 80151c6:	687a      	ldr	r2, [r7, #4]
 80151c8:	f892 3030 	ldrb.w	r3, [r2, #48]	; 0x30
 80151cc:	f043 0301 	orr.w	r3, r3, #1
 80151d0:	f882 3030 	strb.w	r3, [r2, #48]	; 0x30
	pcd->ep0state = EP0_IDLE;
 80151d4:	687b      	ldr	r3, [r7, #4]
 80151d6:	f04f 0201 	mov.w	r2, #1
 80151da:	731a      	strb	r2, [r3, #12]
	ep0_out_start(GET_CORE_IF(pcd), pcd);
 80151dc:	687b      	ldr	r3, [r7, #4]
 80151de:	689b      	ldr	r3, [r3, #8]
 80151e0:	4618      	mov	r0, r3
 80151e2:	6879      	ldr	r1, [r7, #4]
 80151e4:	f7ff fc06 	bl	80149f4 <ep0_out_start>
}
 80151e8:	f107 0710 	add.w	r7, r7, #16
 80151ec:	46bd      	mov	sp, r7
 80151ee:	bd80      	pop	{r7, pc}

080151f0 <do_gadget_setup>:
/**
 * This functions delegates the setup command to the gadget driver.
 */
static inline void do_gadget_setup(dwc_otg_pcd_t * pcd,
				   usb_device_request_t * ctrl)
{
 80151f0:	b580      	push	{r7, lr}
 80151f2:	b084      	sub	sp, #16
 80151f4:	af00      	add	r7, sp, #0
 80151f6:	6078      	str	r0, [r7, #4]
 80151f8:	6039      	str	r1, [r7, #0]
	int ret = 0;
 80151fa:	f04f 0300 	mov.w	r3, #0
 80151fe:	60fb      	str	r3, [r7, #12]
	DWC_SPINUNLOCK(pcd->lock);
 8015200:	687b      	ldr	r3, [r7, #4]
 8015202:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8015206:	4618      	mov	r0, r3
 8015208:	f7f2 fd6a 	bl	8007ce0 <DWC_SPINUNLOCK>
	ret = pcd->fops->setup(pcd, (uint8_t *) ctrl);
 801520c:	687b      	ldr	r3, [r7, #4]
 801520e:	681b      	ldr	r3, [r3, #0]
 8015210:	689b      	ldr	r3, [r3, #8]
 8015212:	6878      	ldr	r0, [r7, #4]
 8015214:	6839      	ldr	r1, [r7, #0]
 8015216:	4798      	blx	r3
 8015218:	60f8      	str	r0, [r7, #12]
	DWC_SPINLOCK(pcd->lock);
 801521a:	687b      	ldr	r3, [r7, #4]
 801521c:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8015220:	4618      	mov	r0, r3
 8015222:	f7f2 fd53 	bl	8007ccc <DWC_SPINLOCK>
	if (ret < 0) {
 8015226:	68fb      	ldr	r3, [r7, #12]
 8015228:	2b00      	cmp	r3, #0
 801522a:	da03      	bge.n	8015234 <do_gadget_setup+0x44>
		ep0_do_stall(pcd, ret);
 801522c:	6878      	ldr	r0, [r7, #4]
 801522e:	68f9      	ldr	r1, [r7, #12]
 8015230:	f7ff ffb2 	bl	8015198 <ep0_do_stall>
	 * call the gadget driver setup() function that it will always
	 * queue and require the following flag? Need to look into
	 * this.
	 */

	if (ret == 256 + 999) {
 8015234:	68fa      	ldr	r2, [r7, #12]
 8015236:	f240 43e7 	movw	r3, #1255	; 0x4e7
 801523a:	429a      	cmp	r2, r3
 801523c:	d104      	bne.n	8015248 <do_gadget_setup+0x58>
		pcd->request_config = 1;
 801523e:	687a      	ldr	r2, [r7, #4]
 8015240:	7b53      	ldrb	r3, [r2, #13]
 8015242:	f043 0302 	orr.w	r3, r3, #2
 8015246:	7353      	strb	r3, [r2, #13]
	}
}
 8015248:	f107 0710 	add.w	r7, r7, #16
 801524c:	46bd      	mov	sp, r7
 801524e:	bd80      	pop	{r7, pc}

08015250 <do_setup_in_status_phase>:
/**
 * This function starts the Zero-Length Packet for the IN status phase
 * of a 2 stage control transfer.
 */
static inline void do_setup_in_status_phase(dwc_otg_pcd_t * pcd)
{
 8015250:	b580      	push	{r7, lr}
 8015252:	b084      	sub	sp, #16
 8015254:	af00      	add	r7, sp, #0
 8015256:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
 8015258:	687b      	ldr	r3, [r7, #4]
 801525a:	f103 0324 	add.w	r3, r3, #36	; 0x24
 801525e:	60fb      	str	r3, [r7, #12]
	if (pcd->ep0state == EP0_STALL) {
 8015260:	687b      	ldr	r3, [r7, #4]
 8015262:	7b1b      	ldrb	r3, [r3, #12]
 8015264:	2b06      	cmp	r3, #6
 8015266:	d020      	beq.n	80152aa <do_setup_in_status_phase+0x5a>
		return;
	}

	pcd->ep0state = EP0_IN_STATUS_PHASE;
 8015268:	687b      	ldr	r3, [r7, #4]
 801526a:	f04f 0204 	mov.w	r2, #4
 801526e:	731a      	strb	r2, [r3, #12]

	/* Prepare for more SETUP Packets */
	DWC_DEBUGPL(DBG_PCD, "EP0 IN ZLP\n");
	ep0->dwc_ep.xfer_len = 0;
 8015270:	68fa      	ldr	r2, [r7, #12]
 8015272:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8015274:	f36f 0312 	bfc	r3, #0, #19
 8015278:	62d3      	str	r3, [r2, #44]	; 0x2c
	ep0->dwc_ep.xfer_count = 0;
 801527a:	68fa      	ldr	r2, [r7, #12]
 801527c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 801527e:	f36f 0312 	bfc	r3, #0, #19
 8015282:	6313      	str	r3, [r2, #48]	; 0x30
	ep0->dwc_ep.is_in = 1;
 8015284:	68fa      	ldr	r2, [r7, #12]
 8015286:	7c53      	ldrb	r3, [r2, #17]
 8015288:	f043 0301 	orr.w	r3, r3, #1
 801528c:	7453      	strb	r3, [r2, #17]
	ep0->dwc_ep.dma_addr = pcd->setup_pkt_dma_handle;
 801528e:	687b      	ldr	r3, [r7, #4]
 8015290:	699a      	ldr	r2, [r3, #24]
 8015292:	68fb      	ldr	r3, [r7, #12]
 8015294:	619a      	str	r2, [r3, #24]
	dwc_otg_ep0_start_transfer(GET_CORE_IF(pcd), &ep0->dwc_ep);
 8015296:	687b      	ldr	r3, [r7, #4]
 8015298:	689a      	ldr	r2, [r3, #8]
 801529a:	68fb      	ldr	r3, [r7, #12]
 801529c:	f103 0310 	add.w	r3, r3, #16
 80152a0:	4610      	mov	r0, r2
 80152a2:	4619      	mov	r1, r3
 80152a4:	f7f8 fa24 	bl	800d6f0 <dwc_otg_ep0_start_transfer>
 80152a8:	e000      	b.n	80152ac <do_setup_in_status_phase+0x5c>
 */
static inline void do_setup_in_status_phase(dwc_otg_pcd_t * pcd)
{
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
	if (pcd->ep0state == EP0_STALL) {
		return;
 80152aa:	bf00      	nop
	ep0->dwc_ep.dma_addr = pcd->setup_pkt_dma_handle;
	dwc_otg_ep0_start_transfer(GET_CORE_IF(pcd), &ep0->dwc_ep);

	/* Prepare for more SETUP Packets */
	//ep0_out_start(GET_CORE_IF(pcd), pcd);
}
 80152ac:	f107 0710 	add.w	r7, r7, #16
 80152b0:	46bd      	mov	sp, r7
 80152b2:	bd80      	pop	{r7, pc}

080152b4 <do_setup_out_status_phase>:
/**
 * This function starts the Zero-Length Packet for the OUT status phase
 * of a 2 stage control transfer.
 */
static inline void do_setup_out_status_phase(dwc_otg_pcd_t * pcd)
{
 80152b4:	b580      	push	{r7, lr}
 80152b6:	b084      	sub	sp, #16
 80152b8:	af00      	add	r7, sp, #0
 80152ba:	6078      	str	r0, [r7, #4]
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
 80152bc:	687b      	ldr	r3, [r7, #4]
 80152be:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80152c2:	60fb      	str	r3, [r7, #12]
	if (pcd->ep0state == EP0_STALL) {
 80152c4:	687b      	ldr	r3, [r7, #4]
 80152c6:	7b1b      	ldrb	r3, [r3, #12]
 80152c8:	2b06      	cmp	r3, #6
 80152ca:	d02c      	beq.n	8015326 <do_setup_out_status_phase+0x72>
		DWC_DEBUGPL(DBG_PCD, "EP0 STALLED\n");
		return;
	}
	pcd->ep0state = EP0_OUT_STATUS_PHASE;
 80152cc:	687b      	ldr	r3, [r7, #4]
 80152ce:	f04f 0205 	mov.w	r2, #5
 80152d2:	731a      	strb	r2, [r3, #12]

	DWC_DEBUGPL(DBG_PCD, "EP0 OUT ZLP\n");
	ep0->dwc_ep.xfer_len = 0;
 80152d4:	68fa      	ldr	r2, [r7, #12]
 80152d6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80152d8:	f36f 0312 	bfc	r3, #0, #19
 80152dc:	62d3      	str	r3, [r2, #44]	; 0x2c
	ep0->dwc_ep.xfer_count = 0;
 80152de:	68fa      	ldr	r2, [r7, #12]
 80152e0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80152e2:	f36f 0312 	bfc	r3, #0, #19
 80152e6:	6313      	str	r3, [r2, #48]	; 0x30
	ep0->dwc_ep.is_in = 0;
 80152e8:	68fa      	ldr	r2, [r7, #12]
 80152ea:	7c53      	ldrb	r3, [r2, #17]
 80152ec:	f36f 0300 	bfc	r3, #0, #1
 80152f0:	7453      	strb	r3, [r2, #17]
	ep0->dwc_ep.dma_addr = pcd->setup_pkt_dma_handle;
 80152f2:	687b      	ldr	r3, [r7, #4]
 80152f4:	699a      	ldr	r2, [r3, #24]
 80152f6:	68fb      	ldr	r3, [r7, #12]
 80152f8:	619a      	str	r2, [r3, #24]
	dwc_otg_ep0_start_transfer(GET_CORE_IF(pcd), &ep0->dwc_ep);
 80152fa:	687b      	ldr	r3, [r7, #4]
 80152fc:	689a      	ldr	r2, [r3, #8]
 80152fe:	68fb      	ldr	r3, [r7, #12]
 8015300:	f103 0310 	add.w	r3, r3, #16
 8015304:	4610      	mov	r0, r2
 8015306:	4619      	mov	r1, r3
 8015308:	f7f8 f9f2 	bl	800d6f0 <dwc_otg_ep0_start_transfer>

	/* Prepare for more SETUP Packets */
	if (GET_CORE_IF(pcd)->dma_enable == 0) {
 801530c:	687b      	ldr	r3, [r7, #4]
 801530e:	689b      	ldr	r3, [r3, #8]
 8015310:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8015314:	2b00      	cmp	r3, #0
 8015316:	d107      	bne.n	8015328 <do_setup_out_status_phase+0x74>
		ep0_out_start(GET_CORE_IF(pcd), pcd);
 8015318:	687b      	ldr	r3, [r7, #4]
 801531a:	689b      	ldr	r3, [r3, #8]
 801531c:	4618      	mov	r0, r3
 801531e:	6879      	ldr	r1, [r7, #4]
 8015320:	f7ff fb68 	bl	80149f4 <ep0_out_start>
 8015324:	e000      	b.n	8015328 <do_setup_out_status_phase+0x74>
static inline void do_setup_out_status_phase(dwc_otg_pcd_t * pcd)
{
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
	if (pcd->ep0state == EP0_STALL) {
		DWC_DEBUGPL(DBG_PCD, "EP0 STALLED\n");
		return;
 8015326:	bf00      	nop

	/* Prepare for more SETUP Packets */
	if (GET_CORE_IF(pcd)->dma_enable == 0) {
		ep0_out_start(GET_CORE_IF(pcd), pcd);
	}
}
 8015328:	f107 0710 	add.w	r7, r7, #16
 801532c:	46bd      	mov	sp, r7
 801532e:	bd80      	pop	{r7, pc}

08015330 <pcd_clear_halt>:
/**
 * Clear the EP halt (STALL) and if pending requests start the
 * transfer.
 */
static inline void pcd_clear_halt(dwc_otg_pcd_t * pcd, dwc_otg_pcd_ep_t * ep)
{
 8015330:	b580      	push	{r7, lr}
 8015332:	b082      	sub	sp, #8
 8015334:	af00      	add	r7, sp, #0
 8015336:	6078      	str	r0, [r7, #4]
 8015338:	6039      	str	r1, [r7, #0]
	if (ep->dwc_ep.stall_clear_flag == 0)
 801533a:	683b      	ldr	r3, [r7, #0]
 801533c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8015340:	f003 0308 	and.w	r3, r3, #8
 8015344:	b2db      	uxtb	r3, r3
 8015346:	2b00      	cmp	r3, #0
 8015348:	d108      	bne.n	801535c <pcd_clear_halt+0x2c>
		dwc_otg_ep_clear_stall(GET_CORE_IF(pcd), &ep->dwc_ep);
 801534a:	687b      	ldr	r3, [r7, #4]
 801534c:	689a      	ldr	r2, [r3, #8]
 801534e:	683b      	ldr	r3, [r7, #0]
 8015350:	f103 0310 	add.w	r3, r3, #16
 8015354:	4610      	mov	r0, r2
 8015356:	4619      	mov	r1, r3
 8015358:	f7f8 fe36 	bl	800dfc8 <dwc_otg_ep_clear_stall>

	/* Reactive the EP */
	dwc_otg_ep_activate(GET_CORE_IF(pcd), &ep->dwc_ep);
 801535c:	687b      	ldr	r3, [r7, #4]
 801535e:	689a      	ldr	r2, [r3, #8]
 8015360:	683b      	ldr	r3, [r7, #0]
 8015362:	f103 0310 	add.w	r3, r3, #16
 8015366:	4610      	mov	r0, r2
 8015368:	4619      	mov	r1, r3
 801536a:	f7f7 fc27 	bl	800cbbc <dwc_otg_ep_activate>
	if (ep->stopped) {
 801536e:	683b      	ldr	r3, [r7, #0]
 8015370:	7b1b      	ldrb	r3, [r3, #12]
 8015372:	f003 0301 	and.w	r3, r3, #1
 8015376:	b2db      	uxtb	r3, r3
 8015378:	2b00      	cmp	r3, #0
 801537a:	d00f      	beq.n	801539c <pcd_clear_halt+0x6c>
		ep->stopped = 0;
 801537c:	683a      	ldr	r2, [r7, #0]
 801537e:	7b13      	ldrb	r3, [r2, #12]
 8015380:	f36f 0300 	bfc	r3, #0, #1
 8015384:	7313      	strb	r3, [r2, #12]
		 * start_next_request(), outside of interrupt context at some
		 * time after the current time, after a clear-halt setup packet.
		 * Still need to implement ep mismatch in the future if a gadget
		 * ever uses more than one endpoint at once
		 */
		ep->queue_sof = 1;
 8015386:	683a      	ldr	r2, [r7, #0]
 8015388:	7b13      	ldrb	r3, [r2, #12]
 801538a:	f043 0308 	orr.w	r3, r3, #8
 801538e:	7313      	strb	r3, [r2, #12]
		DWC_TASK_SCHEDULE(pcd->start_xfer_tasklet);
 8015390:	687b      	ldr	r3, [r7, #4]
 8015392:	f8d3 3428 	ldr.w	r3, [r3, #1064]	; 0x428
 8015396:	4618      	mov	r0, r3
 8015398:	f7f2 fe18 	bl	8007fcc <DWC_TASK_SCHEDULE>
	}
	/* Start Control Status Phase */
	do_setup_in_status_phase(pcd);
 801539c:	6878      	ldr	r0, [r7, #4]
 801539e:	f7ff ff57 	bl	8015250 <do_setup_in_status_phase>
}
 80153a2:	f107 0708 	add.w	r7, r7, #8
 80153a6:	46bd      	mov	sp, r7
 80153a8:	bd80      	pop	{r7, pc}
 80153aa:	bf00      	nop

080153ac <do_test_mode>:
 * @todo This has not been tested since the tasklet struct was put
 * into the PCD struct!
 *
 */
void do_test_mode(void *data)
{
 80153ac:	b580      	push	{r7, lr}
 80153ae:	b086      	sub	sp, #24
 80153b0:	af00      	add	r7, sp, #0
 80153b2:	6078      	str	r0, [r7, #4]
	dctl_data_t dctl;
	dwc_otg_pcd_t *pcd = (dwc_otg_pcd_t *) data;
 80153b4:	687b      	ldr	r3, [r7, #4]
 80153b6:	617b      	str	r3, [r7, #20]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 80153b8:	697b      	ldr	r3, [r7, #20]
 80153ba:	689b      	ldr	r3, [r3, #8]
 80153bc:	613b      	str	r3, [r7, #16]
	int test_mode = pcd->test_mode;
 80153be:	697b      	ldr	r3, [r7, #20]
 80153c0:	f8d3 342c 	ldr.w	r3, [r3, #1068]	; 0x42c
 80153c4:	60fb      	str	r3, [r7, #12]

//        DWC_WARN("%s() has not been tested since being rewritten!\n", __func__);

	dctl.d32 = DWC_READ_REG32(&core_if->dev_if->dev_global_regs->dctl);
 80153c6:	693b      	ldr	r3, [r7, #16]
 80153c8:	689b      	ldr	r3, [r3, #8]
 80153ca:	681b      	ldr	r3, [r3, #0]
 80153cc:	f103 0304 	add.w	r3, r3, #4
 80153d0:	4618      	mov	r0, r3
 80153d2:	f7f2 fc37 	bl	8007c44 <DWC_READ_REG32>
 80153d6:	4603      	mov	r3, r0
 80153d8:	60bb      	str	r3, [r7, #8]
	switch (test_mode) {
 80153da:	68fb      	ldr	r3, [r7, #12]
 80153dc:	f103 33ff 	add.w	r3, r3, #4294967295
 80153e0:	2b04      	cmp	r3, #4
 80153e2:	d830      	bhi.n	8015446 <do_test_mode+0x9a>
 80153e4:	a201      	add	r2, pc, #4	; (adr r2, 80153ec <do_test_mode+0x40>)
 80153e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80153ea:	bf00      	nop
 80153ec:	08015401 	.word	0x08015401
 80153f0:	0801540f 	.word	0x0801540f
 80153f4:	0801541d 	.word	0x0801541d
 80153f8:	0801542b 	.word	0x0801542b
 80153fc:	08015439 	.word	0x08015439
	case 1:		// TEST_J
		dctl.b.tstctl = 1;
 8015400:	68bb      	ldr	r3, [r7, #8]
 8015402:	f04f 0201 	mov.w	r2, #1
 8015406:	f362 1306 	bfi	r3, r2, #4, #3
 801540a:	60bb      	str	r3, [r7, #8]
		break;
 801540c:	e01b      	b.n	8015446 <do_test_mode+0x9a>

	case 2:		// TEST_K
		dctl.b.tstctl = 2;
 801540e:	68bb      	ldr	r3, [r7, #8]
 8015410:	f04f 0202 	mov.w	r2, #2
 8015414:	f362 1306 	bfi	r3, r2, #4, #3
 8015418:	60bb      	str	r3, [r7, #8]
		break;
 801541a:	e014      	b.n	8015446 <do_test_mode+0x9a>

	case 3:		// TEST_SE0_NAK
		dctl.b.tstctl = 3;
 801541c:	68bb      	ldr	r3, [r7, #8]
 801541e:	f04f 0203 	mov.w	r2, #3
 8015422:	f362 1306 	bfi	r3, r2, #4, #3
 8015426:	60bb      	str	r3, [r7, #8]
		break;
 8015428:	e00d      	b.n	8015446 <do_test_mode+0x9a>

	case 4:		// TEST_PACKET
		dctl.b.tstctl = 4;
 801542a:	68bb      	ldr	r3, [r7, #8]
 801542c:	f04f 0204 	mov.w	r2, #4
 8015430:	f362 1306 	bfi	r3, r2, #4, #3
 8015434:	60bb      	str	r3, [r7, #8]
		break;
 8015436:	e006      	b.n	8015446 <do_test_mode+0x9a>

	case 5:		// TEST_FORCE_ENABLE
		dctl.b.tstctl = 5;
 8015438:	68bb      	ldr	r3, [r7, #8]
 801543a:	f04f 0205 	mov.w	r2, #5
 801543e:	f362 1306 	bfi	r3, r2, #4, #3
 8015442:	60bb      	str	r3, [r7, #8]
		break;
 8015444:	bf00      	nop
	}
	DWC_WRITE_REG32(&core_if->dev_if->dev_global_regs->dctl, dctl.d32);
 8015446:	693b      	ldr	r3, [r7, #16]
 8015448:	689b      	ldr	r3, [r3, #8]
 801544a:	681b      	ldr	r3, [r3, #0]
 801544c:	f103 0204 	add.w	r2, r3, #4
 8015450:	68bb      	ldr	r3, [r7, #8]
 8015452:	4610      	mov	r0, r2
 8015454:	4619      	mov	r1, r3
 8015456:	f7f2 fc01 	bl	8007c5c <DWC_WRITE_REG32>
}
 801545a:	f107 0718 	add.w	r7, r7, #24
 801545e:	46bd      	mov	sp, r7
 8015460:	bd80      	pop	{r7, pc}
 8015462:	bf00      	nop

08015464 <do_get_status>:

/**
 * This function process the GET_STATUS Setup Commands.
 */
static inline void do_get_status(dwc_otg_pcd_t * pcd)
{
 8015464:	b580      	push	{r7, lr}
 8015466:	b088      	sub	sp, #32
 8015468:	af00      	add	r7, sp, #0
 801546a:	6078      	str	r0, [r7, #4]
	usb_device_request_t ctrl = pcd->setup_pkt->req;
 801546c:	687b      	ldr	r3, [r7, #4]
 801546e:	695a      	ldr	r2, [r3, #20]
 8015470:	f107 030c 	add.w	r3, r7, #12
 8015474:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015478:	e883 0003 	stmia.w	r3, {r0, r1}
	dwc_otg_pcd_ep_t *ep;
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
 801547c:	687b      	ldr	r3, [r7, #4]
 801547e:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8015482:	61fb      	str	r3, [r7, #28]
	uint16_t *status = pcd->status_buf;
 8015484:	687b      	ldr	r3, [r7, #4]
 8015486:	69db      	ldr	r3, [r3, #28]
 8015488:	61bb      	str	r3, [r7, #24]
		    ctrl.bmRequestType, ctrl.bRequest,
		    UGETW(ctrl.wValue), UGETW(ctrl.wIndex),
		    UGETW(ctrl.wLength));
#endif

	switch (UT_GET_RECIPIENT(ctrl.bmRequestType)) {
 801548a:	7b3b      	ldrb	r3, [r7, #12]
 801548c:	f003 031f 	and.w	r3, r3, #31
 8015490:	2b01      	cmp	r3, #1
 8015492:	d018      	beq.n	80154c6 <do_get_status+0x62>
 8015494:	2b02      	cmp	r3, #2
 8015496:	d01b      	beq.n	80154d0 <do_get_status+0x6c>
 8015498:	2b00      	cmp	r3, #0
 801549a:	d140      	bne.n	801551e <do_get_status+0xba>
	case UT_DEVICE:
		*status = 0x1;	/* Self powered */
 801549c:	69bb      	ldr	r3, [r7, #24]
 801549e:	f04f 0201 	mov.w	r2, #1
 80154a2:	801a      	strh	r2, [r3, #0]
		*status |= pcd->remote_wakeup_enable << 1;
 80154a4:	69bb      	ldr	r3, [r7, #24]
 80154a6:	881b      	ldrh	r3, [r3, #0]
 80154a8:	b29a      	uxth	r2, r3
 80154aa:	687b      	ldr	r3, [r7, #4]
 80154ac:	7b5b      	ldrb	r3, [r3, #13]
 80154ae:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80154b2:	b2db      	uxtb	r3, r3
 80154b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80154b8:	b29b      	uxth	r3, r3
 80154ba:	4313      	orrs	r3, r2
 80154bc:	b29b      	uxth	r3, r3
 80154be:	b29a      	uxth	r2, r3
 80154c0:	69bb      	ldr	r3, [r7, #24]
 80154c2:	801a      	strh	r2, [r3, #0]
		break;
 80154c4:	e02b      	b.n	801551e <do_get_status+0xba>

	case UT_INTERFACE:
		*status = 0;
 80154c6:	69bb      	ldr	r3, [r7, #24]
 80154c8:	f04f 0200 	mov.w	r2, #0
 80154cc:	801a      	strh	r2, [r3, #0]
		break;
 80154ce:	e026      	b.n	801551e <do_get_status+0xba>

	case UT_ENDPOINT:
		ep = get_ep_by_addr(pcd, UGETW(ctrl.wIndex));
 80154d0:	7c3b      	ldrb	r3, [r7, #16]
 80154d2:	461a      	mov	r2, r3
 80154d4:	7c7b      	ldrb	r3, [r7, #17]
 80154d6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80154da:	4313      	orrs	r3, r2
 80154dc:	6878      	ldr	r0, [r7, #4]
 80154de:	4619      	mov	r1, r3
 80154e0:	f7fe fdb0 	bl	8014044 <get_ep_by_addr>
 80154e4:	6178      	str	r0, [r7, #20]
		if (ep == 0 || UGETW(ctrl.wLength) > 2) {
 80154e6:	697b      	ldr	r3, [r7, #20]
 80154e8:	2b00      	cmp	r3, #0
 80154ea:	d007      	beq.n	80154fc <do_get_status+0x98>
 80154ec:	7cbb      	ldrb	r3, [r7, #18]
 80154ee:	461a      	mov	r2, r3
 80154f0:	7cfb      	ldrb	r3, [r7, #19]
 80154f2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80154f6:	4313      	orrs	r3, r2
 80154f8:	2b02      	cmp	r3, #2
 80154fa:	dd07      	ble.n	801550c <do_get_status+0xa8>
			ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
 80154fc:	6878      	ldr	r0, [r7, #4]
 80154fe:	f64f 4114 	movw	r1, #64532	; 0xfc14
 8015502:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 8015506:	f7ff fe47 	bl	8015198 <ep0_do_stall>
 801550a:	e046      	b.n	801559a <do_get_status+0x136>
			return;
		}
		/** @todo check for EP stall */
		*status = ep->stopped;
 801550c:	697b      	ldr	r3, [r7, #20]
 801550e:	7b1b      	ldrb	r3, [r3, #12]
 8015510:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8015514:	b2db      	uxtb	r3, r3
 8015516:	461a      	mov	r2, r3
 8015518:	69bb      	ldr	r3, [r7, #24]
 801551a:	801a      	strh	r2, [r3, #0]
		break;
 801551c:	bf00      	nop
	}
	pcd->ep0_pending = 1;
 801551e:	687a      	ldr	r2, [r7, #4]
 8015520:	7b53      	ldrb	r3, [r2, #13]
 8015522:	f043 0301 	orr.w	r3, r3, #1
 8015526:	7353      	strb	r3, [r2, #13]
	ep0->dwc_ep.start_xfer_buff = (uint8_t *) status;
 8015528:	69fb      	ldr	r3, [r7, #28]
 801552a:	69ba      	ldr	r2, [r7, #24]
 801552c:	625a      	str	r2, [r3, #36]	; 0x24
	ep0->dwc_ep.xfer_buff = (uint8_t *) status;
 801552e:	69fb      	ldr	r3, [r7, #28]
 8015530:	69ba      	ldr	r2, [r7, #24]
 8015532:	629a      	str	r2, [r3, #40]	; 0x28
	ep0->dwc_ep.dma_addr = pcd->status_buf_dma_handle;
 8015534:	687b      	ldr	r3, [r7, #4]
 8015536:	6a1a      	ldr	r2, [r3, #32]
 8015538:	69fb      	ldr	r3, [r7, #28]
 801553a:	619a      	str	r2, [r3, #24]
	ep0->dwc_ep.xfer_len = 2;
 801553c:	69fa      	ldr	r2, [r7, #28]
 801553e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8015540:	f04f 0102 	mov.w	r1, #2
 8015544:	f361 0312 	bfi	r3, r1, #0, #19
 8015548:	62d3      	str	r3, [r2, #44]	; 0x2c
	ep0->dwc_ep.xfer_count = 0;
 801554a:	69fa      	ldr	r2, [r7, #28]
 801554c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 801554e:	f36f 0312 	bfc	r3, #0, #19
 8015552:	6313      	str	r3, [r2, #48]	; 0x30
	ep0->dwc_ep.total_len = ep0->dwc_ep.xfer_len;
 8015554:	69fb      	ldr	r3, [r7, #28]
 8015556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015558:	f3c3 0112 	ubfx	r1, r3, #0, #19
 801555c:	69fb      	ldr	r3, [r7, #28]
 801555e:	ea4f 4201 	mov.w	r2, r1, lsl #16
 8015562:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8015566:	f04f 0000 	mov.w	r0, #0
 801556a:	4302      	orrs	r2, r0
 801556c:	869a      	strh	r2, [r3, #52]	; 0x34
 801556e:	ea4f 4211 	mov.w	r2, r1, lsr #16
 8015572:	f002 0207 	and.w	r2, r2, #7
 8015576:	f002 0207 	and.w	r2, r2, #7
 801557a:	f893 1036 	ldrb.w	r1, [r3, #54]	; 0x36
 801557e:	f021 0107 	bic.w	r1, r1, #7
 8015582:	430a      	orrs	r2, r1
 8015584:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	dwc_otg_ep0_start_transfer(GET_CORE_IF(pcd), &ep0->dwc_ep);
 8015588:	687b      	ldr	r3, [r7, #4]
 801558a:	689a      	ldr	r2, [r3, #8]
 801558c:	69fb      	ldr	r3, [r7, #28]
 801558e:	f103 0310 	add.w	r3, r3, #16
 8015592:	4610      	mov	r0, r2
 8015594:	4619      	mov	r1, r3
 8015596:	f7f8 f8ab 	bl	800d6f0 <dwc_otg_ep0_start_transfer>
}
 801559a:	f107 0720 	add.w	r7, r7, #32
 801559e:	46bd      	mov	sp, r7
 80155a0:	bd80      	pop	{r7, pc}
 80155a2:	bf00      	nop

080155a4 <do_set_feature>:

/**
 * This function process the SET_FEATURE Setup Commands.
 */
static inline void do_set_feature(dwc_otg_pcd_t * pcd)
{
 80155a4:	b580      	push	{r7, lr}
 80155a6:	b08a      	sub	sp, #40	; 0x28
 80155a8:	af00      	add	r7, sp, #0
 80155aa:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 80155ac:	687b      	ldr	r3, [r7, #4]
 80155ae:	689b      	ldr	r3, [r3, #8]
 80155b0:	627b      	str	r3, [r7, #36]	; 0x24
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
 80155b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80155b4:	685b      	ldr	r3, [r3, #4]
 80155b6:	623b      	str	r3, [r7, #32]
	usb_device_request_t ctrl = pcd->setup_pkt->req;
 80155b8:	687b      	ldr	r3, [r7, #4]
 80155ba:	695a      	ldr	r2, [r3, #20]
 80155bc:	f107 0310 	add.w	r3, r7, #16
 80155c0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80155c4:	e883 0003 	stmia.w	r3, {r0, r1}
	dwc_otg_pcd_ep_t *ep = 0;
 80155c8:	f04f 0300 	mov.w	r3, #0
 80155cc:	61fb      	str	r3, [r7, #28]
	int32_t otg_cap_param = core_if->core_params->otg_cap;
 80155ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80155d0:	681b      	ldr	r3, [r3, #0]
 80155d2:	685b      	ldr	r3, [r3, #4]
 80155d4:	61bb      	str	r3, [r7, #24]
	gotgctl_data_t gotgctl = {.d32 = 0 };
 80155d6:	f04f 0300 	mov.w	r3, #0
 80155da:	60fb      	str	r3, [r7, #12]
		    ctrl.bmRequestType, ctrl.bRequest,
		    UGETW(ctrl.wValue), UGETW(ctrl.wIndex),
		    UGETW(ctrl.wLength));
	DWC_DEBUGPL(DBG_PCD, "otg_cap=%d\n", otg_cap_param);

	switch (UT_GET_RECIPIENT(ctrl.bmRequestType)) {
 80155dc:	7c3b      	ldrb	r3, [r7, #16]
 80155de:	f003 031f 	and.w	r3, r3, #31
 80155e2:	2b01      	cmp	r3, #1
 80155e4:	f000 8093 	beq.w	801570e <do_set_feature+0x16a>
 80155e8:	2b02      	cmp	r3, #2
 80155ea:	f000 8097 	beq.w	801571c <do_set_feature+0x178>
 80155ee:	2b00      	cmp	r3, #0
 80155f0:	f040 80c2 	bne.w	8015778 <do_set_feature+0x1d4>
	case UT_DEVICE:
		switch (UGETW(ctrl.wValue)) {
 80155f4:	7cbb      	ldrb	r3, [r7, #18]
 80155f6:	461a      	mov	r2, r3
 80155f8:	7cfb      	ldrb	r3, [r7, #19]
 80155fa:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80155fe:	4313      	orrs	r3, r2
 8015600:	f103 33ff 	add.w	r3, r3, #4294967295
 8015604:	2b04      	cmp	r3, #4
 8015606:	d876      	bhi.n	80156f6 <do_set_feature+0x152>
 8015608:	a201      	add	r2, pc, #4	; (adr r2, 8015610 <do_set_feature+0x6c>)
 801560a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801560e:	bf00      	nop
 8015610:	08015625 	.word	0x08015625
 8015614:	08015631 	.word	0x08015631
 8015618:	08015657 	.word	0x08015657
 801561c:	0801569f 	.word	0x0801569f
 8015620:	080156cb 	.word	0x080156cb
		case UF_DEVICE_REMOTE_WAKEUP:
			pcd->remote_wakeup_enable = 1;
 8015624:	687a      	ldr	r2, [r7, #4]
 8015626:	7b53      	ldrb	r3, [r2, #13]
 8015628:	f043 0304 	orr.w	r3, r3, #4
 801562c:	7353      	strb	r3, [r2, #13]
			break;
 801562e:	e06a      	b.n	8015706 <do_set_feature+0x162>
			 * phase has completed. */

			/** @todo This has not been tested since the
			 * tasklet struct was put into the PCD
			 * struct! */
			pcd->test_mode = UGETW(ctrl.wIndex) >> 8;
 8015630:	7d3b      	ldrb	r3, [r7, #20]
 8015632:	461a      	mov	r2, r3
 8015634:	7d7b      	ldrb	r3, [r7, #21]
 8015636:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801563a:	4313      	orrs	r3, r2
 801563c:	ea4f 2323 	mov.w	r3, r3, asr #8
 8015640:	461a      	mov	r2, r3
 8015642:	687b      	ldr	r3, [r7, #4]
 8015644:	f8c3 242c 	str.w	r2, [r3, #1068]	; 0x42c
			DWC_TASK_SCHEDULE(pcd->test_mode_tasklet);
 8015648:	687b      	ldr	r3, [r7, #4]
 801564a:	f8d3 3424 	ldr.w	r3, [r3, #1060]	; 0x424
 801564e:	4618      	mov	r0, r3
 8015650:	f7f2 fcbc 	bl	8007fcc <DWC_TASK_SCHEDULE>
			break;
 8015654:	e057      	b.n	8015706 <do_set_feature+0x162>
		case UF_DEVICE_B_HNP_ENABLE:
			DWC_DEBUGPL(DBG_PCDV,
				    "SET_FEATURE: USB_DEVICE_B_HNP_ENABLE\n");

			/* dev may initiate HNP */
			if (otg_cap_param == DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE) {
 8015656:	69bb      	ldr	r3, [r7, #24]
 8015658:	2b00      	cmp	r3, #0
 801565a:	d118      	bne.n	801568e <do_set_feature+0xea>
				pcd->b_hnp_enable = 1;
 801565c:	687a      	ldr	r2, [r7, #4]
 801565e:	7b53      	ldrb	r3, [r2, #13]
 8015660:	f043 0308 	orr.w	r3, r3, #8
 8015664:	7353      	strb	r3, [r2, #13]
				dwc_otg_pcd_update_otg(pcd, 0);
 8015666:	6878      	ldr	r0, [r7, #4]
 8015668:	f04f 0100 	mov.w	r1, #0
 801566c:	f7fe fc34 	bl	8013ed8 <dwc_otg_pcd_update_otg>
				DWC_DEBUGPL(DBG_PCD, "Request B HNP\n");
				/**@todo Is the gotgctl.devhnpen cleared
				 * by a USB Reset? */
				gotgctl.b.devhnpen = 1;
 8015670:	68fb      	ldr	r3, [r7, #12]
 8015672:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8015676:	60fb      	str	r3, [r7, #12]
				gotgctl.b.hnpreq = 1;
 8015678:	68fb      	ldr	r3, [r7, #12]
 801567a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801567e:	60fb      	str	r3, [r7, #12]
				DWC_WRITE_REG32(&global_regs->gotgctl,
 8015680:	6a3a      	ldr	r2, [r7, #32]
 8015682:	68fb      	ldr	r3, [r7, #12]
 8015684:	4610      	mov	r0, r2
 8015686:	4619      	mov	r1, r3
 8015688:	f7f2 fae8 	bl	8007c5c <DWC_WRITE_REG32>
						gotgctl.d32);
			} else {
				ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
				return;
			}
			break;
 801568c:	e03b      	b.n	8015706 <do_set_feature+0x162>
				gotgctl.b.devhnpen = 1;
				gotgctl.b.hnpreq = 1;
				DWC_WRITE_REG32(&global_regs->gotgctl,
						gotgctl.d32);
			} else {
				ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
 801568e:	6878      	ldr	r0, [r7, #4]
 8015690:	f64f 4114 	movw	r1, #64532	; 0xfc14
 8015694:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 8015698:	f7ff fd7e 	bl	8015198 <ep0_do_stall>
 801569c:	e06c      	b.n	8015778 <do_set_feature+0x1d4>

		case UF_DEVICE_A_HNP_SUPPORT:
			/* RH port supports HNP */
			DWC_DEBUGPL(DBG_PCDV,
				    "SET_FEATURE: USB_DEVICE_A_HNP_SUPPORT\n");
			if (otg_cap_param == DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE) {
 801569e:	69bb      	ldr	r3, [r7, #24]
 80156a0:	2b00      	cmp	r3, #0
 80156a2:	d10a      	bne.n	80156ba <do_set_feature+0x116>
				pcd->a_hnp_support = 1;
 80156a4:	687a      	ldr	r2, [r7, #4]
 80156a6:	7b53      	ldrb	r3, [r2, #13]
 80156a8:	f043 0310 	orr.w	r3, r3, #16
 80156ac:	7353      	strb	r3, [r2, #13]
				dwc_otg_pcd_update_otg(pcd, 0);
 80156ae:	6878      	ldr	r0, [r7, #4]
 80156b0:	f04f 0100 	mov.w	r1, #0
 80156b4:	f7fe fc10 	bl	8013ed8 <dwc_otg_pcd_update_otg>
			} else {
				ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
				return;
			}
			break;
 80156b8:	e025      	b.n	8015706 <do_set_feature+0x162>
				    "SET_FEATURE: USB_DEVICE_A_HNP_SUPPORT\n");
			if (otg_cap_param == DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE) {
				pcd->a_hnp_support = 1;
				dwc_otg_pcd_update_otg(pcd, 0);
			} else {
				ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
 80156ba:	6878      	ldr	r0, [r7, #4]
 80156bc:	f64f 4114 	movw	r1, #64532	; 0xfc14
 80156c0:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 80156c4:	f7ff fd68 	bl	8015198 <ep0_do_stall>
 80156c8:	e056      	b.n	8015778 <do_set_feature+0x1d4>

		case UF_DEVICE_A_ALT_HNP_SUPPORT:
			/* other RH port does */
			DWC_DEBUGPL(DBG_PCDV,
				    "SET_FEATURE: USB_DEVICE_A_ALT_HNP_SUPPORT\n");
			if (otg_cap_param == DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE) {
 80156ca:	69bb      	ldr	r3, [r7, #24]
 80156cc:	2b00      	cmp	r3, #0
 80156ce:	d10a      	bne.n	80156e6 <do_set_feature+0x142>
				pcd->a_alt_hnp_support = 1;
 80156d0:	687a      	ldr	r2, [r7, #4]
 80156d2:	7b53      	ldrb	r3, [r2, #13]
 80156d4:	f043 0320 	orr.w	r3, r3, #32
 80156d8:	7353      	strb	r3, [r2, #13]
				dwc_otg_pcd_update_otg(pcd, 0);
 80156da:	6878      	ldr	r0, [r7, #4]
 80156dc:	f04f 0100 	mov.w	r1, #0
 80156e0:	f7fe fbfa 	bl	8013ed8 <dwc_otg_pcd_update_otg>
			} else {
				ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
				return;
			}
			break;
 80156e4:	e00f      	b.n	8015706 <do_set_feature+0x162>
				    "SET_FEATURE: USB_DEVICE_A_ALT_HNP_SUPPORT\n");
			if (otg_cap_param == DWC_OTG_CAP_PARAM_HNP_SRP_CAPABLE) {
				pcd->a_alt_hnp_support = 1;
				dwc_otg_pcd_update_otg(pcd, 0);
			} else {
				ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
 80156e6:	6878      	ldr	r0, [r7, #4]
 80156e8:	f64f 4114 	movw	r1, #64532	; 0xfc14
 80156ec:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 80156f0:	f7ff fd52 	bl	8015198 <ep0_do_stall>
 80156f4:	e040      	b.n	8015778 <do_set_feature+0x1d4>
				return;
			}
			break;

		default:
			ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
 80156f6:	6878      	ldr	r0, [r7, #4]
 80156f8:	f64f 4114 	movw	r1, #64532	; 0xfc14
 80156fc:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 8015700:	f7ff fd4a 	bl	8015198 <ep0_do_stall>
 8015704:	e038      	b.n	8015778 <do_set_feature+0x1d4>
			return;

		}
		do_setup_in_status_phase(pcd);
 8015706:	6878      	ldr	r0, [r7, #4]
 8015708:	f7ff fda2 	bl	8015250 <do_setup_in_status_phase>
		break;
 801570c:	e034      	b.n	8015778 <do_set_feature+0x1d4>

	case UT_INTERFACE:
		do_gadget_setup(pcd, &ctrl);
 801570e:	f107 0310 	add.w	r3, r7, #16
 8015712:	6878      	ldr	r0, [r7, #4]
 8015714:	4619      	mov	r1, r3
 8015716:	f7ff fd6b 	bl	80151f0 <do_gadget_setup>
		break;
 801571a:	e02d      	b.n	8015778 <do_set_feature+0x1d4>

	case UT_ENDPOINT:
		if (UGETW(ctrl.wValue) == UF_ENDPOINT_HALT) {
 801571c:	7cbb      	ldrb	r3, [r7, #18]
 801571e:	461a      	mov	r2, r3
 8015720:	7cfb      	ldrb	r3, [r7, #19]
 8015722:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8015726:	4313      	orrs	r3, r2
 8015728:	2b00      	cmp	r3, #0
 801572a:	d121      	bne.n	8015770 <do_set_feature+0x1cc>
			ep = get_ep_by_addr(pcd, UGETW(ctrl.wIndex));
 801572c:	7d3b      	ldrb	r3, [r7, #20]
 801572e:	461a      	mov	r2, r3
 8015730:	7d7b      	ldrb	r3, [r7, #21]
 8015732:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8015736:	4313      	orrs	r3, r2
 8015738:	6878      	ldr	r0, [r7, #4]
 801573a:	4619      	mov	r1, r3
 801573c:	f7fe fc82 	bl	8014044 <get_ep_by_addr>
 8015740:	61f8      	str	r0, [r7, #28]
			if (ep == 0) {
 8015742:	69fb      	ldr	r3, [r7, #28]
 8015744:	2b00      	cmp	r3, #0
 8015746:	d107      	bne.n	8015758 <do_set_feature+0x1b4>
				ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
 8015748:	6878      	ldr	r0, [r7, #4]
 801574a:	f64f 4114 	movw	r1, #64532	; 0xfc14
 801574e:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 8015752:	f7ff fd21 	bl	8015198 <ep0_do_stall>
 8015756:	e00f      	b.n	8015778 <do_set_feature+0x1d4>
				return;
			}
			ep->stopped = 1;
 8015758:	69fa      	ldr	r2, [r7, #28]
 801575a:	7b13      	ldrb	r3, [r2, #12]
 801575c:	f043 0301 	orr.w	r3, r3, #1
 8015760:	7313      	strb	r3, [r2, #12]
			dwc_otg_ep_set_stall(core_if, &ep->dwc_ep);
 8015762:	69fb      	ldr	r3, [r7, #28]
 8015764:	f103 0310 	add.w	r3, r3, #16
 8015768:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801576a:	4619      	mov	r1, r3
 801576c:	f7f8 fbe0 	bl	800df30 <dwc_otg_ep_set_stall>
		}
		do_setup_in_status_phase(pcd);
 8015770:	6878      	ldr	r0, [r7, #4]
 8015772:	f7ff fd6d 	bl	8015250 <do_setup_in_status_phase>
		break;
 8015776:	bf00      	nop
	}
}
 8015778:	f107 0728 	add.w	r7, r7, #40	; 0x28
 801577c:	46bd      	mov	sp, r7
 801577e:	bd80      	pop	{r7, pc}

08015780 <do_clear_feature>:

/**
 * This function process the CLEAR_FEATURE Setup Commands.
 */
static inline void do_clear_feature(dwc_otg_pcd_t * pcd)
{
 8015780:	b580      	push	{r7, lr}
 8015782:	b086      	sub	sp, #24
 8015784:	af00      	add	r7, sp, #0
 8015786:	6078      	str	r0, [r7, #4]
	usb_device_request_t ctrl = pcd->setup_pkt->req;
 8015788:	687b      	ldr	r3, [r7, #4]
 801578a:	695a      	ldr	r2, [r3, #20]
 801578c:	f107 030c 	add.w	r3, r7, #12
 8015790:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015794:	e883 0003 	stmia.w	r3, {r0, r1}
	dwc_otg_pcd_ep_t *ep = 0;
 8015798:	f04f 0300 	mov.w	r3, #0
 801579c:	617b      	str	r3, [r7, #20]
		    "CLEAR_FEATURE:%02x.%02x v%04x i%04x l%04x\n",
		    ctrl.bmRequestType, ctrl.bRequest,
		    UGETW(ctrl.wValue), UGETW(ctrl.wIndex),
		    UGETW(ctrl.wLength));

	switch (UT_GET_RECIPIENT(ctrl.bmRequestType)) {
 801579e:	7b3b      	ldrb	r3, [r7, #12]
 80157a0:	f003 031f 	and.w	r3, r3, #31
 80157a4:	2b00      	cmp	r3, #0
 80157a6:	d002      	beq.n	80157ae <do_clear_feature+0x2e>
 80157a8:	2b02      	cmp	r3, #2
 80157aa:	d01e      	beq.n	80157ea <do_clear_feature+0x6a>
 80157ac:	e038      	b.n	8015820 <do_clear_feature+0xa0>
	case UT_DEVICE:
		switch (UGETW(ctrl.wValue)) {
 80157ae:	7bbb      	ldrb	r3, [r7, #14]
 80157b0:	461a      	mov	r2, r3
 80157b2:	7bfb      	ldrb	r3, [r7, #15]
 80157b4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80157b8:	4313      	orrs	r3, r2
 80157ba:	2b01      	cmp	r3, #1
 80157bc:	d002      	beq.n	80157c4 <do_clear_feature+0x44>
 80157be:	2b02      	cmp	r3, #2
 80157c0:	d00e      	beq.n	80157e0 <do_clear_feature+0x60>
 80157c2:	e005      	b.n	80157d0 <do_clear_feature+0x50>
		case UF_DEVICE_REMOTE_WAKEUP:
			pcd->remote_wakeup_enable = 0;
 80157c4:	687a      	ldr	r2, [r7, #4]
 80157c6:	7b53      	ldrb	r3, [r2, #13]
 80157c8:	f36f 0382 	bfc	r3, #2, #1
 80157cc:	7353      	strb	r3, [r2, #13]
			break;
 80157ce:	e008      	b.n	80157e2 <do_clear_feature+0x62>
		case UF_TEST_MODE:
			/** @todo Add CLEAR_FEATURE for TEST modes. */
			break;

		default:
			ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
 80157d0:	6878      	ldr	r0, [r7, #4]
 80157d2:	f64f 4114 	movw	r1, #64532	; 0xfc14
 80157d6:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 80157da:	f7ff fcdd 	bl	8015198 <ep0_do_stall>
 80157de:	e01f      	b.n	8015820 <do_clear_feature+0xa0>
			pcd->remote_wakeup_enable = 0;
			break;

		case UF_TEST_MODE:
			/** @todo Add CLEAR_FEATURE for TEST modes. */
			break;
 80157e0:	bf00      	nop

		default:
			ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
			return;
		}
		do_setup_in_status_phase(pcd);
 80157e2:	6878      	ldr	r0, [r7, #4]
 80157e4:	f7ff fd34 	bl	8015250 <do_setup_in_status_phase>
		break;
 80157e8:	e01a      	b.n	8015820 <do_clear_feature+0xa0>

	case UT_ENDPOINT:
		ep = get_ep_by_addr(pcd, UGETW(ctrl.wIndex));
 80157ea:	7c3b      	ldrb	r3, [r7, #16]
 80157ec:	461a      	mov	r2, r3
 80157ee:	7c7b      	ldrb	r3, [r7, #17]
 80157f0:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80157f4:	4313      	orrs	r3, r2
 80157f6:	6878      	ldr	r0, [r7, #4]
 80157f8:	4619      	mov	r1, r3
 80157fa:	f7fe fc23 	bl	8014044 <get_ep_by_addr>
 80157fe:	6178      	str	r0, [r7, #20]
		if (ep == 0) {
 8015800:	697b      	ldr	r3, [r7, #20]
 8015802:	2b00      	cmp	r3, #0
 8015804:	d107      	bne.n	8015816 <do_clear_feature+0x96>
			ep0_do_stall(pcd, -DWC_E_NOT_SUPPORTED);
 8015806:	6878      	ldr	r0, [r7, #4]
 8015808:	f64f 4114 	movw	r1, #64532	; 0xfc14
 801580c:	f6cf 71ff 	movt	r1, #65535	; 0xffff
 8015810:	f7ff fcc2 	bl	8015198 <ep0_do_stall>
 8015814:	e004      	b.n	8015820 <do_clear_feature+0xa0>
			return;
		}

		pcd_clear_halt(pcd, ep);
 8015816:	6878      	ldr	r0, [r7, #4]
 8015818:	6979      	ldr	r1, [r7, #20]
 801581a:	f7ff fd89 	bl	8015330 <pcd_clear_halt>

		break;
 801581e:	bf00      	nop
	}
}
 8015820:	f107 0718 	add.w	r7, r7, #24
 8015824:	46bd      	mov	sp, r7
 8015826:	bd80      	pop	{r7, pc}

08015828 <do_set_address>:

/**
 * This function process the SET_ADDRESS Setup Commands.
 */
static inline void do_set_address(dwc_otg_pcd_t * pcd)
{
 8015828:	b580      	push	{r7, lr}
 801582a:	b086      	sub	sp, #24
 801582c:	af00      	add	r7, sp, #0
 801582e:	6078      	str	r0, [r7, #4]
	dwc_otg_dev_if_t *dev_if = GET_CORE_IF(pcd)->dev_if;
 8015830:	687b      	ldr	r3, [r7, #4]
 8015832:	689b      	ldr	r3, [r3, #8]
 8015834:	689b      	ldr	r3, [r3, #8]
 8015836:	617b      	str	r3, [r7, #20]
	usb_device_request_t ctrl = pcd->setup_pkt->req;
 8015838:	687b      	ldr	r3, [r7, #4]
 801583a:	695a      	ldr	r2, [r3, #20]
 801583c:	f107 030c 	add.w	r3, r7, #12
 8015840:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015844:	e883 0003 	stmia.w	r3, {r0, r1}

	if (ctrl.bmRequestType == UT_DEVICE) {
 8015848:	7b3b      	ldrb	r3, [r7, #12]
 801584a:	2b00      	cmp	r3, #0
 801584c:	d11f      	bne.n	801588e <do_set_address+0x66>
		dcfg_data_t dcfg = {.d32 = 0 };
 801584e:	f04f 0300 	mov.w	r3, #0
 8015852:	60bb      	str	r3, [r7, #8]

#ifdef DEBUG_EP0
//                      DWC_DEBUGPL(DBG_PCDV, "SET_ADDRESS:%d\n", ctrl.wValue);
#endif
		dcfg.b.devaddr = UGETW(ctrl.wValue);
 8015854:	7bbb      	ldrb	r3, [r7, #14]
 8015856:	b2da      	uxtb	r2, r3
 8015858:	7bfb      	ldrb	r3, [r7, #15]
 801585a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801585e:	b2db      	uxtb	r3, r3
 8015860:	4313      	orrs	r3, r2
 8015862:	b2db      	uxtb	r3, r3
 8015864:	b2db      	uxtb	r3, r3
 8015866:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801586a:	b2da      	uxtb	r2, r3
 801586c:	68bb      	ldr	r3, [r7, #8]
 801586e:	f362 130a 	bfi	r3, r2, #4, #7
 8015872:	60bb      	str	r3, [r7, #8]
		DWC_MODIFY_REG32(&dev_if->dev_global_regs->dcfg, 0, dcfg.d32);
 8015874:	697b      	ldr	r3, [r7, #20]
 8015876:	681b      	ldr	r3, [r3, #0]
 8015878:	461a      	mov	r2, r3
 801587a:	68bb      	ldr	r3, [r7, #8]
 801587c:	4610      	mov	r0, r2
 801587e:	f04f 0100 	mov.w	r1, #0
 8015882:	461a      	mov	r2, r3
 8015884:	f7f2 f9f8 	bl	8007c78 <DWC_MODIFY_REG32>
		do_setup_in_status_phase(pcd);
 8015888:	6878      	ldr	r0, [r7, #4]
 801588a:	f7ff fce1 	bl	8015250 <do_setup_in_status_phase>
	}
}
 801588e:	f107 0718 	add.w	r7, r7, #24
 8015892:	46bd      	mov	sp, r7
 8015894:	bd80      	pop	{r7, pc}
 8015896:	bf00      	nop

08015898 <pcd_setup>:
 * When the SETUP Phase Done interrupt occurs, the PCD SETUP commands are
 * processed by pcd_setup. Calling the Function Driver's setup function from
 * pcd_setup processes the gadget SETUP commands.
 */
static inline void pcd_setup(dwc_otg_pcd_t * pcd)
{
 8015898:	b580      	push	{r7, lr}
 801589a:	b08a      	sub	sp, #40	; 0x28
 801589c:	af00      	add	r7, sp, #0
 801589e:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 80158a0:	687b      	ldr	r3, [r7, #4]
 80158a2:	689b      	ldr	r3, [r3, #8]
 80158a4:	627b      	str	r3, [r7, #36]	; 0x24
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 80158a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80158a8:	689b      	ldr	r3, [r3, #8]
 80158aa:	623b      	str	r3, [r7, #32]
	usb_device_request_t ctrl = pcd->setup_pkt->req;
 80158ac:	687b      	ldr	r3, [r7, #4]
 80158ae:	695a      	ldr	r2, [r3, #20]
 80158b0:	f107 0314 	add.w	r3, r7, #20
 80158b4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80158b8:	e883 0003 	stmia.w	r3, {r0, r1}
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
 80158bc:	687b      	ldr	r3, [r7, #4]
 80158be:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80158c2:	61fb      	str	r3, [r7, #28]

	deptsiz0_data_t doeptsize0 = {.d32 = 0 };
 80158c4:	f04f 0300 	mov.w	r3, #0
 80158c8:	60fb      	str	r3, [r7, #12]
 80158ca:	f04f 0300 	mov.w	r3, #0
 80158ce:	613b      	str	r3, [r7, #16]
		    ctrl.bmRequestType, ctrl.bRequest,
		    UGETW(ctrl.wValue), UGETW(ctrl.wIndex),
		    UGETW(ctrl.wLength));
#endif

	doeptsize0.d32 = DWC_READ_REG32(&dev_if->out_ep_regs[0]->doeptsiz);
 80158d0:	6a3b      	ldr	r3, [r7, #32]
 80158d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80158d4:	f103 0310 	add.w	r3, r3, #16
 80158d8:	4618      	mov	r0, r3
 80158da:	f7f2 f9b3 	bl	8007c44 <DWC_READ_REG32>
 80158de:	4603      	mov	r3, r0
 80158e0:	60fb      	str	r3, [r7, #12]

	/** @todo handle > 1 setup packet , assert error for now */

	if (core_if->dma_enable && core_if->dma_desc_enable == 0
 80158e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80158e4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80158e8:	2b00      	cmp	r3, #0
 80158ea:	d007      	beq.n	80158fc <pcd_setup+0x64>
 80158ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80158ee:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80158f2:	2b00      	cmp	r3, #0
 80158f4:	d102      	bne.n	80158fc <pcd_setup+0x64>
	    && (doeptsize0.b.supcnt < 2)) {
 80158f6:	7bfb      	ldrb	r3, [r7, #15]
 80158f8:	f3c3 1341 	ubfx	r3, r3, #5, #2
		DWC_ERROR
		    ("\n\n-----------	 CANNOT handle > 1 setup packet in DMA mode\n\n");
	}

	/* Clean up the request queue */
	dwc_otg_request_nuke(ep0);
 80158fc:	69f8      	ldr	r0, [r7, #28]
 80158fe:	f7fc fba3 	bl	8012048 <dwc_otg_request_nuke>
	ep0->stopped = 0;
 8015902:	69fa      	ldr	r2, [r7, #28]
 8015904:	7b13      	ldrb	r3, [r2, #12]
 8015906:	f36f 0300 	bfc	r3, #0, #1
 801590a:	7313      	strb	r3, [r2, #12]

	if (ctrl.bmRequestType & UE_DIR_IN) {
 801590c:	7d3b      	ldrb	r3, [r7, #20]
 801590e:	b2db      	uxtb	r3, r3
 8015910:	b25b      	sxtb	r3, r3
 8015912:	2b00      	cmp	r3, #0
 8015914:	da09      	bge.n	801592a <pcd_setup+0x92>
		ep0->dwc_ep.is_in = 1;
 8015916:	69fa      	ldr	r2, [r7, #28]
 8015918:	7c53      	ldrb	r3, [r2, #17]
 801591a:	f043 0301 	orr.w	r3, r3, #1
 801591e:	7453      	strb	r3, [r2, #17]
		pcd->ep0state = EP0_IN_DATA_PHASE;
 8015920:	687b      	ldr	r3, [r7, #4]
 8015922:	f04f 0202 	mov.w	r2, #2
 8015926:	731a      	strb	r2, [r3, #12]
 8015928:	e008      	b.n	801593c <pcd_setup+0xa4>
	} else {
		ep0->dwc_ep.is_in = 0;
 801592a:	69fa      	ldr	r2, [r7, #28]
 801592c:	7c53      	ldrb	r3, [r2, #17]
 801592e:	f36f 0300 	bfc	r3, #0, #1
 8015932:	7453      	strb	r3, [r2, #17]
		pcd->ep0state = EP0_OUT_DATA_PHASE;
 8015934:	687b      	ldr	r3, [r7, #4]
 8015936:	f04f 0203 	mov.w	r2, #3
 801593a:	731a      	strb	r2, [r3, #12]
	}

	if (UGETW(ctrl.wLength) == 0) {
 801593c:	7ebb      	ldrb	r3, [r7, #26]
 801593e:	461a      	mov	r2, r3
 8015940:	7efb      	ldrb	r3, [r7, #27]
 8015942:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8015946:	4313      	orrs	r3, r2
 8015948:	2b00      	cmp	r3, #0
 801594a:	d108      	bne.n	801595e <pcd_setup+0xc6>
		ep0->dwc_ep.is_in = 1;
 801594c:	69fa      	ldr	r2, [r7, #28]
 801594e:	7c53      	ldrb	r3, [r2, #17]
 8015950:	f043 0301 	orr.w	r3, r3, #1
 8015954:	7453      	strb	r3, [r2, #17]
		pcd->ep0state = EP0_IN_STATUS_PHASE;
 8015956:	687b      	ldr	r3, [r7, #4]
 8015958:	f04f 0204 	mov.w	r2, #4
 801595c:	731a      	strb	r2, [r3, #12]
	}

	if (UT_GET_TYPE(ctrl.bmRequestType) != UT_STANDARD) {
 801595e:	7d3b      	ldrb	r3, [r7, #20]
 8015960:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8015964:	2b00      	cmp	r3, #0
 8015966:	d006      	beq.n	8015976 <pcd_setup+0xde>
			}
		}
#endif

		/* handle non-standard (class/vendor) requests in the gadget driver */
		do_gadget_setup(pcd, &ctrl);
 8015968:	f107 0314 	add.w	r3, r7, #20
 801596c:	6878      	ldr	r0, [r7, #4]
 801596e:	4619      	mov	r1, r3
 8015970:	f7ff fc3e 	bl	80151f0 <do_gadget_setup>
 8015974:	e04e      	b.n	8015a14 <pcd_setup+0x17c>
	/** @todo NGS: Handle bad setup packet? */

///////////////////////////////////////////
//// --- Standard Request handling --- ////

	switch (ctrl.bRequest) {
 8015976:	7d7b      	ldrb	r3, [r7, #21]
 8015978:	2b0c      	cmp	r3, #12
 801597a:	d844      	bhi.n	8015a06 <pcd_setup+0x16e>
 801597c:	a201      	add	r2, pc, #4	; (adr r2, 8015984 <pcd_setup+0xec>)
 801597e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015982:	bf00      	nop
 8015984:	080159b9 	.word	0x080159b9
 8015988:	080159c1 	.word	0x080159c1
 801598c:	08015a07 	.word	0x08015a07
 8015990:	080159c9 	.word	0x080159c9
 8015994:	08015a07 	.word	0x08015a07
 8015998:	080159d1 	.word	0x080159d1
 801599c:	08015a07 	.word	0x08015a07
 80159a0:	08015a07 	.word	0x08015a07
 80159a4:	08015a07 	.word	0x08015a07
 80159a8:	080159e5 	.word	0x080159e5
 80159ac:	08015a07 	.word	0x08015a07
 80159b0:	080159e5 	.word	0x080159e5
 80159b4:	080159f9 	.word	0x080159f9
	case UR_GET_STATUS:
		do_get_status(pcd);
 80159b8:	6878      	ldr	r0, [r7, #4]
 80159ba:	f7ff fd53 	bl	8015464 <do_get_status>
		break;
 80159be:	e029      	b.n	8015a14 <pcd_setup+0x17c>

	case UR_CLEAR_FEATURE:
		do_clear_feature(pcd);
 80159c0:	6878      	ldr	r0, [r7, #4]
 80159c2:	f7ff fedd 	bl	8015780 <do_clear_feature>
		break;
 80159c6:	e025      	b.n	8015a14 <pcd_setup+0x17c>

	case UR_SET_FEATURE:
		do_set_feature(pcd);
 80159c8:	6878      	ldr	r0, [r7, #4]
 80159ca:	f7ff fdeb 	bl	80155a4 <do_set_feature>
		break;
 80159ce:	e021      	b.n	8015a14 <pcd_setup+0x17c>

	case UR_SET_ADDRESS:
		do_set_address(pcd);
 80159d0:	6878      	ldr	r0, [r7, #4]
 80159d2:	f7ff ff29 	bl	8015828 <do_set_address>
#ifdef USE_IFX_DEV
		do_gadget_setup(pcd,&ctrl);
 80159d6:	f107 0314 	add.w	r3, r7, #20
 80159da:	6878      	ldr	r0, [r7, #4]
 80159dc:	4619      	mov	r1, r3
 80159de:	f7ff fc07 	bl	80151f0 <do_gadget_setup>
#endif
		break;
 80159e2:	e017      	b.n	8015a14 <pcd_setup+0x17c>
	case UR_SET_INTERFACE:
	case UR_SET_CONFIG:
//              _pcd->request_config = 1;       /* Configuration changed */
#ifdef USE_IFX_DEV
		/*Added a ZLP part here, need to check*/
		do_setup_in_status_phase(pcd);
 80159e4:	6878      	ldr	r0, [r7, #4]
 80159e6:	f7ff fc33 	bl	8015250 <do_setup_in_status_phase>
#endif
		do_gadget_setup(pcd, &ctrl);
 80159ea:	f107 0314 	add.w	r3, r7, #20
 80159ee:	6878      	ldr	r0, [r7, #4]
 80159f0:	4619      	mov	r1, r3
 80159f2:	f7ff fbfd 	bl	80151f0 <do_gadget_setup>
		break;
 80159f6:	e00d      	b.n	8015a14 <pcd_setup+0x17c>

	case UR_SYNCH_FRAME:
		do_gadget_setup(pcd, &ctrl);
 80159f8:	f107 0314 	add.w	r3, r7, #20
 80159fc:	6878      	ldr	r0, [r7, #4]
 80159fe:	4619      	mov	r1, r3
 8015a00:	f7ff fbf6 	bl	80151f0 <do_gadget_setup>
		break;
 8015a04:	e006      	b.n	8015a14 <pcd_setup+0x17c>

	default:
		/* Call the Gadget Driver's setup functions */
		do_gadget_setup(pcd, &ctrl);
 8015a06:	f107 0314 	add.w	r3, r7, #20
 8015a0a:	6878      	ldr	r0, [r7, #4]
 8015a0c:	4619      	mov	r1, r3
 8015a0e:	f7ff fbef 	bl	80151f0 <do_gadget_setup>
		break;
 8015a12:	bf00      	nop
	}
}
 8015a14:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8015a18:	46bd      	mov	sp, r7
 8015a1a:	bd80      	pop	{r7, pc}

08015a1c <ep0_complete_request>:

/**
 * This function completes the ep0 control transfer.
 */
static int32_t ep0_complete_request(dwc_otg_pcd_ep_t * ep)
{
 8015a1c:	b580      	push	{r7, lr}
 8015a1e:	b08c      	sub	sp, #48	; 0x30
 8015a20:	af00      	add	r7, sp, #0
 8015a22:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(ep->pcd);
 8015a24:	687b      	ldr	r3, [r7, #4]
 8015a26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015a28:	689b      	ldr	r3, [r3, #8]
 8015a2a:	62bb      	str	r3, [r7, #40]	; 0x28
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 8015a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015a2e:	689b      	ldr	r3, [r3, #8]
 8015a30:	627b      	str	r3, [r7, #36]	; 0x24
	dwc_otg_dev_in_ep_regs_t *in_ep_regs =
	    dev_if->in_ep_regs[ep->dwc_ep.num];
 8015a32:	687b      	ldr	r3, [r7, #4]
 8015a34:	7c1b      	ldrb	r3, [r3, #16]
 8015a36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 */
static int32_t ep0_complete_request(dwc_otg_pcd_ep_t * ep)
{
	dwc_otg_core_if_t *core_if = GET_CORE_IF(ep->pcd);
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
	dwc_otg_dev_in_ep_regs_t *in_ep_regs =
 8015a38:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015a3c:	18d3      	adds	r3, r2, r3
 8015a3e:	685b      	ldr	r3, [r3, #4]
 8015a40:	623b      	str	r3, [r7, #32]
	    dev_if->in_ep_regs[ep->dwc_ep.num];
#ifdef DEBUG_EP0
	dwc_otg_dev_out_ep_regs_t *out_ep_regs =
	    dev_if->out_ep_regs[ep->dwc_ep.num];
 8015a42:	687b      	ldr	r3, [r7, #4]
 8015a44:	7c1b      	ldrb	r3, [r3, #16]
 8015a46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
	dwc_otg_core_if_t *core_if = GET_CORE_IF(ep->pcd);
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
	dwc_otg_dev_in_ep_regs_t *in_ep_regs =
	    dev_if->in_ep_regs[ep->dwc_ep.num];
#ifdef DEBUG_EP0
	dwc_otg_dev_out_ep_regs_t *out_ep_regs =
 8015a48:	f103 0308 	add.w	r3, r3, #8
 8015a4c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015a50:	18d3      	adds	r3, r2, r3
 8015a52:	685b      	ldr	r3, [r3, #4]
 8015a54:	61fb      	str	r3, [r7, #28]
	    dev_if->out_ep_regs[ep->dwc_ep.num];
#endif
	deptsiz0_data_t deptsiz;
	dev_dma_desc_sts_t desc_sts;
	dwc_otg_pcd_request_t *req;
	int is_last = 0;
 8015a56:	f04f 0300 	mov.w	r3, #0
 8015a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
	dwc_otg_pcd_t *pcd = ep->pcd;
 8015a5c:	687b      	ldr	r3, [r7, #4]
 8015a5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015a60:	61bb      	str	r3, [r7, #24]
#ifdef DWC_UTE_CFI
	struct cfi_usb_ctrlrequest *ctrlreq;
	int retval = -DWC_E_NOT_SUPPORTED;
#endif

	if (pcd->ep0_pending && DWC_CIRCLEQ_EMPTY(&ep->queue)) {
 8015a62:	69bb      	ldr	r3, [r7, #24]
 8015a64:	7b5b      	ldrb	r3, [r3, #13]
 8015a66:	f003 0301 	and.w	r3, r3, #1
 8015a6a:	b2db      	uxtb	r3, r3
 8015a6c:	2b00      	cmp	r3, #0
 8015a6e:	d01c      	beq.n	8015aaa <ep0_complete_request+0x8e>
 8015a70:	687b      	ldr	r3, [r7, #4]
 8015a72:	685a      	ldr	r2, [r3, #4]
 8015a74:	687b      	ldr	r3, [r7, #4]
 8015a76:	f103 0304 	add.w	r3, r3, #4
 8015a7a:	429a      	cmp	r2, r3
 8015a7c:	d115      	bne.n	8015aaa <ep0_complete_request+0x8e>
		if (ep->dwc_ep.is_in) {
 8015a7e:	687b      	ldr	r3, [r7, #4]
 8015a80:	7c5b      	ldrb	r3, [r3, #17]
 8015a82:	f003 0301 	and.w	r3, r3, #1
 8015a86:	b2db      	uxtb	r3, r3
 8015a88:	2b00      	cmp	r3, #0
 8015a8a:	d003      	beq.n	8015a94 <ep0_complete_request+0x78>
#ifdef DEBUG_EP0
			DWC_DEBUGPL(DBG_PCDV, "Do setup OUT status phase\n");
#endif
			do_setup_out_status_phase(pcd);
 8015a8c:	69b8      	ldr	r0, [r7, #24]
 8015a8e:	f7ff fc11 	bl	80152b4 <do_setup_out_status_phase>
 8015a92:	e002      	b.n	8015a9a <ep0_complete_request+0x7e>
					return 1;
				}
			}
#endif

			do_setup_in_status_phase(pcd);
 8015a94:	69b8      	ldr	r0, [r7, #24]
 8015a96:	f7ff fbdb 	bl	8015250 <do_setup_in_status_phase>
		}
		pcd->ep0_pending = 0;
 8015a9a:	69ba      	ldr	r2, [r7, #24]
 8015a9c:	7b53      	ldrb	r3, [r2, #13]
 8015a9e:	f36f 0300 	bfc	r3, #0, #1
 8015aa2:	7353      	strb	r3, [r2, #13]
		return 1;
 8015aa4:	f04f 0301 	mov.w	r3, #1
 8015aa8:	e099      	b.n	8015bde <ep0_complete_request+0x1c2>
	}

	if (DWC_CIRCLEQ_EMPTY(&ep->queue)) {
 8015aaa:	687b      	ldr	r3, [r7, #4]
 8015aac:	685a      	ldr	r2, [r3, #4]
 8015aae:	687b      	ldr	r3, [r7, #4]
 8015ab0:	f103 0304 	add.w	r3, r3, #4
 8015ab4:	429a      	cmp	r2, r3
 8015ab6:	d102      	bne.n	8015abe <ep0_complete_request+0xa2>
		return 0;
 8015ab8:	f04f 0300 	mov.w	r3, #0
 8015abc:	e08f      	b.n	8015bde <ep0_complete_request+0x1c2>
	}
	req = DWC_CIRCLEQ_FIRST(&ep->queue);
 8015abe:	687b      	ldr	r3, [r7, #4]
 8015ac0:	685b      	ldr	r3, [r3, #4]
 8015ac2:	617b      	str	r3, [r7, #20]

	if (pcd->ep0state == EP0_OUT_STATUS_PHASE
 8015ac4:	69bb      	ldr	r3, [r7, #24]
 8015ac6:	7b1b      	ldrb	r3, [r3, #12]
 8015ac8:	2b05      	cmp	r3, #5
 8015aca:	d003      	beq.n	8015ad4 <ep0_complete_request+0xb8>
	    || pcd->ep0state == EP0_IN_STATUS_PHASE) {
 8015acc:	69bb      	ldr	r3, [r7, #24]
 8015ace:	7b1b      	ldrb	r3, [r3, #12]
 8015ad0:	2b04      	cmp	r3, #4
 8015ad2:	d103      	bne.n	8015adc <ep0_complete_request+0xc0>
		is_last = 1;
 8015ad4:	f04f 0301 	mov.w	r3, #1
 8015ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015ada:	e065      	b.n	8015ba8 <ep0_complete_request+0x18c>
	} else if (ep->dwc_ep.is_in) {
 8015adc:	687b      	ldr	r3, [r7, #4]
 8015ade:	7c5b      	ldrb	r3, [r3, #17]
 8015ae0:	f003 0301 	and.w	r3, r3, #1
 8015ae4:	b2db      	uxtb	r3, r3
 8015ae6:	2b00      	cmp	r3, #0
 8015ae8:	d03b      	beq.n	8015b62 <ep0_complete_request+0x146>
		deptsiz.d32 = DWC_READ_REG32(&in_ep_regs->dieptsiz);
 8015aea:	6a3b      	ldr	r3, [r7, #32]
 8015aec:	f103 0310 	add.w	r3, r3, #16
 8015af0:	4618      	mov	r0, r3
 8015af2:	f7f2 f8a7 	bl	8007c44 <DWC_READ_REG32>
 8015af6:	4603      	mov	r3, r0
 8015af8:	60fb      	str	r3, [r7, #12]
		if (core_if->dma_desc_enable != 0)
 8015afa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015afc:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8015b00:	2b00      	cmp	r3, #0
 8015b02:	d004      	beq.n	8015b0e <ep0_complete_request+0xf2>
			desc_sts = dev_if->in_desc_addr->status;
 8015b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b06:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8015b0a:	681b      	ldr	r3, [r3, #0]
 8015b0c:	60bb      	str	r3, [r7, #8]
		DWC_DEBUGPL(DBG_PCDV, "%d len=%d  xfersize=%d pktcnt=%d\n",
			    ep->dwc_ep.num, ep->dwc_ep.xfer_len,
			    deptsiz.b.xfersize, deptsiz.b.pktcnt);
#endif

		if (((core_if->dma_desc_enable == 0)
 8015b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015b10:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8015b14:	2b00      	cmp	r3, #0
 8015b16:	d105      	bne.n	8015b24 <ep0_complete_request+0x108>
		     && (deptsiz.b.xfersize == 0))
 8015b18:	7b3b      	ldrb	r3, [r7, #12]
 8015b1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8015b1e:	b2db      	uxtb	r3, r3
 8015b20:	2b00      	cmp	r3, #0
 8015b22:	d007      	beq.n	8015b34 <ep0_complete_request+0x118>
		    || ((core_if->dma_desc_enable != 0)
 8015b24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015b26:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8015b2a:	2b00      	cmp	r3, #0
 8015b2c:	d03c      	beq.n	8015ba8 <ep0_complete_request+0x18c>
			&& (desc_sts.b.bytes == 0))) {
 8015b2e:	893b      	ldrh	r3, [r7, #8]
 8015b30:	2b00      	cmp	r3, #0
 8015b32:	d139      	bne.n	8015ba8 <ep0_complete_request+0x18c>
			req->actual = ep->dwc_ep.xfer_count;
 8015b34:	687b      	ldr	r3, [r7, #4]
 8015b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015b38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015b3c:	461a      	mov	r2, r3
 8015b3e:	697b      	ldr	r3, [r7, #20]
 8015b40:	611a      	str	r2, [r3, #16]
			/* Is a Zero Len Packet needed? */
			if (req->sent_zlp) {
 8015b42:	697b      	ldr	r3, [r7, #20]
 8015b44:	7d1b      	ldrb	r3, [r3, #20]
 8015b46:	f003 0301 	and.w	r3, r3, #1
 8015b4a:	b2db      	uxtb	r3, r3
 8015b4c:	2b00      	cmp	r3, #0
 8015b4e:	d004      	beq.n	8015b5a <ep0_complete_request+0x13e>
#ifdef DEBUG_EP0
				DWC_DEBUGPL(DBG_PCD, "Setup Rx ZLP\n");
#endif
				req->sent_zlp = 0;
 8015b50:	697a      	ldr	r2, [r7, #20]
 8015b52:	7d13      	ldrb	r3, [r2, #20]
 8015b54:	f36f 0300 	bfc	r3, #0, #1
 8015b58:	7513      	strb	r3, [r2, #20]
			}
			do_setup_out_status_phase(pcd);
 8015b5a:	69b8      	ldr	r0, [r7, #24]
 8015b5c:	f7ff fbaa 	bl	80152b4 <do_setup_out_status_phase>
 8015b60:	e022      	b.n	8015ba8 <ep0_complete_request+0x18c>
		}
	} else {
		/* ep0-OUT */
#ifdef DEBUG_EP0
		deptsiz.d32 = DWC_READ_REG32(&out_ep_regs->doeptsiz);
 8015b62:	69fb      	ldr	r3, [r7, #28]
 8015b64:	f103 0310 	add.w	r3, r3, #16
 8015b68:	4618      	mov	r0, r3
 8015b6a:	f7f2 f86b 	bl	8007c44 <DWC_READ_REG32>
 8015b6e:	4603      	mov	r3, r0
 8015b70:	60fb      	str	r3, [r7, #12]
		DWC_DEBUGPL(DBG_PCDV, "%d len=%d xsize=%d pktcnt=%d\n",
			    ep->dwc_ep.num, ep->dwc_ep.xfer_len,
			    deptsiz.b.xfersize, deptsiz.b.pktcnt);
#endif
		req->actual = ep->dwc_ep.xfer_count;
 8015b72:	687b      	ldr	r3, [r7, #4]
 8015b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015b76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015b7a:	461a      	mov	r2, r3
 8015b7c:	697b      	ldr	r3, [r7, #20]
 8015b7e:	611a      	str	r2, [r3, #16]

		/* Is a Zero Len Packet needed? */
		if (req->sent_zlp) {
 8015b80:	697b      	ldr	r3, [r7, #20]
 8015b82:	7d1b      	ldrb	r3, [r3, #20]
 8015b84:	f003 0301 	and.w	r3, r3, #1
 8015b88:	b2db      	uxtb	r3, r3
 8015b8a:	2b00      	cmp	r3, #0
 8015b8c:	d004      	beq.n	8015b98 <ep0_complete_request+0x17c>
#ifdef DEBUG_EP0
			DWC_DEBUGPL(DBG_PCDV, "Setup Tx ZLP\n");
#endif
			req->sent_zlp = 0;
 8015b8e:	697a      	ldr	r2, [r7, #20]
 8015b90:	7d13      	ldrb	r3, [r2, #20]
 8015b92:	f36f 0300 	bfc	r3, #0, #1
 8015b96:	7513      	strb	r3, [r2, #20]
		}
		if (core_if->dma_desc_enable == 0)
 8015b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015b9a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8015b9e:	2b00      	cmp	r3, #0
 8015ba0:	d102      	bne.n	8015ba8 <ep0_complete_request+0x18c>
			do_setup_in_status_phase(pcd);
 8015ba2:	69b8      	ldr	r0, [r7, #24]
 8015ba4:	f7ff fb54 	bl	8015250 <do_setup_in_status_phase>
	}

	/* Complete the request */
	if (is_last) {
 8015ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015baa:	2b00      	cmp	r3, #0
 8015bac:	d015      	beq.n	8015bda <ep0_complete_request+0x1be>
		dwc_otg_request_done(ep, req, 0);
 8015bae:	6878      	ldr	r0, [r7, #4]
 8015bb0:	6979      	ldr	r1, [r7, #20]
 8015bb2:	f04f 0200 	mov.w	r2, #0
 8015bb6:	f7fc f9db 	bl	8011f70 <dwc_otg_request_done>
		ep->dwc_ep.start_xfer_buff = 0;
 8015bba:	687b      	ldr	r3, [r7, #4]
 8015bbc:	f04f 0200 	mov.w	r2, #0
 8015bc0:	625a      	str	r2, [r3, #36]	; 0x24
		ep->dwc_ep.xfer_buff = 0;
 8015bc2:	687b      	ldr	r3, [r7, #4]
 8015bc4:	f04f 0200 	mov.w	r2, #0
 8015bc8:	629a      	str	r2, [r3, #40]	; 0x28
		ep->dwc_ep.xfer_len = 0;
 8015bca:	687a      	ldr	r2, [r7, #4]
 8015bcc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8015bce:	f36f 0312 	bfc	r3, #0, #19
 8015bd2:	62d3      	str	r3, [r2, #44]	; 0x2c
		return 1;
 8015bd4:	f04f 0301 	mov.w	r3, #1
 8015bd8:	e001      	b.n	8015bde <ep0_complete_request+0x1c2>
	}
	return 0;
 8015bda:	f04f 0300 	mov.w	r3, #0
}
 8015bde:	4618      	mov	r0, r3
 8015be0:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8015be4:	46bd      	mov	sp, r7
 8015be6:	bd80      	pop	{r7, pc}

08015be8 <complete_ep>:
/**
 * This function completes the request for the EP. If there are
 * additional requests for the EP in the queue they will be started.
 */
static void complete_ep(dwc_otg_pcd_ep_t * ep)
{
 8015be8:	b580      	push	{r7, lr}
 8015bea:	b08e      	sub	sp, #56	; 0x38
 8015bec:	af00      	add	r7, sp, #0
 8015bee:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(ep->pcd);
 8015bf0:	687b      	ldr	r3, [r7, #4]
 8015bf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015bf4:	689b      	ldr	r3, [r3, #8]
 8015bf6:	627b      	str	r3, [r7, #36]	; 0x24
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 8015bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bfa:	689b      	ldr	r3, [r3, #8]
 8015bfc:	623b      	str	r3, [r7, #32]
	dwc_otg_dev_in_ep_regs_t *in_ep_regs =
	    dev_if->in_ep_regs[ep->dwc_ep.num];
 8015bfe:	687b      	ldr	r3, [r7, #4]
 8015c00:	7c1b      	ldrb	r3, [r3, #16]
 8015c02:	6a3a      	ldr	r2, [r7, #32]
 */
static void complete_ep(dwc_otg_pcd_ep_t * ep)
{
	dwc_otg_core_if_t *core_if = GET_CORE_IF(ep->pcd);
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
	dwc_otg_dev_in_ep_regs_t *in_ep_regs =
 8015c04:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015c08:	18d3      	adds	r3, r2, r3
 8015c0a:	685b      	ldr	r3, [r3, #4]
 8015c0c:	61fb      	str	r3, [r7, #28]
	    dev_if->in_ep_regs[ep->dwc_ep.num];
	deptsiz_data_t deptsiz;
	dev_dma_desc_sts_t desc_sts;
	dwc_otg_pcd_request_t *req = 0;
 8015c0e:	f04f 0300 	mov.w	r3, #0
 8015c12:	61bb      	str	r3, [r7, #24]
	dwc_otg_dev_dma_desc_t *dma_desc;
	uint32_t byte_count = 0;
 8015c14:	f04f 0300 	mov.w	r3, #0
 8015c18:	633b      	str	r3, [r7, #48]	; 0x30
	int is_last = 0;
 8015c1a:	f04f 0300 	mov.w	r3, #0
 8015c1e:	62fb      	str	r3, [r7, #44]	; 0x2c

	DWC_DEBUGPL(DBG_PCDV, "%s() %d-%s\n", __func__, ep->dwc_ep.num,
		    (ep->dwc_ep.is_in ? "IN" : "OUT"));

	/* Get any pending requests */
	if (!DWC_CIRCLEQ_EMPTY(&ep->queue)) {
 8015c20:	687b      	ldr	r3, [r7, #4]
 8015c22:	685a      	ldr	r2, [r3, #4]
 8015c24:	687b      	ldr	r3, [r7, #4]
 8015c26:	f103 0304 	add.w	r3, r3, #4
 8015c2a:	429a      	cmp	r2, r3
 8015c2c:	f000 8206 	beq.w	801603c <complete_ep+0x454>
		req = DWC_CIRCLEQ_FIRST(&ep->queue);
 8015c30:	687b      	ldr	r3, [r7, #4]
 8015c32:	685b      	ldr	r3, [r3, #4]
 8015c34:	61bb      	str	r3, [r7, #24]
		if (!req) {
 8015c36:	69bb      	ldr	r3, [r7, #24]
 8015c38:	2b00      	cmp	r3, #0
 8015c3a:	f000 81ff 	beq.w	801603c <complete_ep+0x454>
		return;
	}

	DWC_DEBUGPL(DBG_PCD, "Requests %d\n", ep->pcd->request_pending);

	if (ep->dwc_ep.is_in) {
 8015c3e:	687b      	ldr	r3, [r7, #4]
 8015c40:	7c5b      	ldrb	r3, [r3, #17]
 8015c42:	f003 0301 	and.w	r3, r3, #1
 8015c46:	b2db      	uxtb	r3, r3
 8015c48:	2b00      	cmp	r3, #0
 8015c4a:	f000 80ec 	beq.w	8015e26 <complete_ep+0x23e>
		deptsiz.d32 = DWC_READ_REG32(&in_ep_regs->dieptsiz);
 8015c4e:	69fb      	ldr	r3, [r7, #28]
 8015c50:	f103 0310 	add.w	r3, r3, #16
 8015c54:	4618      	mov	r0, r3
 8015c56:	f7f1 fff5 	bl	8007c44 <DWC_READ_REG32>
 8015c5a:	4603      	mov	r3, r0
 8015c5c:	613b      	str	r3, [r7, #16]

		if (core_if->dma_enable) {
 8015c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c60:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8015c64:	2b00      	cmp	r3, #0
 8015c66:	f000 80a0 	beq.w	8015daa <complete_ep+0x1c2>
			if (core_if->dma_desc_enable == 0) {
 8015c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c6c:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8015c70:	2b00      	cmp	r3, #0
 8015c72:	d164      	bne.n	8015d3e <complete_ep+0x156>
				if (deptsiz.b.xfersize == 0
 8015c74:	693b      	ldr	r3, [r7, #16]
 8015c76:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8015c7a:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 8015c7e:	2b00      	cmp	r3, #0
 8015c80:	f040 81bc 	bne.w	8015ffc <complete_ep+0x414>
				    && deptsiz.b.pktcnt == 0) {
 8015c84:	8a7a      	ldrh	r2, [r7, #18]
 8015c86:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 8015c8a:	4013      	ands	r3, r2
 8015c8c:	b29b      	uxth	r3, r3
 8015c8e:	2b00      	cmp	r3, #0
 8015c90:	f040 81b4 	bne.w	8015ffc <complete_ep+0x414>
					byte_count =
					    ep->dwc_ep.xfer_len -
 8015c94:	687b      	ldr	r3, [r7, #4]
 8015c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015c98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015c9c:	461a      	mov	r2, r3
					    ep->dwc_ep.xfer_count;
 8015c9e:	687b      	ldr	r3, [r7, #4]
 8015ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015ca2:	f3c3 0312 	ubfx	r3, r3, #0, #19
		if (core_if->dma_enable) {
			if (core_if->dma_desc_enable == 0) {
				if (deptsiz.b.xfersize == 0
				    && deptsiz.b.pktcnt == 0) {
					byte_count =
					    ep->dwc_ep.xfer_len -
 8015ca6:	1ad3      	subs	r3, r2, r3

		if (core_if->dma_enable) {
			if (core_if->dma_desc_enable == 0) {
				if (deptsiz.b.xfersize == 0
				    && deptsiz.b.pktcnt == 0) {
					byte_count =
 8015ca8:	633b      	str	r3, [r7, #48]	; 0x30
					    ep->dwc_ep.xfer_len -
					    ep->dwc_ep.xfer_count;

					ep->dwc_ep.xfer_buff += byte_count;
 8015caa:	687b      	ldr	r3, [r7, #4]
 8015cac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8015cae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015cb0:	18d2      	adds	r2, r2, r3
 8015cb2:	687b      	ldr	r3, [r7, #4]
 8015cb4:	629a      	str	r2, [r3, #40]	; 0x28
					ep->dwc_ep.dma_addr += byte_count;
 8015cb6:	687b      	ldr	r3, [r7, #4]
 8015cb8:	699a      	ldr	r2, [r3, #24]
 8015cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015cbc:	18d2      	adds	r2, r2, r3
 8015cbe:	687b      	ldr	r3, [r7, #4]
 8015cc0:	619a      	str	r2, [r3, #24]
					ep->dwc_ep.xfer_count += byte_count;
 8015cc2:	687b      	ldr	r3, [r7, #4]
 8015cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015cc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015cca:	461a      	mov	r2, r3
 8015ccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015cce:	18d3      	adds	r3, r2, r3
 8015cd0:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8015cd4:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 8015cd8:	6879      	ldr	r1, [r7, #4]
 8015cda:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8015cdc:	f362 0312 	bfi	r3, r2, #0, #19
 8015ce0:	630b      	str	r3, [r1, #48]	; 0x30
						     is_in ? "IN" : "OUT"),
						    ep->dwc_ep.xfer_len,
						    deptsiz.b.xfersize,
						    deptsiz.b.pktcnt);

					if (ep->dwc_ep.xfer_len <
 8015ce2:	687b      	ldr	r3, [r7, #4]
 8015ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015ce6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015cea:	461a      	mov	r2, r3
					    ep->dwc_ep.total_len) {
 8015cec:	687b      	ldr	r3, [r7, #4]
 8015cee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015cf0:	f3c3 0312 	ubfx	r3, r3, #0, #19
						     is_in ? "IN" : "OUT"),
						    ep->dwc_ep.xfer_len,
						    deptsiz.b.xfersize,
						    deptsiz.b.pktcnt);

					if (ep->dwc_ep.xfer_len <
 8015cf4:	429a      	cmp	r2, r3
 8015cf6:	da07      	bge.n	8015d08 <complete_ep+0x120>
					    ep->dwc_ep.total_len) {
						dwc_otg_ep_start_transfer
						    (core_if, &ep->dwc_ep);
 8015cf8:	687b      	ldr	r3, [r7, #4]
 8015cfa:	f103 0310 	add.w	r3, r3, #16
 8015cfe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015d00:	4619      	mov	r1, r3
 8015d02:	f7f7 f9c5 	bl	800d090 <dwc_otg_ep_start_transfer>
 8015d06:	e179      	b.n	8015ffc <complete_ep+0x414>
					} else if (ep->dwc_ep.sent_zlp) {
 8015d08:	687b      	ldr	r3, [r7, #4]
 8015d0a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8015d0e:	f003 0308 	and.w	r3, r3, #8
 8015d12:	b2db      	uxtb	r3, r3
 8015d14:	2b00      	cmp	r3, #0
 8015d16:	d00e      	beq.n	8015d36 <complete_ep+0x14e>
						 * and the second with 0 size. For Desriptor
						 * DMA mode SW is able to initiate a transfer,
						 * which will handle all the packets including
						 * the last  0 legth.
						 */
						ep->dwc_ep.sent_zlp = 0;
 8015d18:	687a      	ldr	r2, [r7, #4]
 8015d1a:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8015d1e:	f36f 03c3 	bfc	r3, #3, #1
 8015d22:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
						dwc_otg_ep_start_zl_transfer
						    (core_if, &ep->dwc_ep);
 8015d26:	687b      	ldr	r3, [r7, #4]
 8015d28:	f103 0310 	add.w	r3, r3, #16
 8015d2c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015d2e:	4619      	mov	r1, r3
 8015d30:	f7f7 fbcc 	bl	800d4cc <dwc_otg_ep_start_zl_transfer>
 8015d34:	e162      	b.n	8015ffc <complete_ep+0x414>
					} else {
						is_last = 1;
 8015d36:	f04f 0301 	mov.w	r3, #1
 8015d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015d3c:	e15e      	b.n	8015ffc <complete_ep+0x414>
					     (ep->dwc_ep.is_in ? "IN" : "OUT"),
					     deptsiz.b.xfersize,
					     deptsiz.b.pktcnt);
				}
			} else {
				dma_desc = ep->dwc_ep.desc_addr;
 8015d3e:	687b      	ldr	r3, [r7, #4]
 8015d40:	6a1b      	ldr	r3, [r3, #32]
 8015d42:	637b      	str	r3, [r7, #52]	; 0x34
				byte_count = 0;
 8015d44:	f04f 0300 	mov.w	r3, #0
 8015d48:	633b      	str	r3, [r7, #48]	; 0x30
				ep->dwc_ep.sent_zlp = 0;
 8015d4a:	687a      	ldr	r2, [r7, #4]
 8015d4c:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8015d50:	f36f 03c3 	bfc	r3, #3, #1
 8015d54:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
						return;

					byte_count = residue;
				} else {
#endif
					for (i = 0; i < ep->dwc_ep.desc_cnt;
 8015d58:	f04f 0300 	mov.w	r3, #0
 8015d5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8015d5e:	e00e      	b.n	8015d7e <complete_ep+0x196>
					     ++i) {
					desc_sts = dma_desc->status;
 8015d60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015d62:	681b      	ldr	r3, [r3, #0]
 8015d64:	60fb      	str	r3, [r7, #12]
					byte_count += desc_sts.b.bytes;
 8015d66:	89bb      	ldrh	r3, [r7, #12]
 8015d68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015d6a:	18d3      	adds	r3, r2, r3
 8015d6c:	633b      	str	r3, [r7, #48]	; 0x30
					dma_desc++;
 8015d6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015d70:	f103 0308 	add.w	r3, r3, #8
 8015d74:	637b      	str	r3, [r7, #52]	; 0x34

					byte_count = residue;
				} else {
#endif
					for (i = 0; i < ep->dwc_ep.desc_cnt;
					     ++i) {
 8015d76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015d78:	f103 0301 	add.w	r3, r3, #1
 8015d7c:	62bb      	str	r3, [r7, #40]	; 0x28
						return;

					byte_count = residue;
				} else {
#endif
					for (i = 0; i < ep->dwc_ep.desc_cnt;
 8015d7e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015d80:	687b      	ldr	r3, [r7, #4]
 8015d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015d84:	429a      	cmp	r2, r3
 8015d86:	d3eb      	bcc.n	8015d60 <complete_ep+0x178>
					dma_desc++;
				}
#ifdef DWC_UTE_CFI
				}
#endif
				if (byte_count == 0) {
 8015d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015d8a:	2b00      	cmp	r3, #0
 8015d8c:	f040 8136 	bne.w	8015ffc <complete_ep+0x414>
					ep->dwc_ep.xfer_count =
					    ep->dwc_ep.total_len;
 8015d90:	687b      	ldr	r3, [r7, #4]
 8015d92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015d94:	f3c3 0112 	ubfx	r1, r3, #0, #19
				}
#ifdef DWC_UTE_CFI
				}
#endif
				if (byte_count == 0) {
					ep->dwc_ep.xfer_count =
 8015d98:	687a      	ldr	r2, [r7, #4]
 8015d9a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8015d9c:	f361 0312 	bfi	r3, r1, #0, #19
 8015da0:	6313      	str	r3, [r2, #48]	; 0x30
					    ep->dwc_ep.total_len;
					is_last = 1;
 8015da2:	f04f 0301 	mov.w	r3, #1
 8015da6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015da8:	e128      	b.n	8015ffc <complete_ep+0x414>
				} else {
					DWC_WARN("Incomplete transfer\n");
				}
			}
		} else {
			if (deptsiz.b.xfersize == 0 && deptsiz.b.pktcnt == 0) {
 8015daa:	693b      	ldr	r3, [r7, #16]
 8015dac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8015db0:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 8015db4:	2b00      	cmp	r3, #0
 8015db6:	f040 8121 	bne.w	8015ffc <complete_ep+0x414>
 8015dba:	8a7a      	ldrh	r2, [r7, #18]
 8015dbc:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 8015dc0:	4013      	ands	r3, r2
 8015dc2:	b29b      	uxth	r3, r3
 8015dc4:	2b00      	cmp	r3, #0
 8015dc6:	f040 8119 	bne.w	8015ffc <complete_ep+0x414>
					    deptsiz.b.pktcnt);

				/*      Check if the whole transfer was completed, 
				 *      if no, setup transfer for next portion of data
				 */
				if (ep->dwc_ep.xfer_len < ep->dwc_ep.total_len) {
 8015dca:	687b      	ldr	r3, [r7, #4]
 8015dcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015dce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015dd2:	461a      	mov	r2, r3
 8015dd4:	687b      	ldr	r3, [r7, #4]
 8015dd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015dd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015ddc:	429a      	cmp	r2, r3
 8015dde:	da07      	bge.n	8015df0 <complete_ep+0x208>
					dwc_otg_ep_start_transfer(core_if,
 8015de0:	687b      	ldr	r3, [r7, #4]
 8015de2:	f103 0310 	add.w	r3, r3, #16
 8015de6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015de8:	4619      	mov	r1, r3
 8015dea:	f7f7 f951 	bl	800d090 <dwc_otg_ep_start_transfer>
 8015dee:	e105      	b.n	8015ffc <complete_ep+0x414>
								  &ep->dwc_ep);
				} else if (ep->dwc_ep.sent_zlp) {
 8015df0:	687b      	ldr	r3, [r7, #4]
 8015df2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8015df6:	f003 0308 	and.w	r3, r3, #8
 8015dfa:	b2db      	uxtb	r3, r3
 8015dfc:	2b00      	cmp	r3, #0
 8015dfe:	d00e      	beq.n	8015e1e <complete_ep+0x236>
					 * and the second with 0 size. For Desriptor
					 * DMA mode SW is able to initiate a transfer,
					 * which will handle all the packets including
					 * the last  0 legth.
					 */
					ep->dwc_ep.sent_zlp = 0;
 8015e00:	687a      	ldr	r2, [r7, #4]
 8015e02:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8015e06:	f36f 03c3 	bfc	r3, #3, #1
 8015e0a:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
					dwc_otg_ep_start_zl_transfer(core_if,
 8015e0e:	687b      	ldr	r3, [r7, #4]
 8015e10:	f103 0310 	add.w	r3, r3, #16
 8015e14:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015e16:	4619      	mov	r1, r3
 8015e18:	f7f7 fb58 	bl	800d4cc <dwc_otg_ep_start_zl_transfer>
 8015e1c:	e0ee      	b.n	8015ffc <complete_ep+0x414>
								     &ep->dwc_ep);
				} else {
					is_last = 1;
 8015e1e:	f04f 0301 	mov.w	r3, #1
 8015e22:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015e24:	e0ea      	b.n	8015ffc <complete_ep+0x414>
				     deptsiz.b.xfersize, deptsiz.b.pktcnt);
			}
		}
	} else {
		dwc_otg_dev_out_ep_regs_t *out_ep_regs =
		    dev_if->out_ep_regs[ep->dwc_ep.num];
 8015e26:	687b      	ldr	r3, [r7, #4]
 8015e28:	7c1b      	ldrb	r3, [r3, #16]
 8015e2a:	6a3a      	ldr	r2, [r7, #32]
				     (ep->dwc_ep.is_in ? "IN" : "OUT"),
				     deptsiz.b.xfersize, deptsiz.b.pktcnt);
			}
		}
	} else {
		dwc_otg_dev_out_ep_regs_t *out_ep_regs =
 8015e2c:	f103 0308 	add.w	r3, r3, #8
 8015e30:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8015e34:	18d3      	adds	r3, r2, r3
 8015e36:	685b      	ldr	r3, [r3, #4]
 8015e38:	617b      	str	r3, [r7, #20]
		    dev_if->out_ep_regs[ep->dwc_ep.num];
		desc_sts.d32 = 0;
 8015e3a:	f04f 0300 	mov.w	r3, #0
 8015e3e:	60fb      	str	r3, [r7, #12]
		if (core_if->dma_enable) {
 8015e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e42:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8015e46:	2b00      	cmp	r3, #0
 8015e48:	f000 80ab 	beq.w	8015fa2 <complete_ep+0x3ba>
			if (core_if->dma_desc_enable) {
 8015e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e4e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8015e52:	2b00      	cmp	r3, #0
 8015e54:	d041      	beq.n	8015eda <complete_ep+0x2f2>
				dma_desc = ep->dwc_ep.desc_addr;
 8015e56:	687b      	ldr	r3, [r7, #4]
 8015e58:	6a1b      	ldr	r3, [r3, #32]
 8015e5a:	637b      	str	r3, [r7, #52]	; 0x34
				byte_count = 0;
 8015e5c:	f04f 0300 	mov.w	r3, #0
 8015e60:	633b      	str	r3, [r7, #48]	; 0x30
				ep->dwc_ep.sent_zlp = 0;
 8015e62:	687a      	ldr	r2, [r7, #4]
 8015e64:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8015e68:	f36f 03c3 	bfc	r3, #3, #1
 8015e6c:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
						return;
					byte_count = residue;
				} else {
#endif

					for (i = 0; i < ep->dwc_ep.desc_cnt;
 8015e70:	f04f 0300 	mov.w	r3, #0
 8015e74:	62bb      	str	r3, [r7, #40]	; 0x28
 8015e76:	e00e      	b.n	8015e96 <complete_ep+0x2ae>
					     ++i) {
						desc_sts = dma_desc->status;
 8015e78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015e7a:	681b      	ldr	r3, [r3, #0]
 8015e7c:	60fb      	str	r3, [r7, #12]
						byte_count += desc_sts.b.bytes;
 8015e7e:	89bb      	ldrh	r3, [r7, #12]
 8015e80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015e82:	18d3      	adds	r3, r2, r3
 8015e84:	633b      	str	r3, [r7, #48]	; 0x30
						dma_desc++;
 8015e86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015e88:	f103 0308 	add.w	r3, r3, #8
 8015e8c:	637b      	str	r3, [r7, #52]	; 0x34
					byte_count = residue;
				} else {
#endif

					for (i = 0; i < ep->dwc_ep.desc_cnt;
					     ++i) {
 8015e8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015e90:	f103 0301 	add.w	r3, r3, #1
 8015e94:	62bb      	str	r3, [r7, #40]	; 0x28
						return;
					byte_count = residue;
				} else {
#endif

					for (i = 0; i < ep->dwc_ep.desc_cnt;
 8015e96:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015e98:	687b      	ldr	r3, [r7, #4]
 8015e9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015e9c:	429a      	cmp	r2, r3
 8015e9e:	d3eb      	bcc.n	8015e78 <complete_ep+0x290>
					}

#ifdef DWC_UTE_CFI
				}
#endif
				ep->dwc_ep.xfer_count = ep->dwc_ep.total_len
 8015ea0:	687b      	ldr	r3, [r7, #4]
 8015ea2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015ea4:	f3c3 0312 	ubfx	r3, r3, #0, #19
				    - byte_count +
 8015ea8:	461a      	mov	r2, r3
 8015eaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015eac:	1ad2      	subs	r2, r2, r3
				    ((4 - (ep->dwc_ep.total_len & 0x3)) & 0x3);
 8015eae:	687b      	ldr	r3, [r7, #4]
 8015eb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015eb2:	f3c3 0312 	ubfx	r3, r3, #0, #19

#ifdef DWC_UTE_CFI
				}
#endif
				ep->dwc_ep.xfer_count = ep->dwc_ep.total_len
				    - byte_count +
 8015eb6:	f1c3 0300 	rsb	r3, r3, #0
 8015eba:	f003 0303 	and.w	r3, r3, #3
 8015ebe:	18d3      	adds	r3, r2, r3
					}

#ifdef DWC_UTE_CFI
				}
#endif
				ep->dwc_ep.xfer_count = ep->dwc_ep.total_len
 8015ec0:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8015ec4:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 8015ec8:	6879      	ldr	r1, [r7, #4]
 8015eca:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8015ecc:	f362 0312 	bfi	r3, r2, #0, #19
 8015ed0:	630b      	str	r3, [r1, #48]	; 0x30
				    - byte_count +
				    ((4 - (ep->dwc_ep.total_len & 0x3)) & 0x3);
				is_last = 1;
 8015ed2:	f04f 0301 	mov.w	r3, #1
 8015ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015ed8:	e090      	b.n	8015ffc <complete_ep+0x414>
			} else {
				deptsiz.d32 = 0;
 8015eda:	f04f 0300 	mov.w	r3, #0
 8015ede:	613b      	str	r3, [r7, #16]
				deptsiz.d32 =
				    DWC_READ_REG32(&out_ep_regs->doeptsiz);
 8015ee0:	697b      	ldr	r3, [r7, #20]
 8015ee2:	f103 0310 	add.w	r3, r3, #16
 8015ee6:	4618      	mov	r0, r3
 8015ee8:	f7f1 feac 	bl	8007c44 <DWC_READ_REG32>
 8015eec:	4603      	mov	r3, r0
				    - byte_count +
				    ((4 - (ep->dwc_ep.total_len & 0x3)) & 0x3);
				is_last = 1;
			} else {
				deptsiz.d32 = 0;
				deptsiz.d32 =
 8015eee:	613b      	str	r3, [r7, #16]
				    DWC_READ_REG32(&out_ep_regs->doeptsiz);

				byte_count = (ep->dwc_ep.xfer_len -
 8015ef0:	687b      	ldr	r3, [r7, #4]
 8015ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015ef4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015ef8:	461a      	mov	r2, r3
					      ep->dwc_ep.xfer_count -
 8015efa:	687b      	ldr	r3, [r7, #4]
 8015efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015efe:	f3c3 0312 	ubfx	r3, r3, #0, #19
			} else {
				deptsiz.d32 = 0;
				deptsiz.d32 =
				    DWC_READ_REG32(&out_ep_regs->doeptsiz);

				byte_count = (ep->dwc_ep.xfer_len -
 8015f02:	1ad2      	subs	r2, r2, r3
					      ep->dwc_ep.xfer_count -
					      deptsiz.b.xfersize);
 8015f04:	693b      	ldr	r3, [r7, #16]
 8015f06:	f3c3 0312 	ubfx	r3, r3, #0, #19
				deptsiz.d32 = 0;
				deptsiz.d32 =
				    DWC_READ_REG32(&out_ep_regs->doeptsiz);

				byte_count = (ep->dwc_ep.xfer_len -
					      ep->dwc_ep.xfer_count -
 8015f0a:	1ad3      	subs	r3, r2, r3
			} else {
				deptsiz.d32 = 0;
				deptsiz.d32 =
				    DWC_READ_REG32(&out_ep_regs->doeptsiz);

				byte_count = (ep->dwc_ep.xfer_len -
 8015f0c:	633b      	str	r3, [r7, #48]	; 0x30
					      ep->dwc_ep.xfer_count -
					      deptsiz.b.xfersize);
				ep->dwc_ep.xfer_buff += byte_count;
 8015f0e:	687b      	ldr	r3, [r7, #4]
 8015f10:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8015f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015f14:	18d2      	adds	r2, r2, r3
 8015f16:	687b      	ldr	r3, [r7, #4]
 8015f18:	629a      	str	r2, [r3, #40]	; 0x28
				ep->dwc_ep.dma_addr += byte_count;
 8015f1a:	687b      	ldr	r3, [r7, #4]
 8015f1c:	699a      	ldr	r2, [r3, #24]
 8015f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015f20:	18d2      	adds	r2, r2, r3
 8015f22:	687b      	ldr	r3, [r7, #4]
 8015f24:	619a      	str	r2, [r3, #24]
				ep->dwc_ep.xfer_count += byte_count;
 8015f26:	687b      	ldr	r3, [r7, #4]
 8015f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015f2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015f2e:	461a      	mov	r2, r3
 8015f30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015f32:	18d3      	adds	r3, r2, r3
 8015f34:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8015f38:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 8015f3c:	6879      	ldr	r1, [r7, #4]
 8015f3e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8015f40:	f362 0312 	bfi	r3, r2, #0, #19
 8015f44:	630b      	str	r3, [r1, #48]	; 0x30

				/*      Check if the whole transfer was completed, 
				 *      if no, setup transfer for next portion of data
				 */
				if (ep->dwc_ep.xfer_len < ep->dwc_ep.total_len) {
 8015f46:	687b      	ldr	r3, [r7, #4]
 8015f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015f4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015f4e:	461a      	mov	r2, r3
 8015f50:	687b      	ldr	r3, [r7, #4]
 8015f52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015f54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015f58:	429a      	cmp	r2, r3
 8015f5a:	da07      	bge.n	8015f6c <complete_ep+0x384>
					dwc_otg_ep_start_transfer(core_if,
 8015f5c:	687b      	ldr	r3, [r7, #4]
 8015f5e:	f103 0310 	add.w	r3, r3, #16
 8015f62:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015f64:	4619      	mov	r1, r3
 8015f66:	f7f7 f893 	bl	800d090 <dwc_otg_ep_start_transfer>
 8015f6a:	e047      	b.n	8015ffc <complete_ep+0x414>
								  &ep->dwc_ep);
				} else if (ep->dwc_ep.sent_zlp) {
 8015f6c:	687b      	ldr	r3, [r7, #4]
 8015f6e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8015f72:	f003 0308 	and.w	r3, r3, #8
 8015f76:	b2db      	uxtb	r3, r3
 8015f78:	2b00      	cmp	r3, #0
 8015f7a:	d00e      	beq.n	8015f9a <complete_ep+0x3b2>
					 * and the second with 0 size. For Desriptor
					 * DMA mode SW is able to initiate a transfer,
					 * which will handle all the packets including
					 * the last  0 legth.
					 */
					ep->dwc_ep.sent_zlp = 0;
 8015f7c:	687a      	ldr	r2, [r7, #4]
 8015f7e:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8015f82:	f36f 03c3 	bfc	r3, #3, #1
 8015f86:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
					dwc_otg_ep_start_zl_transfer(core_if,
 8015f8a:	687b      	ldr	r3, [r7, #4]
 8015f8c:	f103 0310 	add.w	r3, r3, #16
 8015f90:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015f92:	4619      	mov	r1, r3
 8015f94:	f7f7 fa9a 	bl	800d4cc <dwc_otg_ep_start_zl_transfer>
 8015f98:	e030      	b.n	8015ffc <complete_ep+0x414>
								     &ep->dwc_ep);
				} else {
					is_last = 1;
 8015f9a:	f04f 0301 	mov.w	r3, #1
 8015f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015fa0:	e02c      	b.n	8015ffc <complete_ep+0x414>
			}
		} else {
			/*      Check if the whole transfer was completed, 
			 *      if no, setup transfer for next portion of data
			 */
			if (ep->dwc_ep.xfer_len < ep->dwc_ep.total_len) {
 8015fa2:	687b      	ldr	r3, [r7, #4]
 8015fa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015fa6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015faa:	461a      	mov	r2, r3
 8015fac:	687b      	ldr	r3, [r7, #4]
 8015fae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015fb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015fb4:	429a      	cmp	r2, r3
 8015fb6:	da07      	bge.n	8015fc8 <complete_ep+0x3e0>
				dwc_otg_ep_start_transfer(core_if, &ep->dwc_ep);
 8015fb8:	687b      	ldr	r3, [r7, #4]
 8015fba:	f103 0310 	add.w	r3, r3, #16
 8015fbe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015fc0:	4619      	mov	r1, r3
 8015fc2:	f7f7 f865 	bl	800d090 <dwc_otg_ep_start_transfer>
 8015fc6:	e019      	b.n	8015ffc <complete_ep+0x414>
			} else if (ep->dwc_ep.sent_zlp) {
 8015fc8:	687b      	ldr	r3, [r7, #4]
 8015fca:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8015fce:	f003 0308 	and.w	r3, r3, #8
 8015fd2:	b2db      	uxtb	r3, r3
 8015fd4:	2b00      	cmp	r3, #0
 8015fd6:	d00e      	beq.n	8015ff6 <complete_ep+0x40e>
				 * and the second with 0 size. For Desriptor
				 * DMA mode SW is able to initiate a transfer,
				 * which will handle all the packets including
				 * the last  0 legth.
				 */
				ep->dwc_ep.sent_zlp = 0;
 8015fd8:	687a      	ldr	r2, [r7, #4]
 8015fda:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8015fde:	f36f 03c3 	bfc	r3, #3, #1
 8015fe2:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
				dwc_otg_ep_start_zl_transfer(core_if,
 8015fe6:	687b      	ldr	r3, [r7, #4]
 8015fe8:	f103 0310 	add.w	r3, r3, #16
 8015fec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015fee:	4619      	mov	r1, r3
 8015ff0:	f7f7 fa6c 	bl	800d4cc <dwc_otg_ep_start_zl_transfer>
 8015ff4:	e002      	b.n	8015ffc <complete_ep+0x414>
							     &ep->dwc_ep);
			} else {
				is_last = 1;
 8015ff6:	f04f 0301 	mov.w	r3, #1
 8015ffa:	62fb      	str	r3, [r7, #44]	; 0x2c
			    ep->dwc_ep.xfer_len, ep->dwc_ep.xfer_count,
			    deptsiz.b.xfersize, deptsiz.b.pktcnt);
	}

	/* Complete the request */
	if (is_last) {
 8015ffc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015ffe:	2b00      	cmp	r3, #0
 8016000:	d01c      	beq.n	801603c <complete_ep+0x454>
#ifdef DWC_UTE_CFI
		if (ep->dwc_ep.buff_mode != BM_STANDARD) {
			req->actual = ep->dwc_ep.cfi_req_len - byte_count;
		} else {
#endif
			req->actual = ep->dwc_ep.xfer_count;
 8016002:	687b      	ldr	r3, [r7, #4]
 8016004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016006:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801600a:	461a      	mov	r2, r3
 801600c:	69bb      	ldr	r3, [r7, #24]
 801600e:	611a      	str	r2, [r3, #16]
#ifdef DWC_UTE_CFI
		}
#endif

		dwc_otg_request_done(ep, req, 0);
 8016010:	6878      	ldr	r0, [r7, #4]
 8016012:	69b9      	ldr	r1, [r7, #24]
 8016014:	f04f 0200 	mov.w	r2, #0
 8016018:	f7fb ffaa 	bl	8011f70 <dwc_otg_request_done>

		ep->dwc_ep.start_xfer_buff = 0;
 801601c:	687b      	ldr	r3, [r7, #4]
 801601e:	f04f 0200 	mov.w	r2, #0
 8016022:	625a      	str	r2, [r3, #36]	; 0x24
		ep->dwc_ep.xfer_buff = 0;
 8016024:	687b      	ldr	r3, [r7, #4]
 8016026:	f04f 0200 	mov.w	r2, #0
 801602a:	629a      	str	r2, [r3, #40]	; 0x28
		ep->dwc_ep.xfer_len = 0;
 801602c:	687a      	ldr	r2, [r7, #4]
 801602e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8016030:	f36f 0312 	bfc	r3, #0, #19
 8016034:	62d3      	str	r3, [r2, #44]	; 0x2c

		/* If there is a request in the queue start it. */
		start_next_request(ep);
 8016036:	6878      	ldr	r0, [r7, #4]
 8016038:	f7fe f840 	bl	80140bc <start_next_request>
	}
}
 801603c:	f107 0738 	add.w	r7, r7, #56	; 0x38
 8016040:	46bd      	mov	sp, r7
 8016042:	bd80      	pop	{r7, pc}

08016044 <dwc_otg_pcd_handle_noniso_bna>:
/**
 * This function handle BNA interrupt for Non Isochronous EPs
 *
 */
static void dwc_otg_pcd_handle_noniso_bna(dwc_otg_pcd_ep_t * ep)
{
 8016044:	b580      	push	{r7, lr}
 8016046:	b08a      	sub	sp, #40	; 0x28
 8016048:	af00      	add	r7, sp, #0
 801604a:	6078      	str	r0, [r7, #4]
	dwc_ep_t *dwc_ep = &ep->dwc_ep;
 801604c:	687b      	ldr	r3, [r7, #4]
 801604e:	f103 0310 	add.w	r3, r3, #16
 8016052:	61bb      	str	r3, [r7, #24]
	volatile uint32_t *addr;
	depctl_data_t depctl = {.d32 = 0 };
 8016054:	f04f 0300 	mov.w	r3, #0
 8016058:	613b      	str	r3, [r7, #16]
	dwc_otg_pcd_t *pcd = ep->pcd;
 801605a:	687b      	ldr	r3, [r7, #4]
 801605c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801605e:	617b      	str	r3, [r7, #20]
	dwc_otg_dev_dma_desc_t *dma_desc;
	dev_dma_desc_sts_t sts = {.d32 = 0 };
 8016060:	f04f 0300 	mov.w	r3, #0
 8016064:	60fb      	str	r3, [r7, #12]
	int i;

	if (!dwc_ep->desc_cnt)
		DWC_WARN("Descriptor count = %d\n", dwc_ep->desc_cnt);

	dma_desc = dwc_ep->desc_addr;
 8016066:	69bb      	ldr	r3, [r7, #24]
 8016068:	691b      	ldr	r3, [r3, #16]
 801606a:	623b      	str	r3, [r7, #32]

	for (i = 0; i < dwc_ep->desc_cnt; ++i, ++dma_desc) {
 801606c:	f04f 0300 	mov.w	r3, #0
 8016070:	61fb      	str	r3, [r7, #28]
 8016072:	e011      	b.n	8016098 <dwc_otg_pcd_handle_noniso_bna+0x54>
		sts.d32 = dma_desc->status.d32;
 8016074:	6a3b      	ldr	r3, [r7, #32]
 8016076:	681b      	ldr	r3, [r3, #0]
 8016078:	60fb      	str	r3, [r7, #12]
		sts.b.bs = BS_HOST_READY;
 801607a:	68fb      	ldr	r3, [r7, #12]
 801607c:	f36f 739f 	bfc	r3, #30, #2
 8016080:	60fb      	str	r3, [r7, #12]
		dma_desc->status.d32 = sts.d32;
 8016082:	68fa      	ldr	r2, [r7, #12]
 8016084:	6a3b      	ldr	r3, [r7, #32]
 8016086:	601a      	str	r2, [r3, #0]
	if (!dwc_ep->desc_cnt)
		DWC_WARN("Descriptor count = %d\n", dwc_ep->desc_cnt);

	dma_desc = dwc_ep->desc_addr;

	for (i = 0; i < dwc_ep->desc_cnt; ++i, ++dma_desc) {
 8016088:	69fb      	ldr	r3, [r7, #28]
 801608a:	f103 0301 	add.w	r3, r3, #1
 801608e:	61fb      	str	r3, [r7, #28]
 8016090:	6a3b      	ldr	r3, [r7, #32]
 8016092:	f103 0308 	add.w	r3, r3, #8
 8016096:	623b      	str	r3, [r7, #32]
 8016098:	69fa      	ldr	r2, [r7, #28]
 801609a:	69bb      	ldr	r3, [r7, #24]
 801609c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801609e:	429a      	cmp	r2, r3
 80160a0:	d3e8      	bcc.n	8016074 <dwc_otg_pcd_handle_noniso_bna+0x30>
		sts.d32 = dma_desc->status.d32;
		sts.b.bs = BS_HOST_READY;
		dma_desc->status.d32 = sts.d32;
	}

	if (dwc_ep->is_in == 0) {
 80160a2:	69bb      	ldr	r3, [r7, #24]
 80160a4:	785b      	ldrb	r3, [r3, #1]
 80160a6:	f003 0301 	and.w	r3, r3, #1
 80160aa:	b2db      	uxtb	r3, r3
 80160ac:	2b00      	cmp	r3, #0
 80160ae:	d10c      	bne.n	80160ca <dwc_otg_pcd_handle_noniso_bna+0x86>
		addr =
		    &GET_CORE_IF(pcd)->dev_if->out_ep_regs[dwc_ep->
 80160b0:	697b      	ldr	r3, [r7, #20]
 80160b2:	689b      	ldr	r3, [r3, #8]
 80160b4:	689a      	ldr	r2, [r3, #8]
 80160b6:	69bb      	ldr	r3, [r7, #24]
 80160b8:	781b      	ldrb	r3, [r3, #0]
 80160ba:	f103 0308 	add.w	r3, r3, #8
 80160be:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80160c2:	18d3      	adds	r3, r2, r3
 80160c4:	685b      	ldr	r3, [r3, #4]
		sts.b.bs = BS_HOST_READY;
		dma_desc->status.d32 = sts.d32;
	}

	if (dwc_ep->is_in == 0) {
		addr =
 80160c6:	627b      	str	r3, [r7, #36]	; 0x24
 80160c8:	e009      	b.n	80160de <dwc_otg_pcd_handle_noniso_bna+0x9a>
		    &GET_CORE_IF(pcd)->dev_if->out_ep_regs[dwc_ep->
							   num]->doepctl;
	} else {
		addr =
		    &GET_CORE_IF(pcd)->dev_if->in_ep_regs[dwc_ep->num]->diepctl;
 80160ca:	697b      	ldr	r3, [r7, #20]
 80160cc:	689b      	ldr	r3, [r3, #8]
 80160ce:	689a      	ldr	r2, [r3, #8]
 80160d0:	69bb      	ldr	r3, [r7, #24]
 80160d2:	781b      	ldrb	r3, [r3, #0]
 80160d4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80160d8:	18d3      	adds	r3, r2, r3
 80160da:	685b      	ldr	r3, [r3, #4]
	if (dwc_ep->is_in == 0) {
		addr =
		    &GET_CORE_IF(pcd)->dev_if->out_ep_regs[dwc_ep->
							   num]->doepctl;
	} else {
		addr =
 80160dc:	627b      	str	r3, [r7, #36]	; 0x24
		    &GET_CORE_IF(pcd)->dev_if->in_ep_regs[dwc_ep->num]->diepctl;
	}
	depctl.b.epena = 1;
 80160de:	693b      	ldr	r3, [r7, #16]
 80160e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80160e4:	613b      	str	r3, [r7, #16]
	DWC_MODIFY_REG32(addr, 0, depctl.d32);
 80160e6:	693b      	ldr	r3, [r7, #16]
 80160e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80160ea:	f04f 0100 	mov.w	r1, #0
 80160ee:	461a      	mov	r2, r3
 80160f0:	f7f1 fdc2 	bl	8007c78 <DWC_MODIFY_REG32>
}
 80160f4:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80160f8:	46bd      	mov	sp, r7
 80160fa:	bd80      	pop	{r7, pc}

080160fc <handle_ep0>:
 *
 * The state of the control tranfers are tracked in
 * <code>ep0state</code>.
 */
static void handle_ep0(dwc_otg_pcd_t * pcd)
{
 80160fc:	b580      	push	{r7, lr}
 80160fe:	b088      	sub	sp, #32
 8016100:	af00      	add	r7, sp, #0
 8016102:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8016104:	687b      	ldr	r3, [r7, #4]
 8016106:	689b      	ldr	r3, [r3, #8]
 8016108:	61bb      	str	r3, [r7, #24]
	dwc_otg_pcd_ep_t *ep0 = &pcd->ep0;
 801610a:	687b      	ldr	r3, [r7, #4]
 801610c:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8016110:	617b      	str	r3, [r7, #20]
	deptsiz0_data_t deptsiz;
	uint32_t byte_count;

#ifdef DEBUG_EP0
	DWC_DEBUGPL(DBG_PCDV, "%s()\n", __func__);
	print_ep0_state(pcd);
 8016112:	6878      	ldr	r0, [r7, #4]
 8016114:	f7fd ff06 	bl	8013f24 <print_ep0_state>
#endif

//      DWC_PRINTF("HANDLE EP0\n");

	switch (pcd->ep0state) {
 8016118:	687b      	ldr	r3, [r7, #4]
 801611a:	7b1b      	ldrb	r3, [r3, #12]
 801611c:	2b06      	cmp	r3, #6
 801611e:	f200 812f 	bhi.w	8016380 <handle_ep0+0x284>
 8016122:	a201      	add	r2, pc, #4	; (adr r2, 8016128 <handle_ep0+0x2c>)
 8016124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016128:	08016381 	.word	0x08016381
 801612c:	08016145 	.word	0x08016145
 8016130:	08016157 	.word	0x08016157
 8016134:	0801624f 	.word	0x0801624f
 8016138:	0801634b 	.word	0x0801634b
 801613c:	0801634b 	.word	0x0801634b
 8016140:	08016381 	.word	0x08016381
	case EP0_DISCONNECT:
		break;

	case EP0_IDLE:
		pcd->request_config = 0;
 8016144:	687a      	ldr	r2, [r7, #4]
 8016146:	7b53      	ldrb	r3, [r2, #13]
 8016148:	f36f 0341 	bfc	r3, #1, #1
 801614c:	7353      	strb	r3, [r2, #13]

		pcd_setup(pcd);
 801614e:	6878      	ldr	r0, [r7, #4]
 8016150:	f7ff fba2 	bl	8015898 <pcd_setup>
		break;
 8016154:	e114      	b.n	8016380 <handle_ep0+0x284>
		DWC_DEBUGPL(DBG_PCD, "DATA_IN EP%d-%s: type=%d, mps=%d\n",
			    ep0->dwc_ep.num, (ep0->dwc_ep.is_in ? "IN" : "OUT"),
			    ep0->dwc_ep.type, ep0->dwc_ep.maxpacket);
#endif

		if (core_if->dma_enable != 0) {
 8016156:	69bb      	ldr	r3, [r7, #24]
 8016158:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 801615c:	2b00      	cmp	r3, #0
 801615e:	d044      	beq.n	80161ea <handle_ep0+0xee>
			 * need to do the make calculations after each complete.
			 * Call write_packet to make the calculations, as in
			 * slave mode, and use those values to determine if we
			 * can complete.
			 */
			if (core_if->dma_desc_enable == 0) {
 8016160:	69bb      	ldr	r3, [r7, #24]
 8016162:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8016166:	2b00      	cmp	r3, #0
 8016168:	d115      	bne.n	8016196 <handle_ep0+0x9a>
				deptsiz.d32 =
				    DWC_READ_REG32(&core_if->
 801616a:	69bb      	ldr	r3, [r7, #24]
 801616c:	689b      	ldr	r3, [r3, #8]
						   dev_if->in_ep_regs[0]->
 801616e:	685b      	ldr	r3, [r3, #4]
			 * slave mode, and use those values to determine if we
			 * can complete.
			 */
			if (core_if->dma_desc_enable == 0) {
				deptsiz.d32 =
				    DWC_READ_REG32(&core_if->
 8016170:	f103 0310 	add.w	r3, r3, #16
 8016174:	4618      	mov	r0, r3
 8016176:	f7f1 fd65 	bl	8007c44 <DWC_READ_REG32>
 801617a:	4603      	mov	r3, r0
			 * Call write_packet to make the calculations, as in
			 * slave mode, and use those values to determine if we
			 * can complete.
			 */
			if (core_if->dma_desc_enable == 0) {
				deptsiz.d32 =
 801617c:	60bb      	str	r3, [r7, #8]
				    DWC_READ_REG32(&core_if->
						   dev_if->in_ep_regs[0]->
						   dieptsiz);
				byte_count =
				    ep0->dwc_ep.xfer_len - deptsiz.b.xfersize;
 801617e:	697b      	ldr	r3, [r7, #20]
 8016180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016182:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8016186:	461a      	mov	r2, r3
 8016188:	7a3b      	ldrb	r3, [r7, #8]
 801618a:	f3c3 0306 	ubfx	r3, r3, #0, #7
 801618e:	b2db      	uxtb	r3, r3
 8016190:	1ad3      	subs	r3, r2, r3
			if (core_if->dma_desc_enable == 0) {
				deptsiz.d32 =
				    DWC_READ_REG32(&core_if->
						   dev_if->in_ep_regs[0]->
						   dieptsiz);
				byte_count =
 8016192:	61fb      	str	r3, [r7, #28]
 8016194:	e00d      	b.n	80161b2 <handle_ep0+0xb6>
				    ep0->dwc_ep.xfer_len - deptsiz.b.xfersize;
			} else {
				desc_sts =
				    core_if->dev_if->in_desc_addr->status;
 8016196:	69bb      	ldr	r3, [r7, #24]
 8016198:	689b      	ldr	r3, [r3, #8]
 801619a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
						   dev_if->in_ep_regs[0]->
						   dieptsiz);
				byte_count =
				    ep0->dwc_ep.xfer_len - deptsiz.b.xfersize;
			} else {
				desc_sts =
 801619e:	681b      	ldr	r3, [r3, #0]
 80161a0:	613b      	str	r3, [r7, #16]
				    core_if->dev_if->in_desc_addr->status;
				byte_count =
				    ep0->dwc_ep.xfer_len - desc_sts.b.bytes;
 80161a2:	697b      	ldr	r3, [r7, #20]
 80161a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80161a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80161aa:	461a      	mov	r2, r3
 80161ac:	8a3b      	ldrh	r3, [r7, #16]
 80161ae:	1ad3      	subs	r3, r2, r3
				byte_count =
				    ep0->dwc_ep.xfer_len - deptsiz.b.xfersize;
			} else {
				desc_sts =
				    core_if->dev_if->in_desc_addr->status;
				byte_count =
 80161b0:	61fb      	str	r3, [r7, #28]
				    ep0->dwc_ep.xfer_len - desc_sts.b.bytes;
			}
			ep0->dwc_ep.xfer_count += byte_count;
 80161b2:	697b      	ldr	r3, [r7, #20]
 80161b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80161b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80161ba:	461a      	mov	r2, r3
 80161bc:	69fb      	ldr	r3, [r7, #28]
 80161be:	18d3      	adds	r3, r2, r3
 80161c0:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80161c4:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 80161c8:	6979      	ldr	r1, [r7, #20]
 80161ca:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80161cc:	f362 0312 	bfi	r3, r2, #0, #19
 80161d0:	630b      	str	r3, [r1, #48]	; 0x30
			ep0->dwc_ep.xfer_buff += byte_count;
 80161d2:	697b      	ldr	r3, [r7, #20]
 80161d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80161d6:	69fb      	ldr	r3, [r7, #28]
 80161d8:	18d2      	adds	r2, r2, r3
 80161da:	697b      	ldr	r3, [r7, #20]
 80161dc:	629a      	str	r2, [r3, #40]	; 0x28
			ep0->dwc_ep.dma_addr += byte_count;
 80161de:	697b      	ldr	r3, [r7, #20]
 80161e0:	699a      	ldr	r2, [r3, #24]
 80161e2:	69fb      	ldr	r3, [r7, #28]
 80161e4:	18d2      	adds	r2, r2, r3
 80161e6:	697b      	ldr	r3, [r7, #20]
 80161e8:	619a      	str	r2, [r3, #24]
		}
		if (ep0->dwc_ep.xfer_count < ep0->dwc_ep.total_len) {
 80161ea:	697b      	ldr	r3, [r7, #20]
 80161ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80161ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80161f2:	461a      	mov	r2, r3
 80161f4:	697b      	ldr	r3, [r7, #20]
 80161f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80161f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80161fc:	429a      	cmp	r2, r3
 80161fe:	da09      	bge.n	8016214 <handle_ep0+0x118>
			dwc_otg_ep0_continue_transfer(GET_CORE_IF(pcd),
 8016200:	687b      	ldr	r3, [r7, #4]
 8016202:	689a      	ldr	r2, [r3, #8]
 8016204:	697b      	ldr	r3, [r7, #20]
 8016206:	f103 0310 	add.w	r3, r3, #16
 801620a:	4610      	mov	r0, r2
 801620c:	4619      	mov	r1, r3
 801620e:	f7f7 fc4b 	bl	800daa8 <dwc_otg_ep0_continue_transfer>
			DWC_DEBUGPL(DBG_PCD, "CONTINUE TRANSFER\n");
		} else {
			ep0_complete_request(ep0);
			DWC_DEBUGPL(DBG_PCD, "COMPLETE TRANSFER\n");
		}
		break;
 8016212:	e0b5      	b.n	8016380 <handle_ep0+0x284>
		}
		if (ep0->dwc_ep.xfer_count < ep0->dwc_ep.total_len) {
			dwc_otg_ep0_continue_transfer(GET_CORE_IF(pcd),
						      &ep0->dwc_ep);
			DWC_DEBUGPL(DBG_PCD, "CONTINUE TRANSFER\n");
		} else if (ep0->dwc_ep.sent_zlp) {
 8016214:	697b      	ldr	r3, [r7, #20]
 8016216:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 801621a:	f003 0308 	and.w	r3, r3, #8
 801621e:	b2db      	uxtb	r3, r3
 8016220:	2b00      	cmp	r3, #0
 8016222:	d010      	beq.n	8016246 <handle_ep0+0x14a>
			dwc_otg_ep0_continue_transfer(GET_CORE_IF(pcd),
 8016224:	687b      	ldr	r3, [r7, #4]
 8016226:	689a      	ldr	r2, [r3, #8]
 8016228:	697b      	ldr	r3, [r7, #20]
 801622a:	f103 0310 	add.w	r3, r3, #16
 801622e:	4610      	mov	r0, r2
 8016230:	4619      	mov	r1, r3
 8016232:	f7f7 fc39 	bl	800daa8 <dwc_otg_ep0_continue_transfer>
						      &ep0->dwc_ep);
			ep0->dwc_ep.sent_zlp = 0;
 8016236:	697a      	ldr	r2, [r7, #20]
 8016238:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 801623c:	f36f 03c3 	bfc	r3, #3, #1
 8016240:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
			DWC_DEBUGPL(DBG_PCD, "CONTINUE TRANSFER\n");
		} else {
			ep0_complete_request(ep0);
			DWC_DEBUGPL(DBG_PCD, "COMPLETE TRANSFER\n");
		}
		break;
 8016244:	e09c      	b.n	8016380 <handle_ep0+0x284>
			dwc_otg_ep0_continue_transfer(GET_CORE_IF(pcd),
						      &ep0->dwc_ep);
			ep0->dwc_ep.sent_zlp = 0;
			DWC_DEBUGPL(DBG_PCD, "CONTINUE TRANSFER\n");
		} else {
			ep0_complete_request(ep0);
 8016246:	6978      	ldr	r0, [r7, #20]
 8016248:	f7ff fbe8 	bl	8015a1c <ep0_complete_request>
			DWC_DEBUGPL(DBG_PCD, "COMPLETE TRANSFER\n");
		}
		break;
 801624c:	e098      	b.n	8016380 <handle_ep0+0x284>
#ifdef DEBUG_EP0
		DWC_DEBUGPL(DBG_PCD, "DATA_OUT EP%d-%s: type=%d, mps=%d\n",
			    ep0->dwc_ep.num, (ep0->dwc_ep.is_in ? "IN" : "OUT"),
			    ep0->dwc_ep.type, ep0->dwc_ep.maxpacket);
#endif
		if (core_if->dma_enable != 0) {
 801624e:	69bb      	ldr	r3, [r7, #24]
 8016250:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8016254:	2b00      	cmp	r3, #0
 8016256:	d046      	beq.n	80162e6 <handle_ep0+0x1ea>
			if (core_if->dma_desc_enable == 0) {
 8016258:	69bb      	ldr	r3, [r7, #24]
 801625a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 801625e:	2b00      	cmp	r3, #0
 8016260:	d116      	bne.n	8016290 <handle_ep0+0x194>
				deptsiz.d32 =
				    DWC_READ_REG32(&core_if->
 8016262:	69bb      	ldr	r3, [r7, #24]
 8016264:	689b      	ldr	r3, [r3, #8]
						   dev_if->out_ep_regs[0]->
 8016266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
			    ep0->dwc_ep.type, ep0->dwc_ep.maxpacket);
#endif
		if (core_if->dma_enable != 0) {
			if (core_if->dma_desc_enable == 0) {
				deptsiz.d32 =
				    DWC_READ_REG32(&core_if->
 8016268:	f103 0310 	add.w	r3, r3, #16
 801626c:	4618      	mov	r0, r3
 801626e:	f7f1 fce9 	bl	8007c44 <DWC_READ_REG32>
 8016272:	4603      	mov	r3, r0
			    ep0->dwc_ep.num, (ep0->dwc_ep.is_in ? "IN" : "OUT"),
			    ep0->dwc_ep.type, ep0->dwc_ep.maxpacket);
#endif
		if (core_if->dma_enable != 0) {
			if (core_if->dma_desc_enable == 0) {
				deptsiz.d32 =
 8016274:	60bb      	str	r3, [r7, #8]
				    DWC_READ_REG32(&core_if->
						   dev_if->out_ep_regs[0]->
						   doeptsiz);
				byte_count =
				    ep0->dwc_ep.maxpacket - deptsiz.b.xfersize;
 8016276:	697b      	ldr	r3, [r7, #20]
 8016278:	8a5b      	ldrh	r3, [r3, #18]
 801627a:	f3c3 038a 	ubfx	r3, r3, #2, #11
 801627e:	b29b      	uxth	r3, r3
 8016280:	461a      	mov	r2, r3
 8016282:	7a3b      	ldrb	r3, [r7, #8]
 8016284:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8016288:	b2db      	uxtb	r3, r3
 801628a:	1ad3      	subs	r3, r2, r3
			if (core_if->dma_desc_enable == 0) {
				deptsiz.d32 =
				    DWC_READ_REG32(&core_if->
						   dev_if->out_ep_regs[0]->
						   doeptsiz);
				byte_count =
 801628c:	61fb      	str	r3, [r7, #28]
 801628e:	e00e      	b.n	80162ae <handle_ep0+0x1b2>
				    ep0->dwc_ep.maxpacket - deptsiz.b.xfersize;
			} else {
				desc_sts =
				    core_if->dev_if->out_desc_addr->status;
 8016290:	69bb      	ldr	r3, [r7, #24]
 8016292:	689b      	ldr	r3, [r3, #8]
 8016294:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
						   dev_if->out_ep_regs[0]->
						   doeptsiz);
				byte_count =
				    ep0->dwc_ep.maxpacket - deptsiz.b.xfersize;
			} else {
				desc_sts =
 8016298:	681b      	ldr	r3, [r3, #0]
 801629a:	613b      	str	r3, [r7, #16]
				    core_if->dev_if->out_desc_addr->status;
				byte_count =
				    ep0->dwc_ep.maxpacket - desc_sts.b.bytes;
 801629c:	697b      	ldr	r3, [r7, #20]
 801629e:	8a5b      	ldrh	r3, [r3, #18]
 80162a0:	f3c3 038a 	ubfx	r3, r3, #2, #11
 80162a4:	b29b      	uxth	r3, r3
 80162a6:	461a      	mov	r2, r3
 80162a8:	8a3b      	ldrh	r3, [r7, #16]
 80162aa:	1ad3      	subs	r3, r2, r3
				byte_count =
				    ep0->dwc_ep.maxpacket - deptsiz.b.xfersize;
			} else {
				desc_sts =
				    core_if->dev_if->out_desc_addr->status;
				byte_count =
 80162ac:	61fb      	str	r3, [r7, #28]
				    ep0->dwc_ep.maxpacket - desc_sts.b.bytes;
			}
			ep0->dwc_ep.xfer_count += byte_count;
 80162ae:	697b      	ldr	r3, [r7, #20]
 80162b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80162b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80162b6:	461a      	mov	r2, r3
 80162b8:	69fb      	ldr	r3, [r7, #28]
 80162ba:	18d3      	adds	r3, r2, r3
 80162bc:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80162c0:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 80162c4:	6979      	ldr	r1, [r7, #20]
 80162c6:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80162c8:	f362 0312 	bfi	r3, r2, #0, #19
 80162cc:	630b      	str	r3, [r1, #48]	; 0x30
			ep0->dwc_ep.xfer_buff += byte_count;
 80162ce:	697b      	ldr	r3, [r7, #20]
 80162d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80162d2:	69fb      	ldr	r3, [r7, #28]
 80162d4:	18d2      	adds	r2, r2, r3
 80162d6:	697b      	ldr	r3, [r7, #20]
 80162d8:	629a      	str	r2, [r3, #40]	; 0x28
			ep0->dwc_ep.dma_addr += byte_count;
 80162da:	697b      	ldr	r3, [r7, #20]
 80162dc:	699a      	ldr	r2, [r3, #24]
 80162de:	69fb      	ldr	r3, [r7, #28]
 80162e0:	18d2      	adds	r2, r2, r3
 80162e2:	697b      	ldr	r3, [r7, #20]
 80162e4:	619a      	str	r2, [r3, #24]
		}
		if (ep0->dwc_ep.xfer_count < ep0->dwc_ep.total_len) {
 80162e6:	697b      	ldr	r3, [r7, #20]
 80162e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80162ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80162ee:	461a      	mov	r2, r3
 80162f0:	697b      	ldr	r3, [r7, #20]
 80162f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80162f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80162f8:	429a      	cmp	r2, r3
 80162fa:	da09      	bge.n	8016310 <handle_ep0+0x214>
			dwc_otg_ep0_continue_transfer(GET_CORE_IF(pcd),
 80162fc:	687b      	ldr	r3, [r7, #4]
 80162fe:	689a      	ldr	r2, [r3, #8]
 8016300:	697b      	ldr	r3, [r7, #20]
 8016302:	f103 0310 	add.w	r3, r3, #16
 8016306:	4610      	mov	r0, r2
 8016308:	4619      	mov	r1, r3
 801630a:	f7f7 fbcd 	bl	800daa8 <dwc_otg_ep0_continue_transfer>
			DWC_DEBUGPL(DBG_PCD, "CONTINUE TRANSFER\n");
		} else {
			ep0_complete_request(ep0);
			DWC_DEBUGPL(DBG_PCD, "COMPLETE TRANSFER\n");
		}
		break;
 801630e:	e037      	b.n	8016380 <handle_ep0+0x284>
		}
		if (ep0->dwc_ep.xfer_count < ep0->dwc_ep.total_len) {
			dwc_otg_ep0_continue_transfer(GET_CORE_IF(pcd),
						      &ep0->dwc_ep);
			DWC_DEBUGPL(DBG_PCD, "CONTINUE TRANSFER\n");
		} else if (ep0->dwc_ep.sent_zlp) {
 8016310:	697b      	ldr	r3, [r7, #20]
 8016312:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8016316:	f003 0308 	and.w	r3, r3, #8
 801631a:	b2db      	uxtb	r3, r3
 801631c:	2b00      	cmp	r3, #0
 801631e:	d010      	beq.n	8016342 <handle_ep0+0x246>
			dwc_otg_ep0_continue_transfer(GET_CORE_IF(pcd),
 8016320:	687b      	ldr	r3, [r7, #4]
 8016322:	689a      	ldr	r2, [r3, #8]
 8016324:	697b      	ldr	r3, [r7, #20]
 8016326:	f103 0310 	add.w	r3, r3, #16
 801632a:	4610      	mov	r0, r2
 801632c:	4619      	mov	r1, r3
 801632e:	f7f7 fbbb 	bl	800daa8 <dwc_otg_ep0_continue_transfer>
						      &ep0->dwc_ep);
			ep0->dwc_ep.sent_zlp = 0;
 8016332:	697a      	ldr	r2, [r7, #20]
 8016334:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8016338:	f36f 03c3 	bfc	r3, #3, #1
 801633c:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
			DWC_DEBUGPL(DBG_PCD, "CONTINUE TRANSFER\n");
		} else {
			ep0_complete_request(ep0);
			DWC_DEBUGPL(DBG_PCD, "COMPLETE TRANSFER\n");
		}
		break;
 8016340:	e01e      	b.n	8016380 <handle_ep0+0x284>
			dwc_otg_ep0_continue_transfer(GET_CORE_IF(pcd),
						      &ep0->dwc_ep);
			ep0->dwc_ep.sent_zlp = 0;
			DWC_DEBUGPL(DBG_PCD, "CONTINUE TRANSFER\n");
		} else {
			ep0_complete_request(ep0);
 8016342:	6978      	ldr	r0, [r7, #20]
 8016344:	f7ff fb6a 	bl	8015a1c <ep0_complete_request>
			DWC_DEBUGPL(DBG_PCD, "COMPLETE TRANSFER\n");
		}
		break;
 8016348:	e01a      	b.n	8016380 <handle_ep0+0x284>

	case EP0_IN_STATUS_PHASE:
	case EP0_OUT_STATUS_PHASE:
		DWC_DEBUGPL(DBG_PCD, "CASE: EP0_STATUS\n");
		ep0_complete_request(ep0);
 801634a:	6978      	ldr	r0, [r7, #20]
 801634c:	f7ff fb66 	bl	8015a1c <ep0_complete_request>
		pcd->ep0state = EP0_IDLE;
 8016350:	687b      	ldr	r3, [r7, #4]
 8016352:	f04f 0201 	mov.w	r2, #1
 8016356:	731a      	strb	r2, [r3, #12]
		ep0->stopped = 1;
 8016358:	697a      	ldr	r2, [r7, #20]
 801635a:	7b13      	ldrb	r3, [r2, #12]
 801635c:	f043 0301 	orr.w	r3, r3, #1
 8016360:	7313      	strb	r3, [r2, #12]
		ep0->dwc_ep.is_in = 0;	/* OUT for next SETUP */
 8016362:	697a      	ldr	r2, [r7, #20]
 8016364:	7c53      	ldrb	r3, [r2, #17]
 8016366:	f36f 0300 	bfc	r3, #0, #1
 801636a:	7453      	strb	r3, [r2, #17]

		/* Prepare for more SETUP Packets */
		if (core_if->dma_enable) {
 801636c:	69bb      	ldr	r3, [r7, #24]
 801636e:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8016372:	2b00      	cmp	r3, #0
 8016374:	d003      	beq.n	801637e <handle_ep0+0x282>
			ep0_out_start(core_if, pcd);
 8016376:	69b8      	ldr	r0, [r7, #24]
 8016378:	6879      	ldr	r1, [r7, #4]
 801637a:	f7fe fb3b 	bl	80149f4 <ep0_out_start>
		}
		break;
 801637e:	bf00      	nop
	case EP0_STALL:
		DWC_ERROR("EP0 STALLed, should not get here pcd_setup()\n");
		break;
	}
#ifdef DEBUG_EP0
	print_ep0_state(pcd);
 8016380:	6878      	ldr	r0, [r7, #4]
 8016382:	f7fd fdcf 	bl	8013f24 <print_ep0_state>
#endif
}
 8016386:	f107 0720 	add.w	r7, r7, #32
 801638a:	46bd      	mov	sp, r7
 801638c:	bd80      	pop	{r7, pc}
 801638e:	bf00      	nop

08016390 <restart_transfer>:

/**
 * Restart transfer
 */
static void restart_transfer(dwc_otg_pcd_t * pcd, const uint32_t epnum)
{
 8016390:	b580      	push	{r7, lr}
 8016392:	b086      	sub	sp, #24
 8016394:	af00      	add	r7, sp, #0
 8016396:	6078      	str	r0, [r7, #4]
 8016398:	6039      	str	r1, [r7, #0]
	dwc_otg_core_if_t *core_if;
	dwc_otg_dev_if_t *dev_if;
	deptsiz_data_t dieptsiz = {.d32 = 0 };
 801639a:	f04f 0300 	mov.w	r3, #0
 801639e:	60bb      	str	r3, [r7, #8]
	dwc_otg_pcd_ep_t *ep;

	ep = get_in_ep(pcd, epnum);
 80163a0:	6878      	ldr	r0, [r7, #4]
 80163a2:	6839      	ldr	r1, [r7, #0]
 80163a4:	f7fd fdc8 	bl	8013f38 <get_in_ep>
 80163a8:	6178      	str	r0, [r7, #20]
	if (ep->dwc_ep.type == DWC_OTG_EP_TYPE_ISOC) {
		return;
	}
#endif /* DWC_EN_ISOC  */

	core_if = GET_CORE_IF(pcd);
 80163aa:	687b      	ldr	r3, [r7, #4]
 80163ac:	689b      	ldr	r3, [r3, #8]
 80163ae:	613b      	str	r3, [r7, #16]
	dev_if = core_if->dev_if;
 80163b0:	693b      	ldr	r3, [r7, #16]
 80163b2:	689b      	ldr	r3, [r3, #8]
 80163b4:	60fb      	str	r3, [r7, #12]

	dieptsiz.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->dieptsiz);
 80163b6:	68fa      	ldr	r2, [r7, #12]
 80163b8:	683b      	ldr	r3, [r7, #0]
 80163ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80163be:	18d3      	adds	r3, r2, r3
 80163c0:	685b      	ldr	r3, [r3, #4]
 80163c2:	f103 0310 	add.w	r3, r3, #16
 80163c6:	4618      	mov	r0, r3
 80163c8:	f7f1 fc3c 	bl	8007c44 <DWC_READ_REG32>
 80163cc:	4603      	mov	r3, r0
 80163ce:	60bb      	str	r3, [r7, #8]
		    " stopped=%d\n", ep->dwc_ep.xfer_buff,
		    ep->dwc_ep.xfer_count, ep->dwc_ep.xfer_len, ep->stopped);
	/*
	 * If xfersize is 0 and pktcnt in not 0, resend the last packet.
	 */
	if (dieptsiz.b.pktcnt && dieptsiz.b.xfersize == 0 &&
 80163d0:	897a      	ldrh	r2, [r7, #10]
 80163d2:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 80163d6:	4013      	ands	r3, r2
 80163d8:	b29b      	uxth	r3, r3
 80163da:	2b00      	cmp	r3, #0
 80163dc:	d069      	beq.n	80164b2 <restart_transfer+0x122>
 80163de:	68bb      	ldr	r3, [r7, #8]
 80163e0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80163e4:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 80163e8:	2b00      	cmp	r3, #0
 80163ea:	d162      	bne.n	80164b2 <restart_transfer+0x122>
	    ep->dwc_ep.start_xfer_buff != 0) {
 80163ec:	697b      	ldr	r3, [r7, #20]
 80163ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
		    " stopped=%d\n", ep->dwc_ep.xfer_buff,
		    ep->dwc_ep.xfer_count, ep->dwc_ep.xfer_len, ep->stopped);
	/*
	 * If xfersize is 0 and pktcnt in not 0, resend the last packet.
	 */
	if (dieptsiz.b.pktcnt && dieptsiz.b.xfersize == 0 &&
 80163f0:	2b00      	cmp	r3, #0
 80163f2:	d05e      	beq.n	80164b2 <restart_transfer+0x122>
	    ep->dwc_ep.start_xfer_buff != 0) {
		if (ep->dwc_ep.total_len <= ep->dwc_ep.maxpacket) {
 80163f4:	697b      	ldr	r3, [r7, #20]
 80163f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80163f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80163fc:	461a      	mov	r2, r3
 80163fe:	697b      	ldr	r3, [r7, #20]
 8016400:	8a5b      	ldrh	r3, [r3, #18]
 8016402:	f3c3 038a 	ubfx	r3, r3, #2, #11
 8016406:	b29b      	uxth	r3, r3
 8016408:	429a      	cmp	r2, r3
 801640a:	dc12      	bgt.n	8016432 <restart_transfer+0xa2>
			ep->dwc_ep.xfer_count = 0;
 801640c:	697a      	ldr	r2, [r7, #20]
 801640e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8016410:	f36f 0312 	bfc	r3, #0, #19
 8016414:	6313      	str	r3, [r2, #48]	; 0x30
			ep->dwc_ep.xfer_buff = ep->dwc_ep.start_xfer_buff;
 8016416:	697b      	ldr	r3, [r7, #20]
 8016418:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801641a:	697b      	ldr	r3, [r7, #20]
 801641c:	629a      	str	r2, [r3, #40]	; 0x28
			ep->dwc_ep.xfer_len = ep->dwc_ep.xfer_count;
 801641e:	697b      	ldr	r3, [r7, #20]
 8016420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016422:	f3c3 0112 	ubfx	r1, r3, #0, #19
 8016426:	697a      	ldr	r2, [r7, #20]
 8016428:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 801642a:	f361 0312 	bfi	r3, r1, #0, #19
 801642e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8016430:	e028      	b.n	8016484 <restart_transfer+0xf4>
		} else {
			ep->dwc_ep.xfer_count -= ep->dwc_ep.maxpacket;
 8016432:	697b      	ldr	r3, [r7, #20]
 8016434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016436:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801643a:	461a      	mov	r2, r3
 801643c:	697b      	ldr	r3, [r7, #20]
 801643e:	8a5b      	ldrh	r3, [r3, #18]
 8016440:	f3c3 038a 	ubfx	r3, r3, #2, #11
 8016444:	b29b      	uxth	r3, r3
 8016446:	1ad3      	subs	r3, r2, r3
 8016448:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 801644c:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 8016450:	6979      	ldr	r1, [r7, #20]
 8016452:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8016454:	f362 0312 	bfi	r3, r2, #0, #19
 8016458:	630b      	str	r3, [r1, #48]	; 0x30
			/* convert packet size to dwords. */
			ep->dwc_ep.xfer_buff -= ep->dwc_ep.maxpacket;
 801645a:	697b      	ldr	r3, [r7, #20]
 801645c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801645e:	697b      	ldr	r3, [r7, #20]
 8016460:	8a5b      	ldrh	r3, [r3, #18]
 8016462:	f3c3 038a 	ubfx	r3, r3, #2, #11
 8016466:	b29b      	uxth	r3, r3
 8016468:	f1c3 0300 	rsb	r3, r3, #0
 801646c:	18d2      	adds	r2, r2, r3
 801646e:	697b      	ldr	r3, [r7, #20]
 8016470:	629a      	str	r2, [r3, #40]	; 0x28
			ep->dwc_ep.xfer_len = ep->dwc_ep.xfer_count;
 8016472:	697b      	ldr	r3, [r7, #20]
 8016474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016476:	f3c3 0112 	ubfx	r1, r3, #0, #19
 801647a:	697a      	ldr	r2, [r7, #20]
 801647c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 801647e:	f361 0312 	bfi	r3, r1, #0, #19
 8016482:	62d3      	str	r3, [r2, #44]	; 0x2c
		}
		ep->stopped = 0;
 8016484:	697a      	ldr	r2, [r7, #20]
 8016486:	7b13      	ldrb	r3, [r2, #12]
 8016488:	f36f 0300 	bfc	r3, #0, #1
 801648c:	7313      	strb	r3, [r2, #12]
		DWC_DEBUGPL(DBG_PCD, "xfer_buff=%p xfer_count=%0x "
			    "xfer_len=%0x stopped=%d\n",
			    ep->dwc_ep.xfer_buff,
			    ep->dwc_ep.xfer_count, ep->dwc_ep.xfer_len,
			    ep->stopped);
		if (epnum == 0) {
 801648e:	683b      	ldr	r3, [r7, #0]
 8016490:	2b00      	cmp	r3, #0
 8016492:	d107      	bne.n	80164a4 <restart_transfer+0x114>
			dwc_otg_ep0_start_transfer(core_if, &ep->dwc_ep);
 8016494:	697b      	ldr	r3, [r7, #20]
 8016496:	f103 0310 	add.w	r3, r3, #16
 801649a:	6938      	ldr	r0, [r7, #16]
 801649c:	4619      	mov	r1, r3
 801649e:	f7f7 f927 	bl	800d6f0 <dwc_otg_ep0_start_transfer>
 80164a2:	e006      	b.n	80164b2 <restart_transfer+0x122>
		} else {
			dwc_otg_ep_start_transfer(core_if, &ep->dwc_ep);
 80164a4:	697b      	ldr	r3, [r7, #20]
 80164a6:	f103 0310 	add.w	r3, r3, #16
 80164aa:	6938      	ldr	r0, [r7, #16]
 80164ac:	4619      	mov	r1, r3
 80164ae:	f7f6 fdef 	bl	800d090 <dwc_otg_ep_start_transfer>
		}
	}
}
 80164b2:	f107 0718 	add.w	r7, r7, #24
 80164b6:	46bd      	mov	sp, r7
 80164b8:	bd80      	pop	{r7, pc}
 80164ba:	bf00      	nop

080164bc <handle_in_ep_disable_intr>:
/**
 * handle the IN EP disable interrupt.
 */
static inline void handle_in_ep_disable_intr(dwc_otg_pcd_t * pcd,
					     const uint32_t epnum)
{
 80164bc:	b580      	push	{r7, lr}
 80164be:	b088      	sub	sp, #32
 80164c0:	af00      	add	r7, sp, #0
 80164c2:	6078      	str	r0, [r7, #4]
 80164c4:	6039      	str	r1, [r7, #0]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 80164c6:	687b      	ldr	r3, [r7, #4]
 80164c8:	689b      	ldr	r3, [r3, #8]
 80164ca:	61fb      	str	r3, [r7, #28]
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 80164cc:	69fb      	ldr	r3, [r7, #28]
 80164ce:	689b      	ldr	r3, [r3, #8]
 80164d0:	61bb      	str	r3, [r7, #24]
	deptsiz_data_t dieptsiz = {.d32 = 0 };
 80164d2:	f04f 0300 	mov.w	r3, #0
 80164d6:	60fb      	str	r3, [r7, #12]
	dctl_data_t dctl = {.d32 = 0 };
 80164d8:	f04f 0300 	mov.w	r3, #0
 80164dc:	60bb      	str	r3, [r7, #8]
	dwc_otg_pcd_ep_t *ep;
	dwc_ep_t *dwc_ep;

	ep = get_in_ep(pcd, epnum);
 80164de:	6878      	ldr	r0, [r7, #4]
 80164e0:	6839      	ldr	r1, [r7, #0]
 80164e2:	f7fd fd29 	bl	8013f38 <get_in_ep>
 80164e6:	6178      	str	r0, [r7, #20]
	dwc_ep = &ep->dwc_ep;
 80164e8:	697b      	ldr	r3, [r7, #20]
 80164ea:	f103 0310 	add.w	r3, r3, #16
 80164ee:	613b      	str	r3, [r7, #16]

	if (dwc_ep->type == DWC_OTG_EP_TYPE_ISOC) {
 80164f0:	693b      	ldr	r3, [r7, #16]
 80164f2:	785b      	ldrb	r3, [r3, #1]
 80164f4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80164f8:	b2db      	uxtb	r3, r3
 80164fa:	2b40      	cmp	r3, #64	; 0x40
 80164fc:	d109      	bne.n	8016512 <handle_in_ep_disable_intr+0x56>
		dwc_otg_flush_tx_fifo(core_if, dwc_ep->tx_fifo_num);
 80164fe:	693b      	ldr	r3, [r7, #16]
 8016500:	785b      	ldrb	r3, [r3, #1]
 8016502:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8016506:	b2db      	uxtb	r3, r3
 8016508:	69f8      	ldr	r0, [r7, #28]
 801650a:	4619      	mov	r1, r3
 801650c:	f7f7 fe18 	bl	800e140 <dwc_otg_flush_tx_fifo>
 8016510:	e053      	b.n	80165ba <handle_in_ep_disable_intr+0xfe>
		return;
	}

	DWC_DEBUGPL(DBG_PCD, "diepctl%d=%0x\n", epnum,
		    DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->diepctl));
	dieptsiz.d32 = DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->dieptsiz);
 8016512:	69ba      	ldr	r2, [r7, #24]
 8016514:	683b      	ldr	r3, [r7, #0]
 8016516:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801651a:	18d3      	adds	r3, r2, r3
 801651c:	685b      	ldr	r3, [r3, #4]
 801651e:	f103 0310 	add.w	r3, r3, #16
 8016522:	4618      	mov	r0, r3
 8016524:	f7f1 fb8e 	bl	8007c44 <DWC_READ_REG32>
 8016528:	4603      	mov	r3, r0
 801652a:	60fb      	str	r3, [r7, #12]

	DWC_DEBUGPL(DBG_ANY, "pktcnt=%d size=%d\n",
		    dieptsiz.b.pktcnt, dieptsiz.b.xfersize);

	if (ep->stopped) {
 801652c:	697b      	ldr	r3, [r7, #20]
 801652e:	7b1b      	ldrb	r3, [r3, #12]
 8016530:	f003 0301 	and.w	r3, r3, #1
 8016534:	b2db      	uxtb	r3, r3
 8016536:	2b00      	cmp	r3, #0
 8016538:	d02d      	beq.n	8016596 <handle_in_ep_disable_intr+0xda>
		/* Flush the Tx FIFO */
		dwc_otg_flush_tx_fifo(core_if, dwc_ep->tx_fifo_num);
 801653a:	693b      	ldr	r3, [r7, #16]
 801653c:	785b      	ldrb	r3, [r3, #1]
 801653e:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8016542:	b2db      	uxtb	r3, r3
 8016544:	69f8      	ldr	r0, [r7, #28]
 8016546:	4619      	mov	r1, r3
 8016548:	f7f7 fdfa 	bl	800e140 <dwc_otg_flush_tx_fifo>
		/* Clear the Global IN NP NAK */
		dctl.d32 = 0;
 801654c:	f04f 0300 	mov.w	r3, #0
 8016550:	60bb      	str	r3, [r7, #8]
		dctl.b.cgnpinnak = 1;
 8016552:	68bb      	ldr	r3, [r7, #8]
 8016554:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8016558:	60bb      	str	r3, [r7, #8]
		DWC_MODIFY_REG32(&dev_if->dev_global_regs->dctl, dctl.d32, 0);
 801655a:	69bb      	ldr	r3, [r7, #24]
 801655c:	681b      	ldr	r3, [r3, #0]
 801655e:	f103 0204 	add.w	r2, r3, #4
 8016562:	68bb      	ldr	r3, [r7, #8]
 8016564:	4610      	mov	r0, r2
 8016566:	4619      	mov	r1, r3
 8016568:	f04f 0200 	mov.w	r2, #0
 801656c:	f7f1 fb84 	bl	8007c78 <DWC_MODIFY_REG32>
		/* Restart the transaction */
		if (dieptsiz.b.pktcnt != 0 || dieptsiz.b.xfersize != 0) {
 8016570:	89fa      	ldrh	r2, [r7, #14]
 8016572:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 8016576:	4013      	ands	r3, r2
 8016578:	b29b      	uxth	r3, r3
 801657a:	2b00      	cmp	r3, #0
 801657c:	d106      	bne.n	801658c <handle_in_ep_disable_intr+0xd0>
 801657e:	68fb      	ldr	r3, [r7, #12]
 8016580:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8016584:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 8016588:	2b00      	cmp	r3, #0
 801658a:	d016      	beq.n	80165ba <handle_in_ep_disable_intr+0xfe>
			restart_transfer(pcd, epnum);
 801658c:	6878      	ldr	r0, [r7, #4]
 801658e:	6839      	ldr	r1, [r7, #0]
 8016590:	f7ff fefe 	bl	8016390 <restart_transfer>
 8016594:	e011      	b.n	80165ba <handle_in_ep_disable_intr+0xfe>
		}
	} else {
		/* Restart the transaction */
		if (dieptsiz.b.pktcnt != 0 || dieptsiz.b.xfersize != 0) {
 8016596:	89fa      	ldrh	r2, [r7, #14]
 8016598:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 801659c:	4013      	ands	r3, r2
 801659e:	b29b      	uxth	r3, r3
 80165a0:	2b00      	cmp	r3, #0
 80165a2:	d106      	bne.n	80165b2 <handle_in_ep_disable_intr+0xf6>
 80165a4:	68fb      	ldr	r3, [r7, #12]
 80165a6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80165aa:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 80165ae:	2b00      	cmp	r3, #0
 80165b0:	d003      	beq.n	80165ba <handle_in_ep_disable_intr+0xfe>
			restart_transfer(pcd, epnum);
 80165b2:	6878      	ldr	r0, [r7, #4]
 80165b4:	6839      	ldr	r1, [r7, #0]
 80165b6:	f7ff feeb 	bl	8016390 <restart_transfer>
		}
		DWC_DEBUGPL(DBG_ANY, "STOPPED!!!\n");
	}
}
 80165ba:	f107 0720 	add.w	r7, r7, #32
 80165be:	46bd      	mov	sp, r7
 80165c0:	bd80      	pop	{r7, pc}
 80165c2:	bf00      	nop

080165c4 <handle_in_ep_timeout_intr>:
/**
 * Handler for the IN EP timeout handshake interrupt.
 */
static inline void handle_in_ep_timeout_intr(dwc_otg_pcd_t * pcd,
					     const uint32_t epnum)
{
 80165c4:	b580      	push	{r7, lr}
 80165c6:	b088      	sub	sp, #32
 80165c8:	af00      	add	r7, sp, #0
 80165ca:	6078      	str	r0, [r7, #4]
 80165cc:	6039      	str	r1, [r7, #0]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 80165ce:	687b      	ldr	r3, [r7, #4]
 80165d0:	689b      	ldr	r3, [r3, #8]
 80165d2:	61fb      	str	r3, [r7, #28]
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 80165d4:	69fb      	ldr	r3, [r7, #28]
 80165d6:	689b      	ldr	r3, [r3, #8]
 80165d8:	61bb      	str	r3, [r7, #24]

#ifdef DEBUG
	deptsiz_data_t dieptsiz = {.d32 = 0 };
	uint32_t num = 0;
#endif
	dctl_data_t dctl = {.d32 = 0 };
 80165da:	f04f 0300 	mov.w	r3, #0
 80165de:	613b      	str	r3, [r7, #16]
	dwc_otg_pcd_ep_t *ep;

	gintmsk_data_t intr_mask = {.d32 = 0 };
 80165e0:	f04f 0300 	mov.w	r3, #0
 80165e4:	60fb      	str	r3, [r7, #12]

	ep = get_in_ep(pcd, epnum);
 80165e6:	6878      	ldr	r0, [r7, #4]
 80165e8:	6839      	ldr	r1, [r7, #0]
 80165ea:	f7fd fca5 	bl	8013f38 <get_in_ep>
 80165ee:	6178      	str	r0, [r7, #20]

	/* Disable the NP Tx Fifo Empty Interrrupt */
	if (!core_if->dma_enable) {
 80165f0:	69fb      	ldr	r3, [r7, #28]
 80165f2:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80165f6:	2b00      	cmp	r3, #0
 80165f8:	d10e      	bne.n	8016618 <handle_in_ep_timeout_intr+0x54>
		intr_mask.b.nptxfempty = 1;
 80165fa:	68fb      	ldr	r3, [r7, #12]
 80165fc:	f043 0320 	orr.w	r3, r3, #32
 8016600:	60fb      	str	r3, [r7, #12]
		DWC_MODIFY_REG32(&core_if->core_global_regs->gintmsk,
 8016602:	69fb      	ldr	r3, [r7, #28]
 8016604:	685b      	ldr	r3, [r3, #4]
 8016606:	f103 0218 	add.w	r2, r3, #24
 801660a:	68fb      	ldr	r3, [r7, #12]
 801660c:	4610      	mov	r0, r2
 801660e:	4619      	mov	r1, r3
 8016610:	f04f 0200 	mov.w	r2, #0
 8016614:	f7f1 fb30 	bl	8007c78 <DWC_MODIFY_REG32>
	 * Implement for Periodic EPs */
	/*
	 * Non-periodic EP
	 */
	/* Enable the Global IN NAK Effective Interrupt */
	intr_mask.b.ginnakeff = 1;
 8016618:	68fb      	ldr	r3, [r7, #12]
 801661a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801661e:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&core_if->core_global_regs->gintmsk, 0, intr_mask.d32);
 8016620:	69fb      	ldr	r3, [r7, #28]
 8016622:	685b      	ldr	r3, [r3, #4]
 8016624:	f103 0218 	add.w	r2, r3, #24
 8016628:	68fb      	ldr	r3, [r7, #12]
 801662a:	4610      	mov	r0, r2
 801662c:	f04f 0100 	mov.w	r1, #0
 8016630:	461a      	mov	r2, r3
 8016632:	f7f1 fb21 	bl	8007c78 <DWC_MODIFY_REG32>

	/* Set Global IN NAK */
	dctl.b.sgnpinnak = 1;
 8016636:	693b      	ldr	r3, [r7, #16]
 8016638:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801663c:	613b      	str	r3, [r7, #16]
	DWC_MODIFY_REG32(&dev_if->dev_global_regs->dctl, dctl.d32, dctl.d32);
 801663e:	69bb      	ldr	r3, [r7, #24]
 8016640:	681b      	ldr	r3, [r3, #0]
 8016642:	f103 0104 	add.w	r1, r3, #4
 8016646:	693a      	ldr	r2, [r7, #16]
 8016648:	693b      	ldr	r3, [r7, #16]
 801664a:	4608      	mov	r0, r1
 801664c:	4611      	mov	r1, r2
 801664e:	461a      	mov	r2, r3
 8016650:	f7f1 fb12 	bl	8007c78 <DWC_MODIFY_REG32>

	ep->stopped = 1;
 8016654:	697a      	ldr	r2, [r7, #20]
 8016656:	7b13      	ldrb	r3, [r2, #12]
 8016658:	f043 0301 	orr.w	r3, r3, #1
 801665c:	7313      	strb	r3, [r2, #12]
	DWC_MODIFY_REG32(&dev_if->in_ep_regs[num]->diepctl, diepctl.d32,
			 diepctl.d32);
	ep->disabling = 1;
	ep->stopped = 1;
#endif
}
 801665e:	f107 0720 	add.w	r7, r7, #32
 8016662:	46bd      	mov	sp, r7
 8016664:	bd80      	pop	{r7, pc}
 8016666:	bf00      	nop

08016668 <handle_in_ep_nak_intr>:
/**
 * Handler for the IN EP NAK interrupt.
 */
static inline int32_t handle_in_ep_nak_intr(dwc_otg_pcd_t * pcd,
					    const uint32_t epnum)
{
 8016668:	b580      	push	{r7, lr}
 801666a:	b084      	sub	sp, #16
 801666c:	af00      	add	r7, sp, #0
 801666e:	6078      	str	r0, [r7, #4]
 8016670:	6039      	str	r1, [r7, #0]
	/** @todo implement ISR */
	dwc_otg_core_if_t *core_if;
	diepmsk_data_t intr_mask = {.d32 = 0 };
 8016672:	f04f 0300 	mov.w	r3, #0
 8016676:	60bb      	str	r3, [r7, #8]

	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n", "IN EP NAK");
	core_if = GET_CORE_IF(pcd);
 8016678:	687b      	ldr	r3, [r7, #4]
 801667a:	689b      	ldr	r3, [r3, #8]
 801667c:	60fb      	str	r3, [r7, #12]
	intr_mask.b.nak = 1;
 801667e:	68bb      	ldr	r3, [r7, #8]
 8016680:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8016684:	60bb      	str	r3, [r7, #8]

	if (core_if->multiproc_int_enable) {
 8016686:	68fb      	ldr	r3, [r7, #12]
 8016688:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 801668c:	2b00      	cmp	r3, #0
 801668e:	d010      	beq.n	80166b2 <handle_in_ep_nak_intr+0x4a>
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->
 8016690:	68fb      	ldr	r3, [r7, #12]
 8016692:	689b      	ldr	r3, [r3, #8]
 8016694:	681a      	ldr	r2, [r3, #0]
 8016696:	683b      	ldr	r3, [r7, #0]
 8016698:	f103 0310 	add.w	r3, r3, #16
 801669c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80166a0:	18d2      	adds	r2, r2, r3
 80166a2:	68bb      	ldr	r3, [r7, #8]
 80166a4:	4610      	mov	r0, r2
 80166a6:	4619      	mov	r1, r3
 80166a8:	f04f 0200 	mov.w	r2, #0
 80166ac:	f7f1 fae4 	bl	8007c78 <DWC_MODIFY_REG32>
 80166b0:	e00b      	b.n	80166ca <handle_in_ep_nak_intr+0x62>
				 diepeachintmsk[epnum], intr_mask.d32, 0);
	} else {
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->diepmsk,
 80166b2:	68fb      	ldr	r3, [r7, #12]
 80166b4:	689b      	ldr	r3, [r3, #8]
 80166b6:	681b      	ldr	r3, [r3, #0]
 80166b8:	f103 0210 	add.w	r2, r3, #16
 80166bc:	68bb      	ldr	r3, [r7, #8]
 80166be:	4610      	mov	r0, r2
 80166c0:	4619      	mov	r1, r3
 80166c2:	f04f 0200 	mov.w	r2, #0
 80166c6:	f7f1 fad7 	bl	8007c78 <DWC_MODIFY_REG32>
				 intr_mask.d32, 0);
	}

	return 1;
 80166ca:	f04f 0301 	mov.w	r3, #1
}
 80166ce:	4618      	mov	r0, r3
 80166d0:	f107 0710 	add.w	r7, r7, #16
 80166d4:	46bd      	mov	sp, r7
 80166d6:	bd80      	pop	{r7, pc}

080166d8 <handle_out_ep_babble_intr>:
/**
 * Handler for the OUT EP Babble interrupt.
 */
static inline int32_t handle_out_ep_babble_intr(dwc_otg_pcd_t * pcd,
						const uint32_t epnum)
{
 80166d8:	b580      	push	{r7, lr}
 80166da:	b084      	sub	sp, #16
 80166dc:	af00      	add	r7, sp, #0
 80166de:	6078      	str	r0, [r7, #4]
 80166e0:	6039      	str	r1, [r7, #0]
	/** @todo implement ISR */
	dwc_otg_core_if_t *core_if;
	doepmsk_data_t intr_mask = {.d32 = 0 };
 80166e2:	f04f 0300 	mov.w	r3, #0
 80166e6:	60bb      	str	r3, [r7, #8]

	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n",
		   "OUT EP Babble");
	core_if = GET_CORE_IF(pcd);
 80166e8:	687b      	ldr	r3, [r7, #4]
 80166ea:	689b      	ldr	r3, [r3, #8]
 80166ec:	60fb      	str	r3, [r7, #12]
	intr_mask.b.babble = 1;
 80166ee:	68bb      	ldr	r3, [r7, #8]
 80166f0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80166f4:	60bb      	str	r3, [r7, #8]

	if (core_if->multiproc_int_enable) {
 80166f6:	68fb      	ldr	r3, [r7, #12]
 80166f8:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80166fc:	2b00      	cmp	r3, #0
 80166fe:	d010      	beq.n	8016722 <handle_out_ep_babble_intr+0x4a>
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->
 8016700:	68fb      	ldr	r3, [r7, #12]
 8016702:	689b      	ldr	r3, [r3, #8]
 8016704:	681a      	ldr	r2, [r3, #0]
 8016706:	683b      	ldr	r3, [r7, #0]
 8016708:	f103 0318 	add.w	r3, r3, #24
 801670c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016710:	18d2      	adds	r2, r2, r3
 8016712:	68bb      	ldr	r3, [r7, #8]
 8016714:	4610      	mov	r0, r2
 8016716:	4619      	mov	r1, r3
 8016718:	f04f 0200 	mov.w	r2, #0
 801671c:	f7f1 faac 	bl	8007c78 <DWC_MODIFY_REG32>
 8016720:	e00b      	b.n	801673a <handle_out_ep_babble_intr+0x62>
				 doepeachintmsk[epnum], intr_mask.d32, 0);
	} else {
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->doepmsk,
 8016722:	68fb      	ldr	r3, [r7, #12]
 8016724:	689b      	ldr	r3, [r3, #8]
 8016726:	681b      	ldr	r3, [r3, #0]
 8016728:	f103 0214 	add.w	r2, r3, #20
 801672c:	68bb      	ldr	r3, [r7, #8]
 801672e:	4610      	mov	r0, r2
 8016730:	4619      	mov	r1, r3
 8016732:	f04f 0200 	mov.w	r2, #0
 8016736:	f7f1 fa9f 	bl	8007c78 <DWC_MODIFY_REG32>
				 intr_mask.d32, 0);
	}

	return 1;
 801673a:	f04f 0301 	mov.w	r3, #1
}
 801673e:	4618      	mov	r0, r3
 8016740:	f107 0710 	add.w	r7, r7, #16
 8016744:	46bd      	mov	sp, r7
 8016746:	bd80      	pop	{r7, pc}

08016748 <handle_out_ep_nak_intr>:
/**
 * Handler for the OUT EP NAK interrupt.
 */
static inline int32_t handle_out_ep_nak_intr(dwc_otg_pcd_t * pcd,
					     const uint32_t epnum)
{
 8016748:	b580      	push	{r7, lr}
 801674a:	b084      	sub	sp, #16
 801674c:	af00      	add	r7, sp, #0
 801674e:	6078      	str	r0, [r7, #4]
 8016750:	6039      	str	r1, [r7, #0]
	/** @todo implement ISR */
	dwc_otg_core_if_t *core_if;
	doepmsk_data_t intr_mask = {.d32 = 0 };
 8016752:	f04f 0300 	mov.w	r3, #0
 8016756:	60bb      	str	r3, [r7, #8]

	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n", "OUT EP NAK");
	core_if = GET_CORE_IF(pcd);
 8016758:	687b      	ldr	r3, [r7, #4]
 801675a:	689b      	ldr	r3, [r3, #8]
 801675c:	60fb      	str	r3, [r7, #12]
	intr_mask.b.nak = 1;
 801675e:	68bb      	ldr	r3, [r7, #8]
 8016760:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8016764:	60bb      	str	r3, [r7, #8]

	if (core_if->multiproc_int_enable) {
 8016766:	68fb      	ldr	r3, [r7, #12]
 8016768:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 801676c:	2b00      	cmp	r3, #0
 801676e:	d010      	beq.n	8016792 <handle_out_ep_nak_intr+0x4a>
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->
 8016770:	68fb      	ldr	r3, [r7, #12]
 8016772:	689b      	ldr	r3, [r3, #8]
 8016774:	681a      	ldr	r2, [r3, #0]
 8016776:	683b      	ldr	r3, [r7, #0]
 8016778:	f103 0318 	add.w	r3, r3, #24
 801677c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016780:	18d2      	adds	r2, r2, r3
 8016782:	68bb      	ldr	r3, [r7, #8]
 8016784:	4610      	mov	r0, r2
 8016786:	4619      	mov	r1, r3
 8016788:	f04f 0200 	mov.w	r2, #0
 801678c:	f7f1 fa74 	bl	8007c78 <DWC_MODIFY_REG32>
 8016790:	e00b      	b.n	80167aa <handle_out_ep_nak_intr+0x62>
				 doepeachintmsk[epnum], intr_mask.d32, 0);
	} else {
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->doepmsk,
 8016792:	68fb      	ldr	r3, [r7, #12]
 8016794:	689b      	ldr	r3, [r3, #8]
 8016796:	681b      	ldr	r3, [r3, #0]
 8016798:	f103 0214 	add.w	r2, r3, #20
 801679c:	68bb      	ldr	r3, [r7, #8]
 801679e:	4610      	mov	r0, r2
 80167a0:	4619      	mov	r1, r3
 80167a2:	f04f 0200 	mov.w	r2, #0
 80167a6:	f7f1 fa67 	bl	8007c78 <DWC_MODIFY_REG32>
				 intr_mask.d32, 0);
	}

	return 1;
 80167aa:	f04f 0301 	mov.w	r3, #1
}
 80167ae:	4618      	mov	r0, r3
 80167b0:	f107 0710 	add.w	r7, r7, #16
 80167b4:	46bd      	mov	sp, r7
 80167b6:	bd80      	pop	{r7, pc}

080167b8 <handle_out_ep_nyet_intr>:
/**
 * Handler for the OUT EP NYET interrupt.
 */
static inline int32_t handle_out_ep_nyet_intr(dwc_otg_pcd_t * pcd,
					      const uint32_t epnum)
{
 80167b8:	b580      	push	{r7, lr}
 80167ba:	b084      	sub	sp, #16
 80167bc:	af00      	add	r7, sp, #0
 80167be:	6078      	str	r0, [r7, #4]
 80167c0:	6039      	str	r1, [r7, #0]
	/** @todo implement ISR */
	dwc_otg_core_if_t *core_if;
	doepmsk_data_t intr_mask = {.d32 = 0 };
 80167c2:	f04f 0300 	mov.w	r3, #0
 80167c6:	60bb      	str	r3, [r7, #8]

	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n", "OUT EP NYET");
	core_if = GET_CORE_IF(pcd);
 80167c8:	687b      	ldr	r3, [r7, #4]
 80167ca:	689b      	ldr	r3, [r3, #8]
 80167cc:	60fb      	str	r3, [r7, #12]
	intr_mask.b.nyet = 1;
 80167ce:	68bb      	ldr	r3, [r7, #8]
 80167d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80167d4:	60bb      	str	r3, [r7, #8]

	if (core_if->multiproc_int_enable) {
 80167d6:	68fb      	ldr	r3, [r7, #12]
 80167d8:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80167dc:	2b00      	cmp	r3, #0
 80167de:	d010      	beq.n	8016802 <handle_out_ep_nyet_intr+0x4a>
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->
 80167e0:	68fb      	ldr	r3, [r7, #12]
 80167e2:	689b      	ldr	r3, [r3, #8]
 80167e4:	681a      	ldr	r2, [r3, #0]
 80167e6:	683b      	ldr	r3, [r7, #0]
 80167e8:	f103 0318 	add.w	r3, r3, #24
 80167ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80167f0:	18d2      	adds	r2, r2, r3
 80167f2:	68bb      	ldr	r3, [r7, #8]
 80167f4:	4610      	mov	r0, r2
 80167f6:	4619      	mov	r1, r3
 80167f8:	f04f 0200 	mov.w	r2, #0
 80167fc:	f7f1 fa3c 	bl	8007c78 <DWC_MODIFY_REG32>
 8016800:	e00b      	b.n	801681a <handle_out_ep_nyet_intr+0x62>
				 doepeachintmsk[epnum], intr_mask.d32, 0);
	} else {
		DWC_MODIFY_REG32(&core_if->dev_if->dev_global_regs->doepmsk,
 8016802:	68fb      	ldr	r3, [r7, #12]
 8016804:	689b      	ldr	r3, [r3, #8]
 8016806:	681b      	ldr	r3, [r3, #0]
 8016808:	f103 0214 	add.w	r2, r3, #20
 801680c:	68bb      	ldr	r3, [r7, #8]
 801680e:	4610      	mov	r0, r2
 8016810:	4619      	mov	r1, r3
 8016812:	f04f 0200 	mov.w	r2, #0
 8016816:	f7f1 fa2f 	bl	8007c78 <DWC_MODIFY_REG32>
				 intr_mask.d32, 0);
	}

	return 1;
 801681a:	f04f 0301 	mov.w	r3, #1
}
 801681e:	4618      	mov	r0, r3
 8016820:	f107 0710 	add.w	r7, r7, #16
 8016824:	46bd      	mov	sp, r7
 8016826:	bd80      	pop	{r7, pc}

08016828 <dwc_otg_pcd_handle_in_ep_intr>:
 *		FIFO.
 * -#	If "IN Token EP Mismatch" (disable, this is handled by EP
 *		Mismatch Interrupt)
 */
static int32_t dwc_otg_pcd_handle_in_ep_intr(dwc_otg_pcd_t * pcd)
{
 8016828:	b580      	push	{r7, lr}
 801682a:	b098      	sub	sp, #96	; 0x60
 801682c:	af00      	add	r7, sp, #0
 801682e:	6078      	str	r0, [r7, #4]
		diepint.b.__intr = 1; \
		DWC_WRITE_REG32(&__core_if->dev_if->in_ep_regs[__epnum]->diepint, \
		diepint.d32); \
} while (0)

	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8016830:	687b      	ldr	r3, [r7, #4]
 8016832:	689b      	ldr	r3, [r3, #8]
 8016834:	657b      	str	r3, [r7, #84]	; 0x54
	dwc_otg_dev_if_t *dev_if = core_if->dev_if;
 8016836:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016838:	689b      	ldr	r3, [r3, #8]
 801683a:	653b      	str	r3, [r7, #80]	; 0x50
	diepint_data_t diepint = {.d32 = 0 };
 801683c:	f04f 0300 	mov.w	r3, #0
 8016840:	643b      	str	r3, [r7, #64]	; 0x40
	depctl_data_t depctl = {.d32 = 0 };
 8016842:	f04f 0300 	mov.w	r3, #0
 8016846:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t ep_intr;
	uint32_t epnum = 0;
 8016848:	f04f 0300 	mov.w	r3, #0
 801684c:	65bb      	str	r3, [r7, #88]	; 0x58
	dwc_otg_pcd_ep_t *ep;
	dwc_ep_t *dwc_ep;
	gintmsk_data_t intr_mask = {.d32 = 0 };
 801684e:	f04f 0300 	mov.w	r3, #0
 8016852:	63bb      	str	r3, [r7, #56]	; 0x38

	DWC_DEBUGPL(DBG_PCDV, "%s(%p)\n", __func__, pcd);

	/* Read in the device interrupt bits */
	ep_intr = dwc_otg_read_dev_all_in_ep_intr(core_if);
 8016854:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8016856:	f7fd f9f7 	bl	8013c48 <dwc_otg_read_dev_all_in_ep_intr>
 801685a:	65f8      	str	r0, [r7, #92]	; 0x5c

	/* Service the Device IN interrupts for each endpoint */
	while (ep_intr) {
 801685c:	e20c      	b.n	8016c78 <dwc_otg_pcd_handle_in_ep_intr+0x450>
		if (ep_intr & 0x1) {
 801685e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8016860:	f003 0301 	and.w	r3, r3, #1
 8016864:	2b00      	cmp	r3, #0
 8016866:	f000 81ff 	beq.w	8016c68 <dwc_otg_pcd_handle_in_ep_intr+0x440>
#ifndef USE_IFX_DEV
			uint32_t empty_msk;
#endif
			/* Get EP pointer */
			ep = get_in_ep(pcd, epnum);
 801686a:	6878      	ldr	r0, [r7, #4]
 801686c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801686e:	f7fd fb63 	bl	8013f38 <get_in_ep>
 8016872:	64f8      	str	r0, [r7, #76]	; 0x4c
			dwc_ep = &ep->dwc_ep;
 8016874:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016876:	f103 0310 	add.w	r3, r3, #16
 801687a:	64bb      	str	r3, [r7, #72]	; 0x48

			depctl.d32 =
			    DWC_READ_REG32(&dev_if->in_ep_regs[epnum]->diepctl);
 801687c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801687e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016880:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016884:	18d3      	adds	r3, r2, r3
 8016886:	685b      	ldr	r3, [r3, #4]
 8016888:	4618      	mov	r0, r3
 801688a:	f7f1 f9db 	bl	8007c44 <DWC_READ_REG32>
 801688e:	4603      	mov	r3, r0
#endif
			/* Get EP pointer */
			ep = get_in_ep(pcd, epnum);
			dwc_ep = &ep->dwc_ep;

			depctl.d32 =
 8016890:	63fb      	str	r3, [r7, #60]	; 0x3c
				    "EP%d-%s: type=%d, mps=%d\n",
				    dwc_ep->num, (dwc_ep->is_in ? "IN" : "OUT"),
				    dwc_ep->type, dwc_ep->maxpacket);
#endif
			diepint.d32 =
			    dwc_otg_read_dev_in_ep_intr(core_if, dwc_ep);
 8016892:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8016894:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8016896:	f7fd fa4d 	bl	8013d34 <dwc_otg_read_dev_in_ep_intr>
 801689a:	4603      	mov	r3, r0
			DWC_DEBUGPL(DBG_PCD,
				    "EP%d-%s: type=%d, mps=%d\n",
				    dwc_ep->num, (dwc_ep->is_in ? "IN" : "OUT"),
				    dwc_ep->type, dwc_ep->maxpacket);
#endif
			diepint.d32 =
 801689c:	643b      	str	r3, [r7, #64]	; 0x40

			DWC_DEBUGPL(DBG_PCDV,
				    "EP %d Interrupt Register - 0x%x\n", epnum,
				    diepint.d32);
			/* Transfer complete */
			if (diepint.b.xfercompl) {
 801689e:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80168a2:	f003 0301 	and.w	r3, r3, #1
 80168a6:	b2db      	uxtb	r3, r3
 80168a8:	2b00      	cmp	r3, #0
 80168aa:	d045      	beq.n	8016938 <dwc_otg_pcd_handle_in_ep_intr+0x110>
				/* Disable the NP Tx FIFO Empty
				 * Interrrupt */
				if (core_if->en_multiple_tx_fifo == 0) {
 80168ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80168ae:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 80168b2:	2b00      	cmp	r3, #0
 80168b4:	d10f      	bne.n	80168d6 <dwc_otg_pcd_handle_in_ep_intr+0xae>
					intr_mask.b.nptxfempty = 1;
 80168b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80168b8:	f043 0320 	orr.w	r3, r3, #32
 80168bc:	63bb      	str	r3, [r7, #56]	; 0x38
					DWC_MODIFY_REG32
					    (&core_if->core_global_regs->gintmsk,
 80168be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80168c0:	685b      	ldr	r3, [r3, #4]
 80168c2:	f103 0218 	add.w	r2, r3, #24
 80168c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80168c8:	4610      	mov	r0, r2
 80168ca:	4619      	mov	r1, r3
 80168cc:	f04f 0200 	mov.w	r2, #0
 80168d0:	f7f1 f9d2 	bl	8007c78 <DWC_MODIFY_REG32>
 80168d4:	e011      	b.n	80168fa <dwc_otg_pcd_handle_in_ep_intr+0xd2>
					     intr_mask.d32, 0);
				} else {
					/* Disable the Tx FIFO Empty Interrupt for this EP */
					uint32_t fifoemptymsk =
					    0x1 << dwc_ep->num;
 80168d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80168d8:	781b      	ldrb	r3, [r3, #0]
 80168da:	f04f 0201 	mov.w	r2, #1
 80168de:	fa02 f303 	lsl.w	r3, r2, r3
					DWC_MODIFY_REG32
					    (&core_if->core_global_regs->gintmsk,
					     intr_mask.d32, 0);
				} else {
					/* Disable the Tx FIFO Empty Interrupt for this EP */
					uint32_t fifoemptymsk =
 80168e2:	647b      	str	r3, [r7, #68]	; 0x44
					    0x1 << dwc_ep->num;
					DWC_MODIFY_REG32(&core_if->
 80168e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80168e6:	689b      	ldr	r3, [r3, #8]
							 dev_if->dev_global_regs->dtknqr4_fifoemptymsk,
 80168e8:	681b      	ldr	r3, [r3, #0]
					     intr_mask.d32, 0);
				} else {
					/* Disable the Tx FIFO Empty Interrupt for this EP */
					uint32_t fifoemptymsk =
					    0x1 << dwc_ep->num;
					DWC_MODIFY_REG32(&core_if->
 80168ea:	f103 0334 	add.w	r3, r3, #52	; 0x34
 80168ee:	4618      	mov	r0, r3
 80168f0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80168f2:	f04f 0200 	mov.w	r2, #0
 80168f6:	f7f1 f9bf 	bl	8007c78 <DWC_MODIFY_REG32>
							 dev_if->dev_global_regs->dtknqr4_fifoemptymsk,
							 fifoemptymsk, 0);
				}
				/* Clear the bit in DIEPINTn for this interrupt */
				CLEAR_IN_EP_INTR(core_if, epnum, xfercompl);
 80168fa:	f04f 0300 	mov.w	r3, #0
 80168fe:	637b      	str	r3, [r7, #52]	; 0x34
 8016900:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016902:	f043 0301 	orr.w	r3, r3, #1
 8016906:	637b      	str	r3, [r7, #52]	; 0x34
 8016908:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801690a:	689a      	ldr	r2, [r3, #8]
 801690c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801690e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016912:	18d3      	adds	r3, r2, r3
 8016914:	685b      	ldr	r3, [r3, #4]
 8016916:	f103 0208 	add.w	r2, r3, #8
 801691a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801691c:	4610      	mov	r0, r2
 801691e:	4619      	mov	r1, r3
 8016920:	f7f1 f99c 	bl	8007c5c <DWC_WRITE_REG32>

				/* Complete the transfer */
				if (epnum == 0) {
 8016924:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016926:	2b00      	cmp	r3, #0
 8016928:	d103      	bne.n	8016932 <dwc_otg_pcd_handle_in_ep_intr+0x10a>
					handle_ep0(pcd);
 801692a:	6878      	ldr	r0, [r7, #4]
 801692c:	f7ff fbe6 	bl	80160fc <handle_ep0>
 8016930:	e002      	b.n	8016938 <dwc_otg_pcd_handle_in_ep_intr+0x110>
					if (!ep->stopped)
						complete_xiso_ep(ep);
				}
#endif /* DWC_UTE_PER_IO */
				else {
					complete_ep(ep);
 8016932:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8016934:	f7ff f958 	bl	8015be8 <complete_ep>
				}
			}
			/* Endpoint disable      */
			if (diepint.b.epdisabled) {
 8016938:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 801693c:	f003 0302 	and.w	r3, r3, #2
 8016940:	b2db      	uxtb	r3, r3
 8016942:	2b00      	cmp	r3, #0
 8016944:	d018      	beq.n	8016978 <dwc_otg_pcd_handle_in_ep_intr+0x150>
				DWC_DEBUGPL(DBG_ANY, "EP%d IN disabled\n",
					    epnum);
				handle_in_ep_disable_intr(pcd, epnum);
 8016946:	6878      	ldr	r0, [r7, #4]
 8016948:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801694a:	f7ff fdb7 	bl	80164bc <handle_in_ep_disable_intr>

				/* Clear the bit in DIEPINTn for this interrupt */
				CLEAR_IN_EP_INTR(core_if, epnum, epdisabled);
 801694e:	f04f 0300 	mov.w	r3, #0
 8016952:	633b      	str	r3, [r7, #48]	; 0x30
 8016954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016956:	f043 0302 	orr.w	r3, r3, #2
 801695a:	633b      	str	r3, [r7, #48]	; 0x30
 801695c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801695e:	689a      	ldr	r2, [r3, #8]
 8016960:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016962:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016966:	18d3      	adds	r3, r2, r3
 8016968:	685b      	ldr	r3, [r3, #4]
 801696a:	f103 0208 	add.w	r2, r3, #8
 801696e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016970:	4610      	mov	r0, r2
 8016972:	4619      	mov	r1, r3
 8016974:	f7f1 f972 	bl	8007c5c <DWC_WRITE_REG32>
			}
			/* AHB Error */
			if (diepint.b.ahberr) {
 8016978:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 801697c:	f003 0304 	and.w	r3, r3, #4
 8016980:	b2db      	uxtb	r3, r3
 8016982:	2b00      	cmp	r3, #0
 8016984:	d014      	beq.n	80169b0 <dwc_otg_pcd_handle_in_ep_intr+0x188>
				DWC_ERROR("EP%d IN AHB Error\n", epnum);
				/* Clear the bit in DIEPINTn for this interrupt */
				CLEAR_IN_EP_INTR(core_if, epnum, ahberr);
 8016986:	f04f 0300 	mov.w	r3, #0
 801698a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801698c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801698e:	f043 0304 	orr.w	r3, r3, #4
 8016992:	62fb      	str	r3, [r7, #44]	; 0x2c
 8016994:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016996:	689a      	ldr	r2, [r3, #8]
 8016998:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801699a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801699e:	18d3      	adds	r3, r2, r3
 80169a0:	685b      	ldr	r3, [r3, #4]
 80169a2:	f103 0208 	add.w	r2, r3, #8
 80169a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80169a8:	4610      	mov	r0, r2
 80169aa:	4619      	mov	r1, r3
 80169ac:	f7f1 f956 	bl	8007c5c <DWC_WRITE_REG32>
			}
			/* TimeOUT Handshake (non-ISOC IN EPs) */
			if (diepint.b.timeout) {
 80169b0:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80169b4:	f003 0308 	and.w	r3, r3, #8
 80169b8:	b2db      	uxtb	r3, r3
 80169ba:	2b00      	cmp	r3, #0
 80169bc:	d018      	beq.n	80169f0 <dwc_otg_pcd_handle_in_ep_intr+0x1c8>
				DWC_ERROR("EP%d IN Time-out\n", epnum);
				handle_in_ep_timeout_intr(pcd, epnum);
 80169be:	6878      	ldr	r0, [r7, #4]
 80169c0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80169c2:	f7ff fdff 	bl	80165c4 <handle_in_ep_timeout_intr>

				CLEAR_IN_EP_INTR(core_if, epnum, timeout);
 80169c6:	f04f 0300 	mov.w	r3, #0
 80169ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80169cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80169ce:	f043 0308 	orr.w	r3, r3, #8
 80169d2:	62bb      	str	r3, [r7, #40]	; 0x28
 80169d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80169d6:	689a      	ldr	r2, [r3, #8]
 80169d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80169da:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80169de:	18d3      	adds	r3, r2, r3
 80169e0:	685b      	ldr	r3, [r3, #4]
 80169e2:	f103 0208 	add.w	r2, r3, #8
 80169e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80169e8:	4610      	mov	r0, r2
 80169ea:	4619      	mov	r1, r3
 80169ec:	f7f1 f936 	bl	8007c5c <DWC_WRITE_REG32>
			}
			/** IN Token received with TxF Empty */
			if (diepint.b.intktxfemp) {
 80169f0:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80169f4:	f003 0310 	and.w	r3, r3, #16
 80169f8:	b2db      	uxtb	r3, r3
 80169fa:	2b00      	cmp	r3, #0
 80169fc:	d078      	beq.n	8016af0 <dwc_otg_pcd_handle_in_ep_intr+0x2c8>
				DWC_DEBUGPL(DBG_ANY,
					    "EP%d IN TKN TxFifo Empty\n",
					    epnum);
				if (!ep->stopped && epnum != 0) {
 80169fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016a00:	7b1b      	ldrb	r3, [r3, #12]
 8016a02:	f003 0301 	and.w	r3, r3, #1
 8016a06:	b2db      	uxtb	r3, r3
 8016a08:	2b00      	cmp	r3, #0
 8016a0a:	d12a      	bne.n	8016a62 <dwc_otg_pcd_handle_in_ep_intr+0x23a>
 8016a0c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016a0e:	2b00      	cmp	r3, #0
 8016a10:	d027      	beq.n	8016a62 <dwc_otg_pcd_handle_in_ep_intr+0x23a>

					diepmsk_data_t diepmsk = {.d32 = 0 };
 8016a12:	f04f 0300 	mov.w	r3, #0
 8016a16:	627b      	str	r3, [r7, #36]	; 0x24
					diepmsk.b.intktxfemp = 1;
 8016a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a1a:	f043 0310 	orr.w	r3, r3, #16
 8016a1e:	627b      	str	r3, [r7, #36]	; 0x24

					if (core_if->multiproc_int_enable) {
 8016a20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016a22:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8016a26:	2b00      	cmp	r3, #0
 8016a28:	d00f      	beq.n	8016a4a <dwc_otg_pcd_handle_in_ep_intr+0x222>
						DWC_MODIFY_REG32
						    (&dev_if->dev_global_regs->diepeachintmsk
 8016a2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016a2c:	681a      	ldr	r2, [r3, #0]
 8016a2e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016a30:	f103 0310 	add.w	r3, r3, #16
 8016a34:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016a38:	18d2      	adds	r2, r2, r3
 8016a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a3c:	4610      	mov	r0, r2
 8016a3e:	4619      	mov	r1, r3
 8016a40:	f04f 0200 	mov.w	r2, #0
 8016a44:	f7f1 f918 	bl	8007c78 <DWC_MODIFY_REG32>
			/** IN Token received with TxF Empty */
			if (diepint.b.intktxfemp) {
				DWC_DEBUGPL(DBG_ANY,
					    "EP%d IN TKN TxFifo Empty\n",
					    epnum);
				if (!ep->stopped && epnum != 0) {
 8016a48:	e03d      	b.n	8016ac6 <dwc_otg_pcd_handle_in_ep_intr+0x29e>
						DWC_MODIFY_REG32
						    (&dev_if->dev_global_regs->diepeachintmsk
						     [epnum], diepmsk.d32, 0);
					} else {
						DWC_MODIFY_REG32
						    (&dev_if->dev_global_regs->diepmsk,
 8016a4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016a4c:	681b      	ldr	r3, [r3, #0]
 8016a4e:	f103 0210 	add.w	r2, r3, #16
 8016a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a54:	4610      	mov	r0, r2
 8016a56:	4619      	mov	r1, r3
 8016a58:	f04f 0200 	mov.w	r2, #0
 8016a5c:	f7f1 f90c 	bl	8007c78 <DWC_MODIFY_REG32>
			/** IN Token received with TxF Empty */
			if (diepint.b.intktxfemp) {
				DWC_DEBUGPL(DBG_ANY,
					    "EP%d IN TKN TxFifo Empty\n",
					    epnum);
				if (!ep->stopped && epnum != 0) {
 8016a60:	e031      	b.n	8016ac6 <dwc_otg_pcd_handle_in_ep_intr+0x29e>
					} else {
						DWC_MODIFY_REG32
						    (&dev_if->dev_global_regs->diepmsk,
						     diepmsk.d32, 0);
					}
				} else if (core_if->dma_desc_enable
 8016a62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016a64:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8016a68:	2b00      	cmp	r3, #0
 8016a6a:	d02c      	beq.n	8016ac6 <dwc_otg_pcd_handle_in_ep_intr+0x29e>
					   && epnum == 0
 8016a6c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016a6e:	2b00      	cmp	r3, #0
 8016a70:	d129      	bne.n	8016ac6 <dwc_otg_pcd_handle_in_ep_intr+0x29e>
					   && pcd->ep0state ==
 8016a72:	687b      	ldr	r3, [r7, #4]
 8016a74:	7b1b      	ldrb	r3, [r3, #12]
 8016a76:	2b05      	cmp	r3, #5
 8016a78:	d125      	bne.n	8016ac6 <dwc_otg_pcd_handle_in_ep_intr+0x29e>
					   EP0_OUT_STATUS_PHASE) {
					// EP0 IN set STALL
					depctl.d32 =
					    DWC_READ_REG32(&dev_if->in_ep_regs
 8016a7a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
							   [epnum]->diepctl);
 8016a7c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016a7e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016a82:	18d3      	adds	r3, r2, r3
 8016a84:	685b      	ldr	r3, [r3, #4]
					   && epnum == 0
					   && pcd->ep0state ==
					   EP0_OUT_STATUS_PHASE) {
					// EP0 IN set STALL
					depctl.d32 =
					    DWC_READ_REG32(&dev_if->in_ep_regs
 8016a86:	4618      	mov	r0, r3
 8016a88:	f7f1 f8dc 	bl	8007c44 <DWC_READ_REG32>
 8016a8c:	4603      	mov	r3, r0
				} else if (core_if->dma_desc_enable
					   && epnum == 0
					   && pcd->ep0state ==
					   EP0_OUT_STATUS_PHASE) {
					// EP0 IN set STALL
					depctl.d32 =
 8016a8e:	63fb      	str	r3, [r7, #60]	; 0x3c
					    DWC_READ_REG32(&dev_if->in_ep_regs
							   [epnum]->diepctl);

					/* set the disable and stall bits */
					if (depctl.b.epena) {
 8016a90:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8016a94:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8016a98:	b2db      	uxtb	r3, r3
 8016a9a:	2b00      	cmp	r3, #0
 8016a9c:	d003      	beq.n	8016aa6 <dwc_otg_pcd_handle_in_ep_intr+0x27e>
						depctl.b.epdis = 1;
 8016a9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016aa0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8016aa4:	63fb      	str	r3, [r7, #60]	; 0x3c
					}
					depctl.b.stall = 1;
 8016aa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016aa8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8016aac:	63fb      	str	r3, [r7, #60]	; 0x3c
					DWC_WRITE_REG32(&dev_if->in_ep_regs
 8016aae:	6d3a      	ldr	r2, [r7, #80]	; 0x50
							[epnum]->diepctl,
 8016ab0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016ab2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016ab6:	18d3      	adds	r3, r2, r3
 8016ab8:	685b      	ldr	r3, [r3, #4]
					/* set the disable and stall bits */
					if (depctl.b.epena) {
						depctl.b.epdis = 1;
					}
					depctl.b.stall = 1;
					DWC_WRITE_REG32(&dev_if->in_ep_regs
 8016aba:	461a      	mov	r2, r3
 8016abc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016abe:	4610      	mov	r0, r2
 8016ac0:	4619      	mov	r1, r3
 8016ac2:	f7f1 f8cb 	bl	8007c5c <DWC_WRITE_REG32>
							[epnum]->diepctl,
							depctl.d32);
				}
				CLEAR_IN_EP_INTR(core_if, epnum, intktxfemp);
 8016ac6:	f04f 0300 	mov.w	r3, #0
 8016aca:	623b      	str	r3, [r7, #32]
 8016acc:	6a3b      	ldr	r3, [r7, #32]
 8016ace:	f043 0310 	orr.w	r3, r3, #16
 8016ad2:	623b      	str	r3, [r7, #32]
 8016ad4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016ad6:	689a      	ldr	r2, [r3, #8]
 8016ad8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016ada:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016ade:	18d3      	adds	r3, r2, r3
 8016ae0:	685b      	ldr	r3, [r3, #4]
 8016ae2:	f103 0208 	add.w	r2, r3, #8
 8016ae6:	6a3b      	ldr	r3, [r7, #32]
 8016ae8:	4610      	mov	r0, r2
 8016aea:	4619      	mov	r1, r3
 8016aec:	f7f1 f8b6 	bl	8007c5c <DWC_WRITE_REG32>
			}
			/** IN Token Received with EP mismatch */
			if (diepint.b.intknepmis) {
 8016af0:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8016af4:	f003 0320 	and.w	r3, r3, #32
 8016af8:	b2db      	uxtb	r3, r3
 8016afa:	2b00      	cmp	r3, #0
 8016afc:	d014      	beq.n	8016b28 <dwc_otg_pcd_handle_in_ep_intr+0x300>
				DWC_DEBUGPL(DBG_ANY,
					    "EP%d IN TKN EP Mismatch\n", epnum);
				CLEAR_IN_EP_INTR(core_if, epnum, intknepmis);
 8016afe:	f04f 0300 	mov.w	r3, #0
 8016b02:	61fb      	str	r3, [r7, #28]
 8016b04:	69fb      	ldr	r3, [r7, #28]
 8016b06:	f043 0320 	orr.w	r3, r3, #32
 8016b0a:	61fb      	str	r3, [r7, #28]
 8016b0c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016b0e:	689a      	ldr	r2, [r3, #8]
 8016b10:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016b12:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016b16:	18d3      	adds	r3, r2, r3
 8016b18:	685b      	ldr	r3, [r3, #4]
 8016b1a:	f103 0208 	add.w	r2, r3, #8
 8016b1e:	69fb      	ldr	r3, [r7, #28]
 8016b20:	4610      	mov	r0, r2
 8016b22:	4619      	mov	r1, r3
 8016b24:	f7f1 f89a 	bl	8007c5c <DWC_WRITE_REG32>
			}
			/** IN Endpoint NAK Effective */
			if (diepint.b.inepnakeff) {
 8016b28:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8016b2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8016b30:	b2db      	uxtb	r3, r3
 8016b32:	2b00      	cmp	r3, #0
 8016b34:	d034      	beq.n	8016ba0 <dwc_otg_pcd_handle_in_ep_intr+0x378>
				DWC_DEBUGPL(DBG_ANY,
					    "EP%d IN EP NAK Effective\n",
					    epnum);
				/* Periodic EP */
				if (ep->disabling) {
 8016b36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016b38:	7b1b      	ldrb	r3, [r3, #12]
 8016b3a:	f003 0302 	and.w	r3, r3, #2
 8016b3e:	b2db      	uxtb	r3, r3
 8016b40:	2b00      	cmp	r3, #0
 8016b42:	d018      	beq.n	8016b76 <dwc_otg_pcd_handle_in_ep_intr+0x34e>
					depctl.d32 = 0;
 8016b44:	f04f 0300 	mov.w	r3, #0
 8016b48:	63fb      	str	r3, [r7, #60]	; 0x3c
					depctl.b.snak = 1;
 8016b4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016b4c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8016b50:	63fb      	str	r3, [r7, #60]	; 0x3c
					depctl.b.epdis = 1;
 8016b52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016b54:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8016b58:	63fb      	str	r3, [r7, #60]	; 0x3c
					DWC_MODIFY_REG32(&dev_if->in_ep_regs
 8016b5a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
							 [epnum]->diepctl,
 8016b5c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016b5e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016b62:	18d3      	adds	r3, r2, r3
 8016b64:	685b      	ldr	r3, [r3, #4]
				/* Periodic EP */
				if (ep->disabling) {
					depctl.d32 = 0;
					depctl.b.snak = 1;
					depctl.b.epdis = 1;
					DWC_MODIFY_REG32(&dev_if->in_ep_regs
 8016b66:	4619      	mov	r1, r3
 8016b68:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8016b6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016b6c:	4608      	mov	r0, r1
 8016b6e:	4611      	mov	r1, r2
 8016b70:	461a      	mov	r2, r3
 8016b72:	f7f1 f881 	bl	8007c78 <DWC_MODIFY_REG32>
							 [epnum]->diepctl,
							 depctl.d32,
							 depctl.d32);
				}
				CLEAR_IN_EP_INTR(core_if, epnum, inepnakeff);
 8016b76:	f04f 0300 	mov.w	r3, #0
 8016b7a:	61bb      	str	r3, [r7, #24]
 8016b7c:	69bb      	ldr	r3, [r7, #24]
 8016b7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016b82:	61bb      	str	r3, [r7, #24]
 8016b84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016b86:	689a      	ldr	r2, [r3, #8]
 8016b88:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016b8a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016b8e:	18d3      	adds	r3, r2, r3
 8016b90:	685b      	ldr	r3, [r3, #4]
 8016b92:	f103 0208 	add.w	r2, r3, #8
 8016b96:	69bb      	ldr	r3, [r7, #24]
 8016b98:	4610      	mov	r0, r2
 8016b9a:	4619      	mov	r1, r3
 8016b9c:	f7f1 f85e 	bl	8007c5c <DWC_WRITE_REG32>

			}

			/** IN EP Tx FIFO Empty Intr */
			if (diepint.b.emptyintr) {
 8016ba0:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8016ba4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8016ba8:	b2db      	uxtb	r3, r3
 8016baa:	2b00      	cmp	r3, #0
 8016bac:	d018      	beq.n	8016be0 <dwc_otg_pcd_handle_in_ep_intr+0x3b8>
				DWC_DEBUGPL(DBG_ANY,
					    "EP%d Tx FIFO Empty Intr \n",
					    epnum);
				write_empty_tx_fifo(pcd, epnum);
 8016bae:	6878      	ldr	r0, [r7, #4]
 8016bb0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8016bb2:	f7fd fd8f 	bl	80146d4 <write_empty_tx_fifo>

				CLEAR_IN_EP_INTR(core_if, epnum, emptyintr);
 8016bb6:	f04f 0300 	mov.w	r3, #0
 8016bba:	617b      	str	r3, [r7, #20]
 8016bbc:	697b      	ldr	r3, [r7, #20]
 8016bbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016bc2:	617b      	str	r3, [r7, #20]
 8016bc4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016bc6:	689a      	ldr	r2, [r3, #8]
 8016bc8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016bca:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016bce:	18d3      	adds	r3, r2, r3
 8016bd0:	685b      	ldr	r3, [r3, #4]
 8016bd2:	f103 0208 	add.w	r2, r3, #8
 8016bd6:	697b      	ldr	r3, [r7, #20]
 8016bd8:	4610      	mov	r0, r2
 8016bda:	4619      	mov	r1, r3
 8016bdc:	f7f1 f83e 	bl	8007c5c <DWC_WRITE_REG32>

			}

			/** IN EP BNA Intr */
			if (diepint.b.bna) {
 8016be0:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8016be4:	f003 0302 	and.w	r3, r3, #2
 8016be8:	b2db      	uxtb	r3, r3
 8016bea:	2b00      	cmp	r3, #0
 8016bec:	d01c      	beq.n	8016c28 <dwc_otg_pcd_handle_in_ep_intr+0x400>
				CLEAR_IN_EP_INTR(core_if, epnum, bna);
 8016bee:	f04f 0300 	mov.w	r3, #0
 8016bf2:	613b      	str	r3, [r7, #16]
 8016bf4:	693b      	ldr	r3, [r7, #16]
 8016bf6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8016bfa:	613b      	str	r3, [r7, #16]
 8016bfc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016bfe:	689a      	ldr	r2, [r3, #8]
 8016c00:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016c02:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016c06:	18d3      	adds	r3, r2, r3
 8016c08:	685b      	ldr	r3, [r3, #4]
 8016c0a:	f103 0208 	add.w	r2, r3, #8
 8016c0e:	693b      	ldr	r3, [r7, #16]
 8016c10:	4610      	mov	r0, r2
 8016c12:	4619      	mov	r1, r3
 8016c14:	f7f1 f822 	bl	8007c5c <DWC_WRITE_REG32>
				if (core_if->dma_desc_enable) {
 8016c18:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016c1a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8016c1e:	2b00      	cmp	r3, #0
 8016c20:	d002      	beq.n	8016c28 <dwc_otg_pcd_handle_in_ep_intr+0x400>
						    0xffffffff)
							dwc_otg_pcd_handle_iso_bna(ep);
					} else
#endif				/* DWC_EN_ISOC */
					{
						dwc_otg_pcd_handle_noniso_bna(ep);
 8016c22:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8016c24:	f7ff fa0e 	bl	8016044 <dwc_otg_pcd_handle_noniso_bna>
					}
				}
			}
			/* NAK Interrutp */
			if (diepint.b.nak) {
 8016c28:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8016c2c:	f003 0320 	and.w	r3, r3, #32
 8016c30:	b2db      	uxtb	r3, r3
 8016c32:	2b00      	cmp	r3, #0
 8016c34:	d018      	beq.n	8016c68 <dwc_otg_pcd_handle_in_ep_intr+0x440>
				DWC_DEBUGPL(DBG_ANY, "EP%d IN NAK Interrupt\n",
					    epnum);
				handle_in_ep_nak_intr(pcd, epnum);
 8016c36:	6878      	ldr	r0, [r7, #4]
 8016c38:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8016c3a:	f7ff fd15 	bl	8016668 <handle_in_ep_nak_intr>

				CLEAR_IN_EP_INTR(core_if, epnum, nak);
 8016c3e:	f04f 0300 	mov.w	r3, #0
 8016c42:	60fb      	str	r3, [r7, #12]
 8016c44:	68fb      	ldr	r3, [r7, #12]
 8016c46:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8016c4a:	60fb      	str	r3, [r7, #12]
 8016c4c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016c4e:	689a      	ldr	r2, [r3, #8]
 8016c50:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016c52:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016c56:	18d3      	adds	r3, r2, r3
 8016c58:	685b      	ldr	r3, [r3, #4]
 8016c5a:	f103 0208 	add.w	r2, r3, #8
 8016c5e:	68fb      	ldr	r3, [r7, #12]
 8016c60:	4610      	mov	r0, r2
 8016c62:	4619      	mov	r1, r3
 8016c64:	f7f0 fffa 	bl	8007c5c <DWC_WRITE_REG32>
			}
		}
		epnum++;
 8016c68:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016c6a:	f103 0301 	add.w	r3, r3, #1
 8016c6e:	65bb      	str	r3, [r7, #88]	; 0x58
		ep_intr >>= 1;
 8016c70:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8016c72:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8016c76:	65fb      	str	r3, [r7, #92]	; 0x5c

	/* Read in the device interrupt bits */
	ep_intr = dwc_otg_read_dev_all_in_ep_intr(core_if);

	/* Service the Device IN interrupts for each endpoint */
	while (ep_intr) {
 8016c78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8016c7a:	2b00      	cmp	r3, #0
 8016c7c:	f47f adef 	bne.w	801685e <dwc_otg_pcd_handle_in_ep_intr+0x36>
		}
		epnum++;
		ep_intr >>= 1;
	}

	return 1;
 8016c80:	f04f 0301 	mov.w	r3, #1
#undef CLEAR_IN_EP_INTR
}
 8016c84:	4618      	mov	r0, r3
 8016c86:	f107 0760 	add.w	r7, r7, #96	; 0x60
 8016c8a:	46bd      	mov	sp, r7
 8016c8c:	bd80      	pop	{r7, pc}
 8016c8e:	bf00      	nop

08016c90 <dwc_otg_pcd_handle_out_ep_intr>:
 * -#	If "AHB Error Interrupt" log error
 * -#	If "Setup Phase Done" process Setup Packet (See Standard USB
 *		Command Processing)
 */
static int32_t dwc_otg_pcd_handle_out_ep_intr(dwc_otg_pcd_t * pcd)
{
 8016c90:	b580      	push	{r7, lr}
 8016c92:	b092      	sub	sp, #72	; 0x48
 8016c94:	af00      	add	r7, sp, #0
 8016c96:	6078      	str	r0, [r7, #4]
		doepint.b.__intr = 1; \
		DWC_WRITE_REG32(&__core_if->dev_if->out_ep_regs[__epnum]->doepint, \
		doepint.d32); \
} while (0)

	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 8016c98:	687b      	ldr	r3, [r7, #4]
 8016c9a:	689b      	ldr	r3, [r3, #8]
 8016c9c:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t ep_intr;
	doepint_data_t doepint = {.d32 = 0 };
 8016c9e:	f04f 0300 	mov.w	r3, #0
 8016ca2:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t epnum = 0;
 8016ca4:	f04f 0300 	mov.w	r3, #0
 8016ca8:	643b      	str	r3, [r7, #64]	; 0x40
	dwc_ep_t *dwc_ep;

	DWC_DEBUGPL(DBG_PCDV, "%s()\n", __func__);

	/* Read in the device interrupt bits */
	ep_intr = dwc_otg_read_dev_all_out_ep_intr(core_if);
 8016caa:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8016cac:	f7fd f808 	bl	8013cc0 <dwc_otg_read_dev_all_out_ep_intr>
 8016cb0:	6478      	str	r0, [r7, #68]	; 0x44

	while (ep_intr) {
 8016cb2:	e173      	b.n	8016f9c <dwc_otg_pcd_handle_out_ep_intr+0x30c>
		if (ep_intr & 0x1) {
 8016cb4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016cb6:	f003 0301 	and.w	r3, r3, #1
 8016cba:	2b00      	cmp	r3, #0
 8016cbc:	f000 8166 	beq.w	8016f8c <dwc_otg_pcd_handle_out_ep_intr+0x2fc>
			/* Get EP pointer */
			ep = get_out_ep(pcd, epnum);
 8016cc0:	6878      	ldr	r0, [r7, #4]
 8016cc2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8016cc4:	f7fd f97a 	bl	8013fbc <get_out_ep>
 8016cc8:	63b8      	str	r0, [r7, #56]	; 0x38
			dwc_ep = &ep->dwc_ep;
 8016cca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016ccc:	f103 0310 	add.w	r3, r3, #16
 8016cd0:	637b      	str	r3, [r7, #52]	; 0x34
				    "EP%d-%s: type=%d, mps=%d\n",
				    dwc_ep->num, (dwc_ep->is_in ? "IN" : "OUT"),
				    dwc_ep->type, dwc_ep->maxpacket);
#endif
			doepint.d32 =
			    dwc_otg_read_dev_out_ep_intr(core_if, dwc_ep);
 8016cd2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8016cd4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8016cd6:	f7fd f89d 	bl	8013e14 <dwc_otg_read_dev_out_ep_intr>
 8016cda:	4603      	mov	r3, r0
			DWC_DEBUGPL(DBG_PCDV,
				    "EP%d-%s: type=%d, mps=%d\n",
				    dwc_ep->num, (dwc_ep->is_in ? "IN" : "OUT"),
				    dwc_ep->type, dwc_ep->maxpacket);
#endif
			doepint.d32 =
 8016cdc:	633b      	str	r3, [r7, #48]	; 0x30
			    dwc_otg_read_dev_out_ep_intr(core_if, dwc_ep);

			/* Transfer complete */
			if (doepint.b.xfercompl) {
 8016cde:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8016ce2:	f003 0301 	and.w	r3, r3, #1
 8016ce6:	b2db      	uxtb	r3, r3
 8016ce8:	2b00      	cmp	r3, #0
 8016cea:	d040      	beq.n	8016d6e <dwc_otg_pcd_handle_out_ep_intr+0xde>

				if (epnum == 0) {
 8016cec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016cee:	2b00      	cmp	r3, #0
 8016cf0:	d123      	bne.n	8016d3a <dwc_otg_pcd_handle_out_ep_intr+0xaa>
					/* Clear the bit in DOEPINTn for this interrupt */
					CLEAR_OUT_EP_INTR(core_if, epnum,
 8016cf2:	f04f 0300 	mov.w	r3, #0
 8016cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8016cf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016cfa:	f043 0301 	orr.w	r3, r3, #1
 8016cfe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8016d00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016d02:	689a      	ldr	r2, [r3, #8]
 8016d04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016d06:	f103 0308 	add.w	r3, r3, #8
 8016d0a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016d0e:	18d3      	adds	r3, r2, r3
 8016d10:	685b      	ldr	r3, [r3, #4]
 8016d12:	f103 0208 	add.w	r2, r3, #8
 8016d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d18:	4610      	mov	r0, r2
 8016d1a:	4619      	mov	r1, r3
 8016d1c:	f7f0 ff9e 	bl	8007c5c <DWC_WRITE_REG32>
							  xfercompl);
					if (core_if->dma_desc_enable == 0
 8016d20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016d22:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8016d26:	2b00      	cmp	r3, #0
 8016d28:	d003      	beq.n	8016d32 <dwc_otg_pcd_handle_out_ep_intr+0xa2>
					    || pcd->ep0state != EP0_IDLE)
 8016d2a:	687b      	ldr	r3, [r7, #4]
 8016d2c:	7b1b      	ldrb	r3, [r3, #12]
 8016d2e:	2b01      	cmp	r3, #1
 8016d30:	d01d      	beq.n	8016d6e <dwc_otg_pcd_handle_out_ep_intr+0xde>
						handle_ep0(pcd);
 8016d32:	6878      	ldr	r0, [r7, #4]
 8016d34:	f7ff f9e2 	bl	80160fc <handle_ep0>
 8016d38:	e019      	b.n	8016d6e <dwc_otg_pcd_handle_out_ep_intr+0xde>
					if (!ep->stopped)
						complete_xiso_ep(ep);
#endif /* DWC_UTE_PER_IO */
				} else {
					/* Clear the bit in DOEPINTn for this interrupt */
					CLEAR_OUT_EP_INTR(core_if, epnum,
 8016d3a:	f04f 0300 	mov.w	r3, #0
 8016d3e:	62bb      	str	r3, [r7, #40]	; 0x28
 8016d40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016d42:	f043 0301 	orr.w	r3, r3, #1
 8016d46:	62bb      	str	r3, [r7, #40]	; 0x28
 8016d48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016d4a:	689a      	ldr	r2, [r3, #8]
 8016d4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016d4e:	f103 0308 	add.w	r3, r3, #8
 8016d52:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016d56:	18d3      	adds	r3, r2, r3
 8016d58:	685b      	ldr	r3, [r3, #4]
 8016d5a:	f103 0208 	add.w	r2, r3, #8
 8016d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016d60:	4610      	mov	r0, r2
 8016d62:	4619      	mov	r1, r3
 8016d64:	f7f0 ff7a 	bl	8007c5c <DWC_WRITE_REG32>
							  xfercompl);
					complete_ep(ep);
 8016d68:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8016d6a:	f7fe ff3d 	bl	8015be8 <complete_ep>
				}

			}

			/* Endpoint disable      */
			if (doepint.b.epdisabled) {
 8016d6e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8016d72:	f003 0302 	and.w	r3, r3, #2
 8016d76:	b2db      	uxtb	r3, r3
 8016d78:	2b00      	cmp	r3, #0
 8016d7a:	d016      	beq.n	8016daa <dwc_otg_pcd_handle_out_ep_intr+0x11a>

				/* Clear the bit in DOEPINTn for this interrupt */
				CLEAR_OUT_EP_INTR(core_if, epnum, epdisabled);
 8016d7c:	f04f 0300 	mov.w	r3, #0
 8016d80:	627b      	str	r3, [r7, #36]	; 0x24
 8016d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016d84:	f043 0302 	orr.w	r3, r3, #2
 8016d88:	627b      	str	r3, [r7, #36]	; 0x24
 8016d8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016d8c:	689a      	ldr	r2, [r3, #8]
 8016d8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016d90:	f103 0308 	add.w	r3, r3, #8
 8016d94:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016d98:	18d3      	adds	r3, r2, r3
 8016d9a:	685b      	ldr	r3, [r3, #4]
 8016d9c:	f103 0208 	add.w	r2, r3, #8
 8016da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016da2:	4610      	mov	r0, r2
 8016da4:	4619      	mov	r1, r3
 8016da6:	f7f0 ff59 	bl	8007c5c <DWC_WRITE_REG32>
			}
			/* AHB Error */
			if (doepint.b.ahberr) {
 8016daa:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8016dae:	f003 0304 	and.w	r3, r3, #4
 8016db2:	b2db      	uxtb	r3, r3
 8016db4:	2b00      	cmp	r3, #0
 8016db6:	d016      	beq.n	8016de6 <dwc_otg_pcd_handle_out_ep_intr+0x156>
				DWC_ERROR("EP%d OUT AHB Error\n", epnum);
				DWC_ERROR("EP DMA REG	 %d \n",
					  core_if->
					  dev_if->out_ep_regs[epnum]->doepdma);
				CLEAR_OUT_EP_INTR(core_if, epnum, ahberr);
 8016db8:	f04f 0300 	mov.w	r3, #0
 8016dbc:	623b      	str	r3, [r7, #32]
 8016dbe:	6a3b      	ldr	r3, [r7, #32]
 8016dc0:	f043 0304 	orr.w	r3, r3, #4
 8016dc4:	623b      	str	r3, [r7, #32]
 8016dc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016dc8:	689a      	ldr	r2, [r3, #8]
 8016dca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016dcc:	f103 0308 	add.w	r3, r3, #8
 8016dd0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016dd4:	18d3      	adds	r3, r2, r3
 8016dd6:	685b      	ldr	r3, [r3, #4]
 8016dd8:	f103 0208 	add.w	r2, r3, #8
 8016ddc:	6a3b      	ldr	r3, [r7, #32]
 8016dde:	4610      	mov	r0, r2
 8016de0:	4619      	mov	r1, r3
 8016de2:	f7f0 ff3b 	bl	8007c5c <DWC_WRITE_REG32>
			}
			/* Setup Phase Done (contorl EPs) */
			if (doepint.b.setup) {
 8016de6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8016dea:	f003 0308 	and.w	r3, r3, #8
 8016dee:	b2db      	uxtb	r3, r3
 8016df0:	2b00      	cmp	r3, #0
 8016df2:	d019      	beq.n	8016e28 <dwc_otg_pcd_handle_out_ep_intr+0x198>
#ifdef DEBUG_EP0
				DWC_DEBUGPL(DBG_PCD, "EP%d SETUP Done\n",
					    epnum);
#endif
				CLEAR_OUT_EP_INTR(core_if, epnum, setup);
 8016df4:	f04f 0300 	mov.w	r3, #0
 8016df8:	61fb      	str	r3, [r7, #28]
 8016dfa:	69fb      	ldr	r3, [r7, #28]
 8016dfc:	f043 0308 	orr.w	r3, r3, #8
 8016e00:	61fb      	str	r3, [r7, #28]
 8016e02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016e04:	689a      	ldr	r2, [r3, #8]
 8016e06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016e08:	f103 0308 	add.w	r3, r3, #8
 8016e0c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016e10:	18d3      	adds	r3, r2, r3
 8016e12:	685b      	ldr	r3, [r3, #4]
 8016e14:	f103 0208 	add.w	r2, r3, #8
 8016e18:	69fb      	ldr	r3, [r7, #28]
 8016e1a:	4610      	mov	r0, r2
 8016e1c:	4619      	mov	r1, r3
 8016e1e:	f7f0 ff1d 	bl	8007c5c <DWC_WRITE_REG32>

				handle_ep0(pcd);
 8016e22:	6878      	ldr	r0, [r7, #4]
 8016e24:	f7ff f96a 	bl	80160fc <handle_ep0>
			}

			/** OUT EP BNA Intr */
			if (doepint.b.bna) {
 8016e28:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8016e2c:	f003 0302 	and.w	r3, r3, #2
 8016e30:	b2db      	uxtb	r3, r3
 8016e32:	2b00      	cmp	r3, #0
 8016e34:	d01e      	beq.n	8016e74 <dwc_otg_pcd_handle_out_ep_intr+0x1e4>
				CLEAR_OUT_EP_INTR(core_if, epnum, bna);
 8016e36:	f04f 0300 	mov.w	r3, #0
 8016e3a:	61bb      	str	r3, [r7, #24]
 8016e3c:	69bb      	ldr	r3, [r7, #24]
 8016e3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8016e42:	61bb      	str	r3, [r7, #24]
 8016e44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016e46:	689a      	ldr	r2, [r3, #8]
 8016e48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016e4a:	f103 0308 	add.w	r3, r3, #8
 8016e4e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016e52:	18d3      	adds	r3, r2, r3
 8016e54:	685b      	ldr	r3, [r3, #4]
 8016e56:	f103 0208 	add.w	r2, r3, #8
 8016e5a:	69bb      	ldr	r3, [r7, #24]
 8016e5c:	4610      	mov	r0, r2
 8016e5e:	4619      	mov	r1, r3
 8016e60:	f7f0 fefc 	bl	8007c5c <DWC_WRITE_REG32>
				if (core_if->dma_desc_enable) {
 8016e64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016e66:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8016e6a:	2b00      	cmp	r3, #0
 8016e6c:	d002      	beq.n	8016e74 <dwc_otg_pcd_handle_out_ep_intr+0x1e4>
						    0xffffffff)
							dwc_otg_pcd_handle_iso_bna(ep);
					} else
#endif				/* DWC_EN_ISOC */
					{
						dwc_otg_pcd_handle_noniso_bna(ep);
 8016e6e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8016e70:	f7ff f8e8 	bl	8016044 <dwc_otg_pcd_handle_noniso_bna>
					}
				}
			}
			if (doepint.b.stsphsercvd) {
 8016e74:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8016e78:	f003 0320 	and.w	r3, r3, #32
 8016e7c:	b2db      	uxtb	r3, r3
 8016e7e:	2b00      	cmp	r3, #0
 8016e80:	d01e      	beq.n	8016ec0 <dwc_otg_pcd_handle_out_ep_intr+0x230>
				CLEAR_OUT_EP_INTR(core_if, epnum, stsphsercvd);
 8016e82:	f04f 0300 	mov.w	r3, #0
 8016e86:	617b      	str	r3, [r7, #20]
 8016e88:	697b      	ldr	r3, [r7, #20]
 8016e8a:	f043 0320 	orr.w	r3, r3, #32
 8016e8e:	617b      	str	r3, [r7, #20]
 8016e90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016e92:	689a      	ldr	r2, [r3, #8]
 8016e94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016e96:	f103 0308 	add.w	r3, r3, #8
 8016e9a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016e9e:	18d3      	adds	r3, r2, r3
 8016ea0:	685b      	ldr	r3, [r3, #4]
 8016ea2:	f103 0208 	add.w	r2, r3, #8
 8016ea6:	697b      	ldr	r3, [r7, #20]
 8016ea8:	4610      	mov	r0, r2
 8016eaa:	4619      	mov	r1, r3
 8016eac:	f7f0 fed6 	bl	8007c5c <DWC_WRITE_REG32>
				if (core_if->dma_desc_enable) {
 8016eb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016eb2:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8016eb6:	2b00      	cmp	r3, #0
 8016eb8:	d002      	beq.n	8016ec0 <dwc_otg_pcd_handle_out_ep_intr+0x230>
					do_setup_in_status_phase(pcd);
 8016eba:	6878      	ldr	r0, [r7, #4]
 8016ebc:	f7fe f9c8 	bl	8015250 <do_setup_in_status_phase>
				}
			}
			/* Babble Interrutp */
			if (doepint.b.babble) {
 8016ec0:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8016ec4:	f003 0310 	and.w	r3, r3, #16
 8016ec8:	b2db      	uxtb	r3, r3
 8016eca:	2b00      	cmp	r3, #0
 8016ecc:	d01a      	beq.n	8016f04 <dwc_otg_pcd_handle_out_ep_intr+0x274>
				DWC_DEBUGPL(DBG_ANY, "EP%d OUT Babble\n",
					    epnum);
				handle_out_ep_babble_intr(pcd, epnum);
 8016ece:	6878      	ldr	r0, [r7, #4]
 8016ed0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8016ed2:	f7ff fc01 	bl	80166d8 <handle_out_ep_babble_intr>

				CLEAR_OUT_EP_INTR(core_if, epnum, babble);
 8016ed6:	f04f 0300 	mov.w	r3, #0
 8016eda:	613b      	str	r3, [r7, #16]
 8016edc:	693b      	ldr	r3, [r7, #16]
 8016ede:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8016ee2:	613b      	str	r3, [r7, #16]
 8016ee4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016ee6:	689a      	ldr	r2, [r3, #8]
 8016ee8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016eea:	f103 0308 	add.w	r3, r3, #8
 8016eee:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016ef2:	18d3      	adds	r3, r2, r3
 8016ef4:	685b      	ldr	r3, [r3, #4]
 8016ef6:	f103 0208 	add.w	r2, r3, #8
 8016efa:	693b      	ldr	r3, [r7, #16]
 8016efc:	4610      	mov	r0, r2
 8016efe:	4619      	mov	r1, r3
 8016f00:	f7f0 feac 	bl	8007c5c <DWC_WRITE_REG32>
			}
			/* NAK Interrutp */
			if (doepint.b.nak) {
 8016f04:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8016f08:	f003 0320 	and.w	r3, r3, #32
 8016f0c:	b2db      	uxtb	r3, r3
 8016f0e:	2b00      	cmp	r3, #0
 8016f10:	d01a      	beq.n	8016f48 <dwc_otg_pcd_handle_out_ep_intr+0x2b8>
				DWC_DEBUGPL(DBG_ANY, "EP%d OUT NAK\n", epnum);
				handle_out_ep_nak_intr(pcd, epnum);
 8016f12:	6878      	ldr	r0, [r7, #4]
 8016f14:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8016f16:	f7ff fc17 	bl	8016748 <handle_out_ep_nak_intr>

				CLEAR_OUT_EP_INTR(core_if, epnum, nak);
 8016f1a:	f04f 0300 	mov.w	r3, #0
 8016f1e:	60fb      	str	r3, [r7, #12]
 8016f20:	68fb      	ldr	r3, [r7, #12]
 8016f22:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8016f26:	60fb      	str	r3, [r7, #12]
 8016f28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016f2a:	689a      	ldr	r2, [r3, #8]
 8016f2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016f2e:	f103 0308 	add.w	r3, r3, #8
 8016f32:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016f36:	18d3      	adds	r3, r2, r3
 8016f38:	685b      	ldr	r3, [r3, #4]
 8016f3a:	f103 0208 	add.w	r2, r3, #8
 8016f3e:	68fb      	ldr	r3, [r7, #12]
 8016f40:	4610      	mov	r0, r2
 8016f42:	4619      	mov	r1, r3
 8016f44:	f7f0 fe8a 	bl	8007c5c <DWC_WRITE_REG32>
			}
			/* NYET Interrutp */
			if (doepint.b.nyet) {
 8016f48:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8016f4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8016f50:	b2db      	uxtb	r3, r3
 8016f52:	2b00      	cmp	r3, #0
 8016f54:	d01a      	beq.n	8016f8c <dwc_otg_pcd_handle_out_ep_intr+0x2fc>
				DWC_DEBUGPL(DBG_ANY, "EP%d OUT NYET\n", epnum);
				handle_out_ep_nyet_intr(pcd, epnum);
 8016f56:	6878      	ldr	r0, [r7, #4]
 8016f58:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8016f5a:	f7ff fc2d 	bl	80167b8 <handle_out_ep_nyet_intr>

				CLEAR_OUT_EP_INTR(core_if, epnum, nyet);
 8016f5e:	f04f 0300 	mov.w	r3, #0
 8016f62:	60bb      	str	r3, [r7, #8]
 8016f64:	68bb      	ldr	r3, [r7, #8]
 8016f66:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8016f6a:	60bb      	str	r3, [r7, #8]
 8016f6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016f6e:	689a      	ldr	r2, [r3, #8]
 8016f70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016f72:	f103 0308 	add.w	r3, r3, #8
 8016f76:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016f7a:	18d3      	adds	r3, r2, r3
 8016f7c:	685b      	ldr	r3, [r3, #4]
 8016f7e:	f103 0208 	add.w	r2, r3, #8
 8016f82:	68bb      	ldr	r3, [r7, #8]
 8016f84:	4610      	mov	r0, r2
 8016f86:	4619      	mov	r1, r3
 8016f88:	f7f0 fe68 	bl	8007c5c <DWC_WRITE_REG32>
			}
		}

		epnum++;
 8016f8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016f8e:	f103 0301 	add.w	r3, r3, #1
 8016f92:	643b      	str	r3, [r7, #64]	; 0x40
		ep_intr >>= 1;
 8016f94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016f96:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8016f9a:	647b      	str	r3, [r7, #68]	; 0x44
	DWC_DEBUGPL(DBG_PCDV, "%s()\n", __func__);

	/* Read in the device interrupt bits */
	ep_intr = dwc_otg_read_dev_all_out_ep_intr(core_if);

	while (ep_intr) {
 8016f9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016f9e:	2b00      	cmp	r3, #0
 8016fa0:	f47f ae88 	bne.w	8016cb4 <dwc_otg_pcd_handle_out_ep_intr+0x24>

		epnum++;
		ep_intr >>= 1;
	}

	return 1;
 8016fa4:	f04f 0301 	mov.w	r3, #1

#undef CLEAR_OUT_EP_INTR
}
 8016fa8:	4618      	mov	r0, r3
 8016faa:	f107 0748 	add.w	r7, r7, #72	; 0x48
 8016fae:	46bd      	mov	sp, r7
 8016fb0:	bd80      	pop	{r7, pc}
 8016fb2:	bf00      	nop

08016fb4 <dwc_otg_pcd_handle_incomplete_isoc_in_intr>:
 *	-#	Set incomplete flag in dwc_ep structure
 *	-#	Disable EP; when "Endpoint Disabled" interrupt is received
 *		Flush FIFO
 */
int32_t dwc_otg_pcd_handle_incomplete_isoc_in_intr(dwc_otg_pcd_t * pcd)
{
 8016fb4:	b580      	push	{r7, lr}
 8016fb6:	b084      	sub	sp, #16
 8016fb8:	af00      	add	r7, sp, #0
 8016fba:	6078      	str	r0, [r7, #4]
			}
		}
	}

#else
	gintmsk_data_t intr_mask = {.d32 = 0 };
 8016fbc:	f04f 0300 	mov.w	r3, #0
 8016fc0:	60bb      	str	r3, [r7, #8]
	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n",
		   "IN ISOC Incomplete");

	intr_mask.b.incomplisoin = 1;
 8016fc2:	68bb      	ldr	r3, [r7, #8]
 8016fc4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8016fc8:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintmsk,
 8016fca:	687b      	ldr	r3, [r7, #4]
 8016fcc:	689b      	ldr	r3, [r3, #8]
 8016fce:	685b      	ldr	r3, [r3, #4]
 8016fd0:	f103 0218 	add.w	r2, r3, #24
 8016fd4:	68bb      	ldr	r3, [r7, #8]
 8016fd6:	4610      	mov	r0, r2
 8016fd8:	4619      	mov	r1, r3
 8016fda:	f04f 0200 	mov.w	r2, #0
 8016fde:	f7f0 fe4b 	bl	8007c78 <DWC_MODIFY_REG32>
			 intr_mask.d32, 0);
#endif				//DWC_EN_ISOC

	/* Clear interrupt */
	gintsts.d32 = 0;
 8016fe2:	f04f 0300 	mov.w	r3, #0
 8016fe6:	60fb      	str	r3, [r7, #12]
	gintsts.b.incomplisoin = 1;
 8016fe8:	68fb      	ldr	r3, [r7, #12]
 8016fea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8016fee:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 8016ff0:	687b      	ldr	r3, [r7, #4]
 8016ff2:	689b      	ldr	r3, [r3, #8]
 8016ff4:	685b      	ldr	r3, [r3, #4]
 8016ff6:	f103 0214 	add.w	r2, r3, #20
 8016ffa:	68fb      	ldr	r3, [r7, #12]
 8016ffc:	4610      	mov	r0, r2
 8016ffe:	4619      	mov	r1, r3
 8017000:	f7f0 fe2c 	bl	8007c5c <DWC_WRITE_REG32>
			gintsts.d32);

	return 1;
 8017004:	f04f 0301 	mov.w	r3, #1
}
 8017008:	4618      	mov	r0, r3
 801700a:	f107 0710 	add.w	r7, r7, #16
 801700e:	46bd      	mov	sp, r7
 8017010:	bd80      	pop	{r7, pc}
 8017012:	bf00      	nop

08017014 <dwc_otg_pcd_handle_incomplete_isoc_out_intr>:
 *	-#	Read any data from the FIFO
 *	-#	Disable EP. When "Endpoint Disabled" interrupt is received
 *		re-enable EP.
 */
int32_t dwc_otg_pcd_handle_incomplete_isoc_out_intr(dwc_otg_pcd_t * pcd)
{
 8017014:	b580      	push	{r7, lr}
 8017016:	b084      	sub	sp, #16
 8017018:	af00      	add	r7, sp, #0
 801701a:	6078      	str	r0, [r7, #4]
			}
		}
	}
#else
	/** @todo implement ISR */
	gintmsk_data_t intr_mask = {.d32 = 0 };
 801701c:	f04f 0300 	mov.w	r3, #0
 8017020:	60bb      	str	r3, [r7, #8]

	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n",
		   "OUT ISOC Incomplete");

	intr_mask.b.incomplisoout = 1;
 8017022:	68bb      	ldr	r3, [r7, #8]
 8017024:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8017028:	60bb      	str	r3, [r7, #8]
	DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintmsk,
 801702a:	687b      	ldr	r3, [r7, #4]
 801702c:	689b      	ldr	r3, [r3, #8]
 801702e:	685b      	ldr	r3, [r3, #4]
 8017030:	f103 0218 	add.w	r2, r3, #24
 8017034:	68bb      	ldr	r3, [r7, #8]
 8017036:	4610      	mov	r0, r2
 8017038:	4619      	mov	r1, r3
 801703a:	f04f 0200 	mov.w	r2, #0
 801703e:	f7f0 fe1b 	bl	8007c78 <DWC_MODIFY_REG32>
			 intr_mask.d32, 0);

#endif /* DWC_EN_ISOC */

	/* Clear interrupt */
	gintsts.d32 = 0;
 8017042:	f04f 0300 	mov.w	r3, #0
 8017046:	60fb      	str	r3, [r7, #12]
	gintsts.b.incomplisoout = 1;
 8017048:	68fb      	ldr	r3, [r7, #12]
 801704a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 801704e:	60fb      	str	r3, [r7, #12]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 8017050:	687b      	ldr	r3, [r7, #4]
 8017052:	689b      	ldr	r3, [r3, #8]
 8017054:	685b      	ldr	r3, [r3, #4]
 8017056:	f103 0214 	add.w	r2, r3, #20
 801705a:	68fb      	ldr	r3, [r7, #12]
 801705c:	4610      	mov	r0, r2
 801705e:	4619      	mov	r1, r3
 8017060:	f7f0 fdfc 	bl	8007c5c <DWC_WRITE_REG32>
			gintsts.d32);

	return 1;
 8017064:	f04f 0301 	mov.w	r3, #1
}
 8017068:	4618      	mov	r0, r3
 801706a:	f107 0710 	add.w	r7, r7, #16
 801706e:	46bd      	mov	sp, r7
 8017070:	bd80      	pop	{r7, pc}
 8017072:	bf00      	nop

08017074 <dwc_otg_pcd_handle_in_nak_effective>:
/**
 * This function handles the Global IN NAK Effective interrupt.
 *
 */
int32_t dwc_otg_pcd_handle_in_nak_effective(dwc_otg_pcd_t * pcd)
{
 8017074:	b580      	push	{r7, lr}
 8017076:	b088      	sub	sp, #32
 8017078:	af00      	add	r7, sp, #0
 801707a:	6078      	str	r0, [r7, #4]
	dwc_otg_dev_if_t *dev_if = GET_CORE_IF(pcd)->dev_if;
 801707c:	687b      	ldr	r3, [r7, #4]
 801707e:	689b      	ldr	r3, [r3, #8]
 8017080:	689b      	ldr	r3, [r3, #8]
 8017082:	61bb      	str	r3, [r7, #24]
	depctl_data_t diepctl = {.d32 = 0 };
 8017084:	f04f 0300 	mov.w	r3, #0
 8017088:	617b      	str	r3, [r7, #20]
	depctl_data_t diepctl_rd = {.d32 = 0 };
 801708a:	f04f 0300 	mov.w	r3, #0
 801708e:	613b      	str	r3, [r7, #16]
	gintmsk_data_t intr_mask = {.d32 = 0 };
 8017090:	f04f 0300 	mov.w	r3, #0
 8017094:	60fb      	str	r3, [r7, #12]
	int i;

	DWC_DEBUGPL(DBG_PCD, "Global IN NAK Effective\n");

	/* Disable all active IN EPs */
	diepctl.b.epdis = 1;
 8017096:	697b      	ldr	r3, [r7, #20]
 8017098:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801709c:	617b      	str	r3, [r7, #20]
	diepctl.b.snak = 1;
 801709e:	697b      	ldr	r3, [r7, #20]
 80170a0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80170a4:	617b      	str	r3, [r7, #20]

	for (i = 0; i <= dev_if->num_in_eps; i++) {
 80170a6:	f04f 0300 	mov.w	r3, #0
 80170aa:	61fb      	str	r3, [r7, #28]
 80170ac:	e020      	b.n	80170f0 <dwc_otg_pcd_handle_in_nak_effective+0x7c>
		diepctl_rd.d32 =
		    DWC_READ_REG32(&dev_if->in_ep_regs[i]->diepctl);
 80170ae:	69ba      	ldr	r2, [r7, #24]
 80170b0:	69fb      	ldr	r3, [r7, #28]
 80170b2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80170b6:	18d3      	adds	r3, r2, r3
 80170b8:	685b      	ldr	r3, [r3, #4]
 80170ba:	4618      	mov	r0, r3
 80170bc:	f7f0 fdc2 	bl	8007c44 <DWC_READ_REG32>
 80170c0:	4603      	mov	r3, r0
	/* Disable all active IN EPs */
	diepctl.b.epdis = 1;
	diepctl.b.snak = 1;

	for (i = 0; i <= dev_if->num_in_eps; i++) {
		diepctl_rd.d32 =
 80170c2:	613b      	str	r3, [r7, #16]
		    DWC_READ_REG32(&dev_if->in_ep_regs[i]->diepctl);
		if (diepctl_rd.b.epena) {
 80170c4:	7cfb      	ldrb	r3, [r7, #19]
 80170c6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80170ca:	b2db      	uxtb	r3, r3
 80170cc:	2b00      	cmp	r3, #0
 80170ce:	d00b      	beq.n	80170e8 <dwc_otg_pcd_handle_in_nak_effective+0x74>
			DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepctl,
 80170d0:	69ba      	ldr	r2, [r7, #24]
 80170d2:	69fb      	ldr	r3, [r7, #28]
 80170d4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80170d8:	18d3      	adds	r3, r2, r3
 80170da:	685b      	ldr	r3, [r3, #4]
 80170dc:	461a      	mov	r2, r3
 80170de:	697b      	ldr	r3, [r7, #20]
 80170e0:	4610      	mov	r0, r2
 80170e2:	4619      	mov	r1, r3
 80170e4:	f7f0 fdba 	bl	8007c5c <DWC_WRITE_REG32>

	/* Disable all active IN EPs */
	diepctl.b.epdis = 1;
	diepctl.b.snak = 1;

	for (i = 0; i <= dev_if->num_in_eps; i++) {
 80170e8:	69fb      	ldr	r3, [r7, #28]
 80170ea:	f103 0301 	add.w	r3, r3, #1
 80170ee:	61fb      	str	r3, [r7, #28]
 80170f0:	69bb      	ldr	r3, [r7, #24]
 80170f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80170f6:	461a      	mov	r2, r3
 80170f8:	69fb      	ldr	r3, [r7, #28]
 80170fa:	429a      	cmp	r2, r3
 80170fc:	dad7      	bge.n	80170ae <dwc_otg_pcd_handle_in_nak_effective+0x3a>
			DWC_WRITE_REG32(&dev_if->in_ep_regs[i]->diepctl,
					diepctl.d32);
		}
	}
	/* Disable the Global IN NAK Effective Interrupt */
	intr_mask.b.ginnakeff = 1;
 80170fe:	68fb      	ldr	r3, [r7, #12]
 8017100:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017104:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintmsk,
 8017106:	687b      	ldr	r3, [r7, #4]
 8017108:	689b      	ldr	r3, [r3, #8]
 801710a:	685b      	ldr	r3, [r3, #4]
 801710c:	f103 0218 	add.w	r2, r3, #24
 8017110:	68fb      	ldr	r3, [r7, #12]
 8017112:	4610      	mov	r0, r2
 8017114:	4619      	mov	r1, r3
 8017116:	f04f 0200 	mov.w	r2, #0
 801711a:	f7f0 fdad 	bl	8007c78 <DWC_MODIFY_REG32>
			 intr_mask.d32, 0);

	/* Clear interrupt */
	gintsts.d32 = 0;
 801711e:	f04f 0300 	mov.w	r3, #0
 8017122:	60bb      	str	r3, [r7, #8]
	gintsts.b.ginnakeff = 1;
 8017124:	68bb      	ldr	r3, [r7, #8]
 8017126:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801712a:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 801712c:	687b      	ldr	r3, [r7, #4]
 801712e:	689b      	ldr	r3, [r3, #8]
 8017130:	685b      	ldr	r3, [r3, #4]
 8017132:	f103 0214 	add.w	r2, r3, #20
 8017136:	68bb      	ldr	r3, [r7, #8]
 8017138:	4610      	mov	r0, r2
 801713a:	4619      	mov	r1, r3
 801713c:	f7f0 fd8e 	bl	8007c5c <DWC_WRITE_REG32>
			gintsts.d32);

	return 1;
 8017140:	f04f 0301 	mov.w	r3, #1
}
 8017144:	4618      	mov	r0, r3
 8017146:	f107 0720 	add.w	r7, r7, #32
 801714a:	46bd      	mov	sp, r7
 801714c:	bd80      	pop	{r7, pc}
 801714e:	bf00      	nop

08017150 <dwc_otg_pcd_handle_out_nak_effective>:
/**
 * OUT NAK Effective.
 *
 */
int32_t dwc_otg_pcd_handle_out_nak_effective(dwc_otg_pcd_t * pcd)
{
 8017150:	b580      	push	{r7, lr}
 8017152:	b084      	sub	sp, #16
 8017154:	af00      	add	r7, sp, #0
 8017156:	6078      	str	r0, [r7, #4]
	gintmsk_data_t intr_mask = {.d32 = 0 };
 8017158:	f04f 0300 	mov.w	r3, #0
 801715c:	60fb      	str	r3, [r7, #12]
	gintsts_data_t gintsts;

	DWC_PRINTF("INTERRUPT Handler not implemented for %s\n",
		   "Global IN NAK Effective\n");
	/* Disable the Global IN NAK Effective Interrupt */
	intr_mask.b.goutnakeff = 1;
 801715e:	68fb      	ldr	r3, [r7, #12]
 8017160:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017164:	60fb      	str	r3, [r7, #12]
	DWC_MODIFY_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintmsk,
 8017166:	687b      	ldr	r3, [r7, #4]
 8017168:	689b      	ldr	r3, [r3, #8]
 801716a:	685b      	ldr	r3, [r3, #4]
 801716c:	f103 0218 	add.w	r2, r3, #24
 8017170:	68fb      	ldr	r3, [r7, #12]
 8017172:	4610      	mov	r0, r2
 8017174:	4619      	mov	r1, r3
 8017176:	f04f 0200 	mov.w	r2, #0
 801717a:	f7f0 fd7d 	bl	8007c78 <DWC_MODIFY_REG32>
			 intr_mask.d32, 0);

	/* Clear interrupt */
	gintsts.d32 = 0;
 801717e:	f04f 0300 	mov.w	r3, #0
 8017182:	60bb      	str	r3, [r7, #8]
	gintsts.b.goutnakeff = 1;
 8017184:	68bb      	ldr	r3, [r7, #8]
 8017186:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801718a:	60bb      	str	r3, [r7, #8]
	DWC_WRITE_REG32(&GET_CORE_IF(pcd)->core_global_regs->gintsts,
 801718c:	687b      	ldr	r3, [r7, #4]
 801718e:	689b      	ldr	r3, [r3, #8]
 8017190:	685b      	ldr	r3, [r3, #4]
 8017192:	f103 0214 	add.w	r2, r3, #20
 8017196:	68bb      	ldr	r3, [r7, #8]
 8017198:	4610      	mov	r0, r2
 801719a:	4619      	mov	r1, r3
 801719c:	f7f0 fd5e 	bl	8007c5c <DWC_WRITE_REG32>
			gintsts.d32);

	return 1;
 80171a0:	f04f 0301 	mov.w	r3, #1
}
 80171a4:	4618      	mov	r0, r3
 80171a6:	f107 0710 	add.w	r7, r7, #16
 80171aa:	46bd      	mov	sp, r7
 80171ac:	bd80      	pop	{r7, pc}
 80171ae:	bf00      	nop

080171b0 <dwc_otg_pcd_handle_intr>:
 *
 * All interrupt registers are processed from LSB to MSB.
 *
 */
int32_t dwc_otg_pcd_handle_intr(dwc_otg_pcd_t * pcd)
{
 80171b0:	b580      	push	{r7, lr}
 80171b2:	b086      	sub	sp, #24
 80171b4:	af00      	add	r7, sp, #0
 80171b6:	6078      	str	r0, [r7, #4]
	dwc_otg_core_if_t *core_if = GET_CORE_IF(pcd);
 80171b8:	687b      	ldr	r3, [r7, #4]
 80171ba:	689b      	ldr	r3, [r3, #8]
 80171bc:	613b      	str	r3, [r7, #16]
#ifdef VERBOSE
	dwc_otg_core_global_regs_t *global_regs = core_if->core_global_regs;
#endif
	gintsts_data_t gintr_status;
	int32_t retval = 0;
 80171be:	f04f 0300 	mov.w	r3, #0
 80171c2:	617b      	str	r3, [r7, #20]

	/* Exit from ISR if core is hibernated */
	if (core_if->hibernation_suspend == 1) {
 80171c4:	693b      	ldr	r3, [r7, #16]
 80171c6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80171ca:	2b01      	cmp	r3, #1
 80171cc:	d101      	bne.n	80171d2 <dwc_otg_pcd_handle_intr+0x22>
		return retval;
 80171ce:	697b      	ldr	r3, [r7, #20]
 80171d0:	e108      	b.n	80173e4 <dwc_otg_pcd_handle_intr+0x234>
		    __func__,
		    DWC_READ_REG32(&global_regs->gintsts),
		    DWC_READ_REG32(&global_regs->gintmsk));
#endif

	if (dwc_otg_is_device_mode(core_if)) {
 80171d2:	6938      	ldr	r0, [r7, #16]
 80171d4:	f7f7 f898 	bl	800e308 <dwc_otg_is_device_mode>
 80171d8:	4603      	mov	r3, r0
 80171da:	2b00      	cmp	r3, #0
 80171dc:	f000 8101 	beq.w	80173e2 <dwc_otg_pcd_handle_intr+0x232>
		DWC_SPINLOCK(pcd->lock);
 80171e0:	687b      	ldr	r3, [r7, #4]
 80171e2:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 80171e6:	4618      	mov	r0, r3
 80171e8:	f7f0 fd70 	bl	8007ccc <DWC_SPINLOCK>
		DWC_DEBUGPL(DBG_PCDV, "%s() gintsts=%08x  gintmsk=%08x\n",
			    __func__,
			    DWC_READ_REG32(&global_regs->gintsts),
			    DWC_READ_REG32(&global_regs->gintmsk));
#endif
		dwc_otg_handle_common_intr(core_if);
 80171ec:	6938      	ldr	r0, [r7, #16]
 80171ee:	f7fa fc63 	bl	8011ab8 <dwc_otg_handle_common_intr>
		gintr_status.d32 = dwc_otg_read_core_intr(core_if);
 80171f2:	6938      	ldr	r0, [r7, #16]
 80171f4:	f7fc fd0e 	bl	8013c14 <dwc_otg_read_core_intr>
 80171f8:	4603      	mov	r3, r0
 80171fa:	60fb      	str	r3, [r7, #12]

		DWC_DEBUGPL(DBG_PCDV, "%s: gintsts&gintmsk=%08x\n",
			    __func__, gintr_status.d32);

		if (gintr_status.b.sofintr) {
 80171fc:	7b3b      	ldrb	r3, [r7, #12]
 80171fe:	f003 0308 	and.w	r3, r3, #8
 8017202:	b2db      	uxtb	r3, r3
 8017204:	2b00      	cmp	r3, #0
 8017206:	d006      	beq.n	8017216 <dwc_otg_pcd_handle_intr+0x66>
			retval |= dwc_otg_pcd_handle_sof_intr(pcd);
 8017208:	6878      	ldr	r0, [r7, #4]
 801720a:	f7fd f81d 	bl	8014248 <dwc_otg_pcd_handle_sof_intr>
 801720e:	4603      	mov	r3, r0
 8017210:	697a      	ldr	r2, [r7, #20]
 8017212:	4313      	orrs	r3, r2
 8017214:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.rxstsqlvl) {
 8017216:	7b3b      	ldrb	r3, [r7, #12]
 8017218:	f003 0310 	and.w	r3, r3, #16
 801721c:	b2db      	uxtb	r3, r3
 801721e:	2b00      	cmp	r3, #0
 8017220:	d006      	beq.n	8017230 <dwc_otg_pcd_handle_intr+0x80>
			retval |=
			    dwc_otg_pcd_handle_rx_status_q_level_intr(pcd);
 8017222:	6878      	ldr	r0, [r7, #4]
 8017224:	f7fd f82e 	bl	8014284 <dwc_otg_pcd_handle_rx_status_q_level_intr>
 8017228:	4603      	mov	r3, r0

		if (gintr_status.b.sofintr) {
			retval |= dwc_otg_pcd_handle_sof_intr(pcd);
		}
		if (gintr_status.b.rxstsqlvl) {
			retval |=
 801722a:	697a      	ldr	r2, [r7, #20]
 801722c:	4313      	orrs	r3, r2
 801722e:	617b      	str	r3, [r7, #20]
			    dwc_otg_pcd_handle_rx_status_q_level_intr(pcd);
		}
		if (gintr_status.b.nptxfempty) {
 8017230:	7b3b      	ldrb	r3, [r7, #12]
 8017232:	f003 0320 	and.w	r3, r3, #32
 8017236:	b2db      	uxtb	r3, r3
 8017238:	2b00      	cmp	r3, #0
 801723a:	d006      	beq.n	801724a <dwc_otg_pcd_handle_intr+0x9a>
			retval |= dwc_otg_pcd_handle_np_tx_fifo_empty_intr(pcd);
 801723c:	6878      	ldr	r0, [r7, #4]
 801723e:	f7fd f9a5 	bl	801458c <dwc_otg_pcd_handle_np_tx_fifo_empty_intr>
 8017242:	4603      	mov	r3, r0
 8017244:	697a      	ldr	r2, [r7, #20]
 8017246:	4313      	orrs	r3, r2
 8017248:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.ginnakeff) {
 801724a:	7b3b      	ldrb	r3, [r7, #12]
 801724c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8017250:	b2db      	uxtb	r3, r3
 8017252:	2b00      	cmp	r3, #0
 8017254:	d006      	beq.n	8017264 <dwc_otg_pcd_handle_intr+0xb4>
			retval |= dwc_otg_pcd_handle_in_nak_effective(pcd);
 8017256:	6878      	ldr	r0, [r7, #4]
 8017258:	f7ff ff0c 	bl	8017074 <dwc_otg_pcd_handle_in_nak_effective>
 801725c:	4603      	mov	r3, r0
 801725e:	697a      	ldr	r2, [r7, #20]
 8017260:	4313      	orrs	r3, r2
 8017262:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.goutnakeff) {
 8017264:	7b3b      	ldrb	r3, [r7, #12]
 8017266:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 801726a:	b2db      	uxtb	r3, r3
 801726c:	2b00      	cmp	r3, #0
 801726e:	d006      	beq.n	801727e <dwc_otg_pcd_handle_intr+0xce>
			retval |= dwc_otg_pcd_handle_out_nak_effective(pcd);
 8017270:	6878      	ldr	r0, [r7, #4]
 8017272:	f7ff ff6d 	bl	8017150 <dwc_otg_pcd_handle_out_nak_effective>
 8017276:	4603      	mov	r3, r0
 8017278:	697a      	ldr	r2, [r7, #20]
 801727a:	4313      	orrs	r3, r2
 801727c:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.i2cintr) {
 801727e:	7b7b      	ldrb	r3, [r7, #13]
 8017280:	f003 0302 	and.w	r3, r3, #2
 8017284:	b2db      	uxtb	r3, r3
 8017286:	2b00      	cmp	r3, #0
 8017288:	d006      	beq.n	8017298 <dwc_otg_pcd_handle_intr+0xe8>
			retval |= dwc_otg_pcd_handle_i2c_intr(pcd);
 801728a:	6878      	ldr	r0, [r7, #4]
 801728c:	f7fd fb66 	bl	801495c <dwc_otg_pcd_handle_i2c_intr>
 8017290:	4603      	mov	r3, r0
 8017292:	697a      	ldr	r2, [r7, #20]
 8017294:	4313      	orrs	r3, r2
 8017296:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.erlysuspend) {
 8017298:	7b7b      	ldrb	r3, [r7, #13]
 801729a:	f003 0304 	and.w	r3, r3, #4
 801729e:	b2db      	uxtb	r3, r3
 80172a0:	2b00      	cmp	r3, #0
 80172a2:	d006      	beq.n	80172b2 <dwc_otg_pcd_handle_intr+0x102>
			retval |= dwc_otg_pcd_handle_early_suspend_intr(pcd);
 80172a4:	6878      	ldr	r0, [r7, #4]
 80172a6:	f7fd fb89 	bl	80149bc <dwc_otg_pcd_handle_early_suspend_intr>
 80172aa:	4603      	mov	r3, r0
 80172ac:	697a      	ldr	r2, [r7, #20]
 80172ae:	4313      	orrs	r3, r2
 80172b0:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.usbreset) {
 80172b2:	7b7b      	ldrb	r3, [r7, #13]
 80172b4:	f003 0310 	and.w	r3, r3, #16
 80172b8:	b2db      	uxtb	r3, r3
 80172ba:	2b00      	cmp	r3, #0
 80172bc:	d006      	beq.n	80172cc <dwc_otg_pcd_handle_intr+0x11c>
			retval |= dwc_otg_pcd_handle_usb_reset_intr(pcd);
 80172be:	6878      	ldr	r0, [r7, #4]
 80172c0:	f7fd fc38 	bl	8014b34 <dwc_otg_pcd_handle_usb_reset_intr>
 80172c4:	4603      	mov	r3, r0
 80172c6:	697a      	ldr	r2, [r7, #20]
 80172c8:	4313      	orrs	r3, r2
 80172ca:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.enumdone) {
 80172cc:	7b7b      	ldrb	r3, [r7, #13]
 80172ce:	f003 0320 	and.w	r3, r3, #32
 80172d2:	b2db      	uxtb	r3, r3
 80172d4:	2b00      	cmp	r3, #0
 80172d6:	d006      	beq.n	80172e6 <dwc_otg_pcd_handle_intr+0x136>
			retval |= dwc_otg_pcd_handle_enum_done_intr(pcd);
 80172d8:	6878      	ldr	r0, [r7, #4]
 80172da:	f7fd fdd7 	bl	8014e8c <dwc_otg_pcd_handle_enum_done_intr>
 80172de:	4603      	mov	r3, r0
 80172e0:	697a      	ldr	r2, [r7, #20]
 80172e2:	4313      	orrs	r3, r2
 80172e4:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.isooutdrop) {
 80172e6:	7b7b      	ldrb	r3, [r7, #13]
 80172e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80172ec:	b2db      	uxtb	r3, r3
 80172ee:	2b00      	cmp	r3, #0
 80172f0:	d006      	beq.n	8017300 <dwc_otg_pcd_handle_intr+0x150>
			retval |=
			    dwc_otg_pcd_handle_isoc_out_packet_dropped_intr
			    (pcd);
 80172f2:	6878      	ldr	r0, [r7, #4]
 80172f4:	f7fd fed4 	bl	80150a0 <dwc_otg_pcd_handle_isoc_out_packet_dropped_intr>
 80172f8:	4603      	mov	r3, r0
		}
		if (gintr_status.b.enumdone) {
			retval |= dwc_otg_pcd_handle_enum_done_intr(pcd);
		}
		if (gintr_status.b.isooutdrop) {
			retval |=
 80172fa:	697a      	ldr	r2, [r7, #20]
 80172fc:	4313      	orrs	r3, r2
 80172fe:	617b      	str	r3, [r7, #20]
			    dwc_otg_pcd_handle_isoc_out_packet_dropped_intr
			    (pcd);
		}
		if (gintr_status.b.eopframe) {
 8017300:	7b7b      	ldrb	r3, [r7, #13]
 8017302:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8017306:	b2db      	uxtb	r3, r3
 8017308:	2b00      	cmp	r3, #0
 801730a:	d006      	beq.n	801731a <dwc_otg_pcd_handle_intr+0x16a>
			retval |=
			    dwc_otg_pcd_handle_end_periodic_frame_intr(pcd);
 801730c:	6878      	ldr	r0, [r7, #4]
 801730e:	f7fd fef7 	bl	8015100 <dwc_otg_pcd_handle_end_periodic_frame_intr>
 8017312:	4603      	mov	r3, r0
			retval |=
			    dwc_otg_pcd_handle_isoc_out_packet_dropped_intr
			    (pcd);
		}
		if (gintr_status.b.eopframe) {
			retval |=
 8017314:	697a      	ldr	r2, [r7, #20]
 8017316:	4313      	orrs	r3, r2
 8017318:	617b      	str	r3, [r7, #20]
			    dwc_otg_pcd_handle_end_periodic_frame_intr(pcd);
		}
		if (gintr_status.b.epmismatch) {
 801731a:	7bbb      	ldrb	r3, [r7, #14]
 801731c:	f003 0302 	and.w	r3, r3, #2
 8017320:	b2db      	uxtb	r3, r3
 8017322:	2b00      	cmp	r3, #0
 8017324:	d006      	beq.n	8017334 <dwc_otg_pcd_handle_intr+0x184>
			retval |= dwc_otg_pcd_handle_ep_mismatch_intr(core_if);
 8017326:	6938      	ldr	r0, [r7, #16]
 8017328:	f7fd ff1a 	bl	8015160 <dwc_otg_pcd_handle_ep_mismatch_intr>
 801732c:	4603      	mov	r3, r0
 801732e:	697a      	ldr	r2, [r7, #20]
 8017330:	4313      	orrs	r3, r2
 8017332:	617b      	str	r3, [r7, #20]
		}
		if (gintr_status.b.inepint) {
 8017334:	7bbb      	ldrb	r3, [r7, #14]
 8017336:	f003 0304 	and.w	r3, r3, #4
 801733a:	b2db      	uxtb	r3, r3
 801733c:	2b00      	cmp	r3, #0
 801733e:	d00b      	beq.n	8017358 <dwc_otg_pcd_handle_intr+0x1a8>
			if (!core_if->multiproc_int_enable) {
 8017340:	693b      	ldr	r3, [r7, #16]
 8017342:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8017346:	2b00      	cmp	r3, #0
 8017348:	d106      	bne.n	8017358 <dwc_otg_pcd_handle_intr+0x1a8>
				retval |= dwc_otg_pcd_handle_in_ep_intr(pcd);
 801734a:	6878      	ldr	r0, [r7, #4]
 801734c:	f7ff fa6c 	bl	8016828 <dwc_otg_pcd_handle_in_ep_intr>
 8017350:	4603      	mov	r3, r0
 8017352:	697a      	ldr	r2, [r7, #20]
 8017354:	4313      	orrs	r3, r2
 8017356:	617b      	str	r3, [r7, #20]
			}
		}
		if (gintr_status.b.outepintr) {
 8017358:	7bbb      	ldrb	r3, [r7, #14]
 801735a:	f003 0308 	and.w	r3, r3, #8
 801735e:	b2db      	uxtb	r3, r3
 8017360:	2b00      	cmp	r3, #0
 8017362:	d00b      	beq.n	801737c <dwc_otg_pcd_handle_intr+0x1cc>
			if (!core_if->multiproc_int_enable) {
 8017364:	693b      	ldr	r3, [r7, #16]
 8017366:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 801736a:	2b00      	cmp	r3, #0
 801736c:	d106      	bne.n	801737c <dwc_otg_pcd_handle_intr+0x1cc>
				retval |= dwc_otg_pcd_handle_out_ep_intr(pcd);
 801736e:	6878      	ldr	r0, [r7, #4]
 8017370:	f7ff fc8e 	bl	8016c90 <dwc_otg_pcd_handle_out_ep_intr>
 8017374:	4603      	mov	r3, r0
 8017376:	697a      	ldr	r2, [r7, #20]
 8017378:	4313      	orrs	r3, r2
 801737a:	617b      	str	r3, [r7, #20]
			}
		}
		if (gintr_status.b.incomplisoin) {
 801737c:	7bbb      	ldrb	r3, [r7, #14]
 801737e:	f003 0310 	and.w	r3, r3, #16
 8017382:	b2db      	uxtb	r3, r3
 8017384:	2b00      	cmp	r3, #0
 8017386:	d006      	beq.n	8017396 <dwc_otg_pcd_handle_intr+0x1e6>
			retval |=
			    dwc_otg_pcd_handle_incomplete_isoc_in_intr(pcd);
 8017388:	6878      	ldr	r0, [r7, #4]
 801738a:	f7ff fe13 	bl	8016fb4 <dwc_otg_pcd_handle_incomplete_isoc_in_intr>
 801738e:	4603      	mov	r3, r0
			if (!core_if->multiproc_int_enable) {
				retval |= dwc_otg_pcd_handle_out_ep_intr(pcd);
			}
		}
		if (gintr_status.b.incomplisoin) {
			retval |=
 8017390:	697a      	ldr	r2, [r7, #20]
 8017392:	4313      	orrs	r3, r2
 8017394:	617b      	str	r3, [r7, #20]
			    dwc_otg_pcd_handle_incomplete_isoc_in_intr(pcd);
		}
		if (gintr_status.b.incomplisoout) {
 8017396:	7bbb      	ldrb	r3, [r7, #14]
 8017398:	f003 0320 	and.w	r3, r3, #32
 801739c:	b2db      	uxtb	r3, r3
 801739e:	2b00      	cmp	r3, #0
 80173a0:	d006      	beq.n	80173b0 <dwc_otg_pcd_handle_intr+0x200>
			retval |=
			    dwc_otg_pcd_handle_incomplete_isoc_out_intr(pcd);
 80173a2:	6878      	ldr	r0, [r7, #4]
 80173a4:	f7ff fe36 	bl	8017014 <dwc_otg_pcd_handle_incomplete_isoc_out_intr>
 80173a8:	4603      	mov	r3, r0
		if (gintr_status.b.incomplisoin) {
			retval |=
			    dwc_otg_pcd_handle_incomplete_isoc_in_intr(pcd);
		}
		if (gintr_status.b.incomplisoout) {
			retval |=
 80173aa:	697a      	ldr	r2, [r7, #20]
 80173ac:	4313      	orrs	r3, r2
 80173ae:	617b      	str	r3, [r7, #20]

		/* In MPI mode De vice Endpoints intterrupts are asserted
		 * without setting outepintr and inepint bits set, so these
		 * Interrupt handlers are called without checking these bit-fields
		 */
		if (core_if->multiproc_int_enable) {
 80173b0:	693b      	ldr	r3, [r7, #16]
 80173b2:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 80173b6:	2b00      	cmp	r3, #0
 80173b8:	d00d      	beq.n	80173d6 <dwc_otg_pcd_handle_intr+0x226>
			retval |= dwc_otg_pcd_handle_in_ep_intr(pcd);
 80173ba:	6878      	ldr	r0, [r7, #4]
 80173bc:	f7ff fa34 	bl	8016828 <dwc_otg_pcd_handle_in_ep_intr>
 80173c0:	4603      	mov	r3, r0
 80173c2:	697a      	ldr	r2, [r7, #20]
 80173c4:	4313      	orrs	r3, r2
 80173c6:	617b      	str	r3, [r7, #20]
			retval |= dwc_otg_pcd_handle_out_ep_intr(pcd);
 80173c8:	6878      	ldr	r0, [r7, #4]
 80173ca:	f7ff fc61 	bl	8016c90 <dwc_otg_pcd_handle_out_ep_intr>
 80173ce:	4603      	mov	r3, r0
 80173d0:	697a      	ldr	r2, [r7, #20]
 80173d2:	4313      	orrs	r3, r2
 80173d4:	617b      	str	r3, [r7, #20]
		}
#ifdef VERBOSE
		DWC_DEBUGPL(DBG_PCDV, "%s() gintsts=%0x\n", __func__,
			    DWC_READ_REG32(&global_regs->gintsts));
#endif
		DWC_SPINUNLOCK(pcd->lock);
 80173d6:	687b      	ldr	r3, [r7, #4]
 80173d8:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 80173dc:	4618      	mov	r0, r3
 80173de:	f7f0 fc7f 	bl	8007ce0 <DWC_SPINUNLOCK>
	}
	return retval;
 80173e2:	697b      	ldr	r3, [r7, #20]
}
 80173e4:	4618      	mov	r0, r3
 80173e6:	f107 0718 	add.w	r7, r7, #24
 80173ea:	46bd      	mov	sp, r7
 80173ec:	bd80      	pop	{r7, pc}
 80173ee:	bf00      	nop

080173f0 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80173f0:	b480      	push	{r7}
 80173f2:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 80173f4:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80173f8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80173fc:	68db      	ldr	r3, [r3, #12]
 80173fe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8017402:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 8017406:	4618      	mov	r0, r3
 8017408:	46bd      	mov	sp, r7
 801740a:	bc80      	pop	{r7}
 801740c:	4770      	bx	lr
 801740e:	bf00      	nop

08017410 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8017410:	b480      	push	{r7}
 8017412:	b083      	sub	sp, #12
 8017414:	af00      	add	r7, sp, #0
 8017416:	4603      	mov	r3, r0
 8017418:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 801741a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 801741e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8017422:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8017426:	ea4f 1252 	mov.w	r2, r2, lsr #5
 801742a:	79f9      	ldrb	r1, [r7, #7]
 801742c:	f001 011f 	and.w	r1, r1, #31
 8017430:	f04f 0001 	mov.w	r0, #1
 8017434:	fa00 f101 	lsl.w	r1, r0, r1
 8017438:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 801743c:	f107 070c 	add.w	r7, r7, #12
 8017440:	46bd      	mov	sp, r7
 8017442:	bc80      	pop	{r7}
 8017444:	4770      	bx	lr
 8017446:	bf00      	nop

08017448 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8017448:	b480      	push	{r7}
 801744a:	b083      	sub	sp, #12
 801744c:	af00      	add	r7, sp, #0
 801744e:	4603      	mov	r3, r0
 8017450:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8017452:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8017456:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801745a:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801745e:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8017462:	79f9      	ldrb	r1, [r7, #7]
 8017464:	f001 011f 	and.w	r1, r1, #31
 8017468:	f04f 0001 	mov.w	r0, #1
 801746c:	fa00 f101 	lsl.w	r1, r0, r1
 8017470:	f102 0260 	add.w	r2, r2, #96	; 0x60
 8017474:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8017478:	f107 070c 	add.w	r7, r7, #12
 801747c:	46bd      	mov	sp, r7
 801747e:	bc80      	pop	{r7}
 8017480:	4770      	bx	lr
 8017482:	bf00      	nop

08017484 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8017484:	b480      	push	{r7}
 8017486:	b083      	sub	sp, #12
 8017488:	af00      	add	r7, sp, #0
 801748a:	4603      	mov	r3, r0
 801748c:	6039      	str	r1, [r7, #0]
 801748e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8017490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017494:	2b00      	cmp	r3, #0
 8017496:	da10      	bge.n	80174ba <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8017498:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 801749c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80174a0:	79fa      	ldrb	r2, [r7, #7]
 80174a2:	f002 020f 	and.w	r2, r2, #15
 80174a6:	f1a2 0104 	sub.w	r1, r2, #4
 80174aa:	683a      	ldr	r2, [r7, #0]
 80174ac:	b2d2      	uxtb	r2, r2
 80174ae:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80174b2:	b2d2      	uxtb	r2, r2
 80174b4:	185b      	adds	r3, r3, r1
 80174b6:	761a      	strb	r2, [r3, #24]
 80174b8:	e00d      	b.n	80174d6 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80174ba:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80174be:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80174c2:	f997 1007 	ldrsb.w	r1, [r7, #7]
 80174c6:	683a      	ldr	r2, [r7, #0]
 80174c8:	b2d2      	uxtb	r2, r2
 80174ca:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80174ce:	b2d2      	uxtb	r2, r2
 80174d0:	185b      	adds	r3, r3, r1
 80174d2:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80174d6:	f107 070c 	add.w	r7, r7, #12
 80174da:	46bd      	mov	sp, r7
 80174dc:	bc80      	pop	{r7}
 80174de:	4770      	bx	lr

080174e0 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80174e0:	b480      	push	{r7}
 80174e2:	b089      	sub	sp, #36	; 0x24
 80174e4:	af00      	add	r7, sp, #0
 80174e6:	60f8      	str	r0, [r7, #12]
 80174e8:	60b9      	str	r1, [r7, #8]
 80174ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 80174ec:	68fb      	ldr	r3, [r7, #12]
 80174ee:	f003 0307 	and.w	r3, r3, #7
 80174f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 80174f4:	69fb      	ldr	r3, [r7, #28]
 80174f6:	f1c3 0307 	rsb	r3, r3, #7
 80174fa:	2b06      	cmp	r3, #6
 80174fc:	bf28      	it	cs
 80174fe:	2306      	movcs	r3, #6
 8017500:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8017502:	69fb      	ldr	r3, [r7, #28]
 8017504:	f103 0306 	add.w	r3, r3, #6
 8017508:	2b06      	cmp	r3, #6
 801750a:	d903      	bls.n	8017514 <NVIC_EncodePriority+0x34>
 801750c:	69fb      	ldr	r3, [r7, #28]
 801750e:	f103 33ff 	add.w	r3, r3, #4294967295
 8017512:	e001      	b.n	8017518 <NVIC_EncodePriority+0x38>
 8017514:	f04f 0300 	mov.w	r3, #0
 8017518:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 801751a:	69bb      	ldr	r3, [r7, #24]
 801751c:	f04f 0201 	mov.w	r2, #1
 8017520:	fa02 f303 	lsl.w	r3, r2, r3
 8017524:	f103 33ff 	add.w	r3, r3, #4294967295
 8017528:	461a      	mov	r2, r3
 801752a:	68bb      	ldr	r3, [r7, #8]
 801752c:	401a      	ands	r2, r3
 801752e:	697b      	ldr	r3, [r7, #20]
 8017530:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8017534:	697b      	ldr	r3, [r7, #20]
 8017536:	f04f 0101 	mov.w	r1, #1
 801753a:	fa01 f303 	lsl.w	r3, r1, r3
 801753e:	f103 33ff 	add.w	r3, r3, #4294967295
 8017542:	4619      	mov	r1, r3
 8017544:	687b      	ldr	r3, [r7, #4]
 8017546:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 8017548:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 801754a:	4618      	mov	r0, r3
 801754c:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8017550:	46bd      	mov	sp, r7
 8017552:	bc80      	pop	{r7}
 8017554:	4770      	bx	lr
 8017556:	bf00      	nop

08017558 <USBCORE001_SetParameters>:

/*******************************************************************************
**                     Private Function Definitions                           **
*******************************************************************************/
static int USBCORE001_SetParameters(dwc_otg_core_if_t * CoreIfPtr)
{
 8017558:	b580      	push	{r7, lr}
 801755a:	b084      	sub	sp, #16
 801755c:	af00      	add	r7, sp, #0
 801755e:	6078      	str	r0, [r7, #4]
  int RetVal = 0; 
 8017560:	f04f 0300 	mov.w	r3, #0
 8017564:	60fb      	str	r3, [r7, #12]
  int Count; 
  if (USBCORE001_DriverParams.otg_cap != -1) {
 8017566:	f240 0364 	movw	r3, #100	; 0x64
 801756a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801756e:	685b      	ldr	r3, [r3, #4]
 8017570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017574:	d00c      	beq.n	8017590 <USBCORE001_SetParameters+0x38>
    RetVal +=
        dwc_otg_set_param_otg_cap(CoreIfPtr,
 8017576:	f240 0364 	movw	r3, #100	; 0x64
 801757a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801757e:	685b      	ldr	r3, [r3, #4]
 8017580:	6878      	ldr	r0, [r7, #4]
 8017582:	4619      	mov	r1, r3
 8017584:	f7f7 f850 	bl	800e628 <dwc_otg_set_param_otg_cap>
 8017588:	4603      	mov	r3, r0
static int USBCORE001_SetParameters(dwc_otg_core_if_t * CoreIfPtr)
{
  int RetVal = 0; 
  int Count; 
  if (USBCORE001_DriverParams.otg_cap != -1) {
    RetVal +=
 801758a:	68fa      	ldr	r2, [r7, #12]
 801758c:	18d3      	adds	r3, r2, r3
 801758e:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_otg_cap(CoreIfPtr,
                USBCORE001_DriverParams.otg_cap);
  }
  if (USBCORE001_DriverParams.dma_enable != -1) {
 8017590:	f240 0364 	movw	r3, #100	; 0x64
 8017594:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017598:	689b      	ldr	r3, [r3, #8]
 801759a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801759e:	d00c      	beq.n	80175ba <USBCORE001_SetParameters+0x62>
    RetVal +=
        dwc_otg_set_param_dma_enable(CoreIfPtr,
 80175a0:	f240 0364 	movw	r3, #100	; 0x64
 80175a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80175a8:	689b      	ldr	r3, [r3, #8]
 80175aa:	6878      	ldr	r0, [r7, #4]
 80175ac:	4619      	mov	r1, r3
 80175ae:	f7f7 f8ff 	bl	800e7b0 <dwc_otg_set_param_dma_enable>
 80175b2:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_otg_cap(CoreIfPtr,
                USBCORE001_DriverParams.otg_cap);
  }
  if (USBCORE001_DriverParams.dma_enable != -1) {
    RetVal +=
 80175b4:	68fa      	ldr	r2, [r7, #12]
 80175b6:	18d3      	adds	r3, r2, r3
 80175b8:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_dma_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             dma_enable);
  }
  if (USBCORE001_DriverParams.dma_desc_enable != -1) {
 80175ba:	f240 0364 	movw	r3, #100	; 0x64
 80175be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80175c2:	68db      	ldr	r3, [r3, #12]
 80175c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80175c8:	d00c      	beq.n	80175e4 <USBCORE001_SetParameters+0x8c>
    RetVal +=
        dwc_otg_set_param_dma_desc_enable(CoreIfPtr,
 80175ca:	f240 0364 	movw	r3, #100	; 0x64
 80175ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80175d2:	68db      	ldr	r3, [r3, #12]
 80175d4:	6878      	ldr	r0, [r7, #4]
 80175d6:	4619      	mov	r1, r3
 80175d8:	f7f7 f932 	bl	800e840 <dwc_otg_set_param_dma_desc_enable>
 80175dc:	4603      	mov	r3, r0
        dwc_otg_set_param_dma_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             dma_enable);
  }
  if (USBCORE001_DriverParams.dma_desc_enable != -1) {
    RetVal +=
 80175de:	68fa      	ldr	r2, [r7, #12]
 80175e0:	18d3      	adds	r3, r2, r3
 80175e2:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_dma_desc_enable(CoreIfPtr,
                  USBCORE001_DriverParams.
                  dma_desc_enable);
  }  
  if (USBCORE001_DriverParams.opt != -1) {
 80175e4:	f240 0364 	movw	r3, #100	; 0x64
 80175e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80175ec:	681b      	ldr	r3, [r3, #0]
 80175ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80175f2:	d00c      	beq.n	801760e <USBCORE001_SetParameters+0xb6>
    RetVal +=
        dwc_otg_set_param_opt(CoreIfPtr, 
 80175f4:	f240 0364 	movw	r3, #100	; 0x64
 80175f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80175fc:	681b      	ldr	r3, [r3, #0]
 80175fe:	6878      	ldr	r0, [r7, #4]
 8017600:	4619      	mov	r1, r3
 8017602:	f7f7 f8ad 	bl	800e760 <dwc_otg_set_param_opt>
 8017606:	4603      	mov	r3, r0
        dwc_otg_set_param_dma_desc_enable(CoreIfPtr,
                  USBCORE001_DriverParams.
                  dma_desc_enable);
  }  
  if (USBCORE001_DriverParams.opt != -1) {
    RetVal +=
 8017608:	68fa      	ldr	r2, [r7, #12]
 801760a:	18d3      	adds	r3, r2, r3
 801760c:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_opt(CoreIfPtr, 
                              USBCORE001_DriverParams.opt);
  }
  if (USBCORE001_DriverParams.dma_burst_size != -1) {
 801760e:	f240 0364 	movw	r3, #100	; 0x64
 8017612:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017616:	691b      	ldr	r3, [r3, #16]
 8017618:	f1b3 3fff 	cmp.w	r3, #4294967295
 801761c:	d00c      	beq.n	8017638 <USBCORE001_SetParameters+0xe0>
    RetVal +=
        dwc_otg_set_param_dma_burst_size(CoreIfPtr,
 801761e:	f240 0364 	movw	r3, #100	; 0x64
 8017622:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017626:	691b      	ldr	r3, [r3, #16]
 8017628:	6878      	ldr	r0, [r7, #4]
 801762a:	4619      	mov	r1, r3
 801762c:	f7f8 f8b6 	bl	800f79c <dwc_otg_set_param_dma_burst_size>
 8017630:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_opt(CoreIfPtr, 
                              USBCORE001_DriverParams.opt);
  }
  if (USBCORE001_DriverParams.dma_burst_size != -1) {
    RetVal +=
 8017632:	68fa      	ldr	r2, [r7, #12]
 8017634:	18d3      	adds	r3, r2, r3
 8017636:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_dma_burst_size(CoreIfPtr,
                 USBCORE001_DriverParams.
                 dma_burst_size);
  }
  if (USBCORE001_DriverParams.host_support_fs_ls_low_power != -1) {
 8017638:	f240 0364 	movw	r3, #100	; 0x64
 801763c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017640:	699b      	ldr	r3, [r3, #24]
 8017642:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017646:	d00c      	beq.n	8017662 <USBCORE001_SetParameters+0x10a>
    RetVal +=
        dwc_otg_set_param_host_support_fs_ls_low_power(CoreIfPtr,
 8017648:	f240 0364 	movw	r3, #100	; 0x64
 801764c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017650:	699b      	ldr	r3, [r3, #24]
 8017652:	6878      	ldr	r0, [r7, #4]
 8017654:	4619      	mov	r1, r3
 8017656:	f7f7 f939 	bl	800e8cc <dwc_otg_set_param_host_support_fs_ls_low_power>
 801765a:	4603      	mov	r3, r0
        dwc_otg_set_param_dma_burst_size(CoreIfPtr,
                 USBCORE001_DriverParams.
                 dma_burst_size);
  }
  if (USBCORE001_DriverParams.host_support_fs_ls_low_power != -1) {
    RetVal +=
 801765c:	68fa      	ldr	r2, [r7, #12]
 801765e:	18d3      	adds	r3, r2, r3
 8017660:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_host_support_fs_ls_low_power(CoreIfPtr,
                   USBCORE001_DriverParams.
                   host_support_fs_ls_low_power);
  }
  if (USBCORE001_DriverParams.enable_dynamic_fifo != -1) {
 8017662:	f240 0364 	movw	r3, #100	; 0x64
 8017666:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801766a:	6a1b      	ldr	r3, [r3, #32]
 801766c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017670:	d00c      	beq.n	801768c <USBCORE001_SetParameters+0x134>
    RetVal +=
        dwc_otg_set_param_enable_dynamic_fifo(CoreIfPtr,
 8017672:	f240 0364 	movw	r3, #100	; 0x64
 8017676:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801767a:	6a1b      	ldr	r3, [r3, #32]
 801767c:	6878      	ldr	r0, [r7, #4]
 801767e:	4619      	mov	r1, r3
 8017680:	f7f7 f94c 	bl	800e91c <dwc_otg_set_param_enable_dynamic_fifo>
 8017684:	4603      	mov	r3, r0
        dwc_otg_set_param_host_support_fs_ls_low_power(CoreIfPtr,
                   USBCORE001_DriverParams.
                   host_support_fs_ls_low_power);
  }
  if (USBCORE001_DriverParams.enable_dynamic_fifo != -1) {
    RetVal +=
 8017686:	68fa      	ldr	r2, [r7, #12]
 8017688:	18d3      	adds	r3, r2, r3
 801768a:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_enable_dynamic_fifo(CoreIfPtr,
                USBCORE001_DriverParams.
                enable_dynamic_fifo);
  }
  if (USBCORE001_DriverParams.data_fifo_size != -1) {
 801768c:	f240 0364 	movw	r3, #100	; 0x64
 8017690:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017696:	f1b3 3fff 	cmp.w	r3, #4294967295
 801769a:	d00c      	beq.n	80176b6 <USBCORE001_SetParameters+0x15e>
    RetVal +=
        dwc_otg_set_param_data_fifo_size(CoreIfPtr,
 801769c:	f240 0364 	movw	r3, #100	; 0x64
 80176a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80176a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80176a6:	6878      	ldr	r0, [r7, #4]
 80176a8:	4619      	mov	r1, r3
 80176aa:	f7f7 f977 	bl	800e99c <dwc_otg_set_param_data_fifo_size>
 80176ae:	4603      	mov	r3, r0
        dwc_otg_set_param_enable_dynamic_fifo(CoreIfPtr,
                USBCORE001_DriverParams.
                enable_dynamic_fifo);
  }
  if (USBCORE001_DriverParams.data_fifo_size != -1) {
    RetVal +=
 80176b0:	68fa      	ldr	r2, [r7, #12]
 80176b2:	18d3      	adds	r3, r2, r3
 80176b4:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_data_fifo_size(CoreIfPtr,
                 USBCORE001_DriverParams.
                 data_fifo_size);
  }
  if (USBCORE001_DriverParams.dev_rx_fifo_size != -1) {
 80176b6:	f240 0364 	movw	r3, #100	; 0x64
 80176ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80176be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80176c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80176c4:	d00c      	beq.n	80176e0 <USBCORE001_SetParameters+0x188>
    RetVal +=
        dwc_otg_set_param_dev_rx_fifo_size(CoreIfPtr,
 80176c6:	f240 0364 	movw	r3, #100	; 0x64
 80176ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80176ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80176d0:	6878      	ldr	r0, [r7, #4]
 80176d2:	4619      	mov	r1, r3
 80176d4:	f7f7 f9a0 	bl	800ea18 <dwc_otg_set_param_dev_rx_fifo_size>
 80176d8:	4603      	mov	r3, r0
        dwc_otg_set_param_data_fifo_size(CoreIfPtr,
                 USBCORE001_DriverParams.
                 data_fifo_size);
  }
  if (USBCORE001_DriverParams.dev_rx_fifo_size != -1) {
    RetVal +=
 80176da:	68fa      	ldr	r2, [r7, #12]
 80176dc:	18d3      	adds	r3, r2, r3
 80176de:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_dev_rx_fifo_size(CoreIfPtr,
                   USBCORE001_DriverParams.
                   dev_rx_fifo_size);
  }
  if (USBCORE001_DriverParams.dev_nperio_tx_fifo_size != -1) {
 80176e0:	f240 0364 	movw	r3, #100	; 0x64
 80176e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80176e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80176ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80176ee:	d00c      	beq.n	801770a <USBCORE001_SetParameters+0x1b2>
    RetVal +=
        dwc_otg_set_param_dev_nperio_tx_fifo_size(CoreIfPtr,
 80176f0:	f240 0364 	movw	r3, #100	; 0x64
 80176f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80176f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80176fa:	6878      	ldr	r0, [r7, #4]
 80176fc:	4619      	mov	r1, r3
 80176fe:	f7f7 f9d3 	bl	800eaa8 <dwc_otg_set_param_dev_nperio_tx_fifo_size>
 8017702:	4603      	mov	r3, r0
        dwc_otg_set_param_dev_rx_fifo_size(CoreIfPtr,
                   USBCORE001_DriverParams.
                   dev_rx_fifo_size);
  }
  if (USBCORE001_DriverParams.dev_nperio_tx_fifo_size != -1) {
    RetVal +=
 8017704:	68fa      	ldr	r2, [r7, #12]
 8017706:	18d3      	adds	r3, r2, r3
 8017708:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_dev_nperio_tx_fifo_size(CoreIfPtr,
                    USBCORE001_DriverParams.
                    dev_nperio_tx_fifo_size);
  }
  if (USBCORE001_DriverParams.host_rx_fifo_size != -1) {
 801770a:	f240 0364 	movw	r3, #100	; 0x64
 801770e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017712:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017714:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017718:	d00c      	beq.n	8017734 <USBCORE001_SetParameters+0x1dc>
    RetVal +=
        dwc_otg_set_param_host_rx_fifo_size(CoreIfPtr,
 801771a:	f240 0364 	movw	r3, #100	; 0x64
 801771e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017722:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017724:	6878      	ldr	r0, [r7, #4]
 8017726:	4619      	mov	r1, r3
 8017728:	f7f7 fa0a 	bl	800eb40 <dwc_otg_set_param_host_rx_fifo_size>
 801772c:	4603      	mov	r3, r0
        dwc_otg_set_param_dev_nperio_tx_fifo_size(CoreIfPtr,
                    USBCORE001_DriverParams.
                    dev_nperio_tx_fifo_size);
  }
  if (USBCORE001_DriverParams.host_rx_fifo_size != -1) {
    RetVal +=
 801772e:	68fa      	ldr	r2, [r7, #12]
 8017730:	18d3      	adds	r3, r2, r3
 8017732:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_host_rx_fifo_size(CoreIfPtr,
              USBCORE001_DriverParams.host_rx_fifo_size);
  }
  if (USBCORE001_DriverParams.host_nperio_tx_fifo_size != -1) {
 8017734:	f240 0364 	movw	r3, #100	; 0x64
 8017738:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801773c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801773e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017742:	d00c      	beq.n	801775e <USBCORE001_SetParameters+0x206>
    RetVal +=
        dwc_otg_set_param_host_nperio_tx_fifo_size(CoreIfPtr,
 8017744:	f240 0364 	movw	r3, #100	; 0x64
 8017748:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801774c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801774e:	6878      	ldr	r0, [r7, #4]
 8017750:	4619      	mov	r1, r3
 8017752:	f7f7 fa3d 	bl	800ebd0 <dwc_otg_set_param_host_nperio_tx_fifo_size>
 8017756:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_host_rx_fifo_size(CoreIfPtr,
              USBCORE001_DriverParams.host_rx_fifo_size);
  }
  if (USBCORE001_DriverParams.host_nperio_tx_fifo_size != -1) {
    RetVal +=
 8017758:	68fa      	ldr	r2, [r7, #12]
 801775a:	18d3      	adds	r3, r2, r3
 801775c:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_host_nperio_tx_fifo_size(CoreIfPtr,
                     USBCORE001_DriverParams.
                     host_nperio_tx_fifo_size);
  }
  if (USBCORE001_DriverParams.host_perio_tx_fifo_size != -1) {
 801775e:	f240 0364 	movw	r3, #100	; 0x64
 8017762:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017766:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017768:	f1b3 3fff 	cmp.w	r3, #4294967295
 801776c:	d00c      	beq.n	8017788 <USBCORE001_SetParameters+0x230>
    RetVal +=
        dwc_otg_set_param_host_perio_tx_fifo_size(CoreIfPtr,
 801776e:	f240 0364 	movw	r3, #100	; 0x64
 8017772:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017776:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017778:	6878      	ldr	r0, [r7, #4]
 801777a:	4619      	mov	r1, r3
 801777c:	f7f7 fa74 	bl	800ec68 <dwc_otg_set_param_host_perio_tx_fifo_size>
 8017780:	4603      	mov	r3, r0
        dwc_otg_set_param_host_nperio_tx_fifo_size(CoreIfPtr,
                     USBCORE001_DriverParams.
                     host_nperio_tx_fifo_size);
  }
  if (USBCORE001_DriverParams.host_perio_tx_fifo_size != -1) {
    RetVal +=
 8017782:	68fa      	ldr	r2, [r7, #12]
 8017784:	18d3      	adds	r3, r2, r3
 8017786:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_host_perio_tx_fifo_size(CoreIfPtr,
                    USBCORE001_DriverParams.
                    host_perio_tx_fifo_size);
  }
  if (USBCORE001_DriverParams.max_transfer_size != -1) {
 8017788:	f240 0364 	movw	r3, #100	; 0x64
 801778c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017790:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8017792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017796:	d00c      	beq.n	80177b2 <USBCORE001_SetParameters+0x25a>
    RetVal +=
        dwc_otg_set_param_max_transfer_size(CoreIfPtr,
 8017798:	f240 0364 	movw	r3, #100	; 0x64
 801779c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80177a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80177a2:	6878      	ldr	r0, [r7, #4]
 80177a4:	4619      	mov	r1, r3
 80177a6:	f7f7 faab 	bl	800ed00 <dwc_otg_set_param_max_transfer_size>
 80177aa:	4603      	mov	r3, r0
        dwc_otg_set_param_host_perio_tx_fifo_size(CoreIfPtr,
                    USBCORE001_DriverParams.
                    host_perio_tx_fifo_size);
  }
  if (USBCORE001_DriverParams.max_transfer_size != -1) {
    RetVal +=
 80177ac:	68fa      	ldr	r2, [r7, #12]
 80177ae:	18d3      	adds	r3, r2, r3
 80177b0:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_max_transfer_size(CoreIfPtr,
              USBCORE001_DriverParams.
              max_transfer_size);
  }
  if (USBCORE001_DriverParams.max_packet_count != -1) {
 80177b2:	f240 0364 	movw	r3, #100	; 0x64
 80177b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80177ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80177bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80177c0:	d00c      	beq.n	80177dc <USBCORE001_SetParameters+0x284>
    RetVal +=
        dwc_otg_set_param_max_packet_count(CoreIfPtr,
 80177c2:	f240 0364 	movw	r3, #100	; 0x64
 80177c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80177ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80177cc:	6878      	ldr	r0, [r7, #4]
 80177ce:	4619      	mov	r1, r3
 80177d0:	f7f7 faea 	bl	800eda8 <dwc_otg_set_param_max_packet_count>
 80177d4:	4603      	mov	r3, r0
        dwc_otg_set_param_max_transfer_size(CoreIfPtr,
              USBCORE001_DriverParams.
              max_transfer_size);
  }
  if (USBCORE001_DriverParams.max_packet_count != -1) {
    RetVal +=
 80177d6:	68fa      	ldr	r2, [r7, #12]
 80177d8:	18d3      	adds	r3, r2, r3
 80177da:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_max_packet_count(CoreIfPtr,
                   USBCORE001_DriverParams.
                   max_packet_count);
  }
  if (USBCORE001_DriverParams.host_channels != -1) {
 80177dc:	f240 0364 	movw	r3, #100	; 0x64
 80177e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80177e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80177e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80177ec:	d00d      	beq.n	801780a <USBCORE001_SetParameters+0x2b2>
    RetVal +=
        dwc_otg_set_param_host_channels(CoreIfPtr,
 80177ee:	f240 0364 	movw	r3, #100	; 0x64
 80177f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80177f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80177fa:	6878      	ldr	r0, [r7, #4]
 80177fc:	4619      	mov	r1, r3
 80177fe:	f7f7 fb25 	bl	800ee4c <dwc_otg_set_param_host_channels>
 8017802:	4603      	mov	r3, r0
        dwc_otg_set_param_max_packet_count(CoreIfPtr,
                   USBCORE001_DriverParams.
                   max_packet_count);
  }
  if (USBCORE001_DriverParams.host_channels != -1) {
    RetVal +=
 8017804:	68fa      	ldr	r2, [r7, #12]
 8017806:	18d3      	adds	r3, r2, r3
 8017808:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_host_channels(CoreIfPtr,
                USBCORE001_DriverParams.
                host_channels);
  }
  if (USBCORE001_DriverParams.dev_endpoints != -1) {
 801780a:	f240 0364 	movw	r3, #100	; 0x64
 801780e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017812:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8017816:	f1b3 3fff 	cmp.w	r3, #4294967295
 801781a:	d00d      	beq.n	8017838 <USBCORE001_SetParameters+0x2e0>
    RetVal +=
        dwc_otg_set_param_dev_endpoints(CoreIfPtr,
 801781c:	f240 0364 	movw	r3, #100	; 0x64
 8017820:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017824:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8017828:	6878      	ldr	r0, [r7, #4]
 801782a:	4619      	mov	r1, r3
 801782c:	f7f7 fb54 	bl	800eed8 <dwc_otg_set_param_dev_endpoints>
 8017830:	4603      	mov	r3, r0
        dwc_otg_set_param_host_channels(CoreIfPtr,
                USBCORE001_DriverParams.
                host_channels);
  }
  if (USBCORE001_DriverParams.dev_endpoints != -1) {
    RetVal +=
 8017832:	68fa      	ldr	r2, [r7, #12]
 8017834:	18d3      	adds	r3, r2, r3
 8017836:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_dev_endpoints(CoreIfPtr,
                USBCORE001_DriverParams.
                dev_endpoints);
  }  
  if (USBCORE001_DriverParams.phy_type != -1) {
 8017838:	f240 0364 	movw	r3, #100	; 0x64
 801783c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017840:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8017844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017848:	d00d      	beq.n	8017866 <USBCORE001_SetParameters+0x30e>
    RetVal +=
        dwc_otg_set_param_phy_type(CoreIfPtr,
 801784a:	f240 0364 	movw	r3, #100	; 0x64
 801784e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017852:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8017856:	6878      	ldr	r0, [r7, #4]
 8017858:	4619      	mov	r1, r3
 801785a:	f7f7 fb83 	bl	800ef64 <dwc_otg_set_param_phy_type>
 801785e:	4603      	mov	r3, r0
        dwc_otg_set_param_dev_endpoints(CoreIfPtr,
                USBCORE001_DriverParams.
                dev_endpoints);
  }  
  if (USBCORE001_DriverParams.phy_type != -1) {
    RetVal +=
 8017860:	68fa      	ldr	r2, [r7, #12]
 8017862:	18d3      	adds	r3, r2, r3
 8017864:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_phy_type(CoreIfPtr,
                 USBCORE001_DriverParams.phy_type);
  }
  if (USBCORE001_DriverParams.speed != -1) {
 8017866:	f240 0364 	movw	r3, #100	; 0x64
 801786a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801786e:	695b      	ldr	r3, [r3, #20]
 8017870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017874:	d00c      	beq.n	8017890 <USBCORE001_SetParameters+0x338>
    RetVal +=
        dwc_otg_set_param_speed(CoreIfPtr,
 8017876:	f240 0364 	movw	r3, #100	; 0x64
 801787a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801787e:	695b      	ldr	r3, [r3, #20]
 8017880:	6878      	ldr	r0, [r7, #4]
 8017882:	4619      	mov	r1, r3
 8017884:	f7f7 fc04 	bl	800f090 <dwc_otg_set_param_speed>
 8017888:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_phy_type(CoreIfPtr,
                 USBCORE001_DriverParams.phy_type);
  }
  if (USBCORE001_DriverParams.speed != -1) {
    RetVal +=
 801788a:	68fa      	ldr	r2, [r7, #12]
 801788c:	18d3      	adds	r3, r2, r3
 801788e:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_speed(CoreIfPtr,
              USBCORE001_DriverParams.speed);
  }    
  if (USBCORE001_DriverParams.host_ls_low_power_phy_clk != -1) {
 8017890:	f240 0364 	movw	r3, #100	; 0x64
 8017894:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017898:	69db      	ldr	r3, [r3, #28]
 801789a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801789e:	d00c      	beq.n	80178ba <USBCORE001_SetParameters+0x362>
    RetVal +=
        dwc_otg_set_param_host_ls_low_power_phy_clk(CoreIfPtr,
 80178a0:	f240 0364 	movw	r3, #100	; 0x64
 80178a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80178a8:	69db      	ldr	r3, [r3, #28]
 80178aa:	6878      	ldr	r0, [r7, #4]
 80178ac:	4619      	mov	r1, r3
 80178ae:	f7f7 fc35 	bl	800f11c <dwc_otg_set_param_host_ls_low_power_phy_clk>
 80178b2:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_speed(CoreIfPtr,
              USBCORE001_DriverParams.speed);
  }    
  if (USBCORE001_DriverParams.host_ls_low_power_phy_clk != -1) {
    RetVal +=
 80178b4:	68fa      	ldr	r2, [r7, #12]
 80178b6:	18d3      	adds	r3, r2, r3
 80178b8:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_host_ls_low_power_phy_clk(CoreIfPtr,
                USBCORE001_DriverParams.
                host_ls_low_power_phy_clk);
  }
  if (USBCORE001_DriverParams.phy_ulpi_ddr != -1) {
 80178ba:	f240 0364 	movw	r3, #100	; 0x64
 80178be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80178c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80178c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80178ca:	d00d      	beq.n	80178e8 <USBCORE001_SetParameters+0x390>
    RetVal +=
        dwc_otg_set_param_phy_ulpi_ddr(CoreIfPtr,
 80178cc:	f240 0364 	movw	r3, #100	; 0x64
 80178d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80178d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80178d8:	6878      	ldr	r0, [r7, #4]
 80178da:	4619      	mov	r1, r3
 80178dc:	f7f7 fc64 	bl	800f1a8 <dwc_otg_set_param_phy_ulpi_ddr>
 80178e0:	4603      	mov	r3, r0
        dwc_otg_set_param_host_ls_low_power_phy_clk(CoreIfPtr,
                USBCORE001_DriverParams.
                host_ls_low_power_phy_clk);
  }
  if (USBCORE001_DriverParams.phy_ulpi_ddr != -1) {
    RetVal +=
 80178e2:	68fa      	ldr	r2, [r7, #12]
 80178e4:	18d3      	adds	r3, r2, r3
 80178e6:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_phy_ulpi_ddr(CoreIfPtr,
               USBCORE001_DriverParams.
               phy_ulpi_ddr);
  }
  if (USBCORE001_DriverParams.phy_ulpi_ext_vbus != -1) {
 80178e8:	f240 0364 	movw	r3, #100	; 0x64
 80178ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80178f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80178f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80178f8:	d00d      	beq.n	8017916 <USBCORE001_SetParameters+0x3be>
    RetVal +=
        dwc_otg_set_param_phy_ulpi_ext_vbus(CoreIfPtr,
 80178fa:	f240 0364 	movw	r3, #100	; 0x64
 80178fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017902:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8017906:	6878      	ldr	r0, [r7, #4]
 8017908:	4619      	mov	r1, r3
 801790a:	f7f7 fc77 	bl	800f1fc <dwc_otg_set_param_phy_ulpi_ext_vbus>
 801790e:	4603      	mov	r3, r0
        dwc_otg_set_param_phy_ulpi_ddr(CoreIfPtr,
               USBCORE001_DriverParams.
               phy_ulpi_ddr);
  }
  if (USBCORE001_DriverParams.phy_ulpi_ext_vbus != -1) {
    RetVal +=
 8017910:	68fa      	ldr	r2, [r7, #12]
 8017912:	18d3      	adds	r3, r2, r3
 8017914:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_phy_ulpi_ext_vbus(CoreIfPtr,
              USBCORE001_DriverParams.
              phy_ulpi_ext_vbus);
  }
  if (USBCORE001_DriverParams.phy_utmi_width != -1) {
 8017916:	f240 0364 	movw	r3, #100	; 0x64
 801791a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801791e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8017922:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017926:	d00d      	beq.n	8017944 <USBCORE001_SetParameters+0x3ec>
    RetVal +=
        dwc_otg_set_param_phy_utmi_width(CoreIfPtr,
 8017928:	f240 0364 	movw	r3, #100	; 0x64
 801792c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017930:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8017934:	6878      	ldr	r0, [r7, #4]
 8017936:	4619      	mov	r1, r3
 8017938:	f7f7 fc8a 	bl	800f250 <dwc_otg_set_param_phy_utmi_width>
 801793c:	4603      	mov	r3, r0
        dwc_otg_set_param_phy_ulpi_ext_vbus(CoreIfPtr,
              USBCORE001_DriverParams.
              phy_ulpi_ext_vbus);
  }
  if (USBCORE001_DriverParams.phy_utmi_width != -1) {
    RetVal +=
 801793e:	68fa      	ldr	r2, [r7, #12]
 8017940:	18d3      	adds	r3, r2, r3
 8017942:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_phy_utmi_width(CoreIfPtr,
                 USBCORE001_DriverParams.
                 phy_utmi_width);
  }
  if (USBCORE001_DriverParams.ulpi_fs_ls != -1) {
 8017944:	f240 0364 	movw	r3, #100	; 0x64
 8017948:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801794c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8017950:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017954:	d00d      	beq.n	8017972 <USBCORE001_SetParameters+0x41a>
    RetVal +=
        dwc_otg_set_param_ulpi_fs_ls(CoreIfPtr,
 8017956:	f240 0364 	movw	r3, #100	; 0x64
 801795a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801795e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8017962:	6878      	ldr	r0, [r7, #4]
 8017964:	4619      	mov	r1, r3
 8017966:	f7f7 fca3 	bl	800f2b0 <dwc_otg_set_param_ulpi_fs_ls>
 801796a:	4603      	mov	r3, r0
        dwc_otg_set_param_phy_utmi_width(CoreIfPtr,
                 USBCORE001_DriverParams.
                 phy_utmi_width);
  }
  if (USBCORE001_DriverParams.ulpi_fs_ls != -1) {
    RetVal +=
 801796c:	68fa      	ldr	r2, [r7, #12]
 801796e:	18d3      	adds	r3, r2, r3
 8017970:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_ulpi_fs_ls(CoreIfPtr,
             USBCORE001_DriverParams.ulpi_fs_ls);
  }
  if (USBCORE001_DriverParams.ts_dline != -1) {
 8017972:	f240 0364 	movw	r3, #100	; 0x64
 8017976:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801797a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 801797e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017982:	d00d      	beq.n	80179a0 <USBCORE001_SetParameters+0x448>
    RetVal +=
        dwc_otg_set_param_ts_dline(CoreIfPtr,
 8017984:	f240 0364 	movw	r3, #100	; 0x64
 8017988:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801798c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8017990:	6878      	ldr	r0, [r7, #4]
 8017992:	4619      	mov	r1, r3
 8017994:	f7f7 fcb6 	bl	800f304 <dwc_otg_set_param_ts_dline>
 8017998:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_ulpi_fs_ls(CoreIfPtr,
             USBCORE001_DriverParams.ulpi_fs_ls);
  }
  if (USBCORE001_DriverParams.ts_dline != -1) {
    RetVal +=
 801799a:	68fa      	ldr	r2, [r7, #12]
 801799c:	18d3      	adds	r3, r2, r3
 801799e:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_ts_dline(CoreIfPtr,
                 USBCORE001_DriverParams.ts_dline);
  }
  if (USBCORE001_DriverParams.i2c_enable != -1) {
 80179a0:	f240 0364 	movw	r3, #100	; 0x64
 80179a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80179a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80179ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80179b0:	d00d      	beq.n	80179ce <USBCORE001_SetParameters+0x476>
    RetVal +=
        dwc_otg_set_param_i2c_enable(CoreIfPtr,
 80179b2:	f240 0364 	movw	r3, #100	; 0x64
 80179b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80179ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80179be:	6878      	ldr	r0, [r7, #4]
 80179c0:	4619      	mov	r1, r3
 80179c2:	f7f7 fcc9 	bl	800f358 <dwc_otg_set_param_i2c_enable>
 80179c6:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_ts_dline(CoreIfPtr,
                 USBCORE001_DriverParams.ts_dline);
  }
  if (USBCORE001_DriverParams.i2c_enable != -1) {
    RetVal +=
 80179c8:	68fa      	ldr	r2, [r7, #12]
 80179ca:	18d3      	adds	r3, r2, r3
 80179cc:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_i2c_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             i2c_enable);
  }
  if (USBCORE001_DriverParams.en_multiple_tx_fifo != -1) {
 80179ce:	f240 0364 	movw	r3, #100	; 0x64
 80179d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80179d6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80179da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80179de:	d00d      	beq.n	80179fc <USBCORE001_SetParameters+0x4a4>
    RetVal +=
        dwc_otg_set_param_en_multiple_tx_fifo(CoreIfPtr,
 80179e0:	f240 0364 	movw	r3, #100	; 0x64
 80179e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80179e8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80179ec:	6878      	ldr	r0, [r7, #4]
 80179ee:	4619      	mov	r1, r3
 80179f0:	f7f7 fd54 	bl	800f49c <dwc_otg_set_param_en_multiple_tx_fifo>
 80179f4:	4603      	mov	r3, r0
        dwc_otg_set_param_i2c_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             i2c_enable);
  }
  if (USBCORE001_DriverParams.en_multiple_tx_fifo != -1) {
    RetVal +=
 80179f6:	68fa      	ldr	r2, [r7, #12]
 80179f8:	18d3      	adds	r3, r2, r3
 80179fa:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_en_multiple_tx_fifo(CoreIfPtr,
                USBCORE001_DriverParams.
                en_multiple_tx_fifo);
  }
  for (Count = 0; Count < 15; Count++) {
 80179fc:	f04f 0300 	mov.w	r3, #0
 8017a00:	60bb      	str	r3, [r7, #8]
 8017a02:	e021      	b.n	8017a48 <USBCORE001_SetParameters+0x4f0>
    if (USBCORE001_DriverParams.dev_perio_tx_fifo_size[Count] != -1) {
 8017a04:	f240 0364 	movw	r3, #100	; 0x64
 8017a08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017a0c:	68ba      	ldr	r2, [r7, #8]
 8017a0e:	f102 020c 	add.w	r2, r2, #12
 8017a12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017a16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017a1a:	d011      	beq.n	8017a40 <USBCORE001_SetParameters+0x4e8>
      RetVal +=
          dwc_otg_set_param_dev_perio_tx_fifo_size(CoreIfPtr,
 8017a1c:	f240 0364 	movw	r3, #100	; 0x64
 8017a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017a24:	68ba      	ldr	r2, [r7, #8]
 8017a26:	f102 020c 	add.w	r2, r2, #12
 8017a2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017a2e:	6878      	ldr	r0, [r7, #4]
 8017a30:	4619      	mov	r1, r3
 8017a32:	68ba      	ldr	r2, [r7, #8]
 8017a34:	f7f7 fcd2 	bl	800f3dc <dwc_otg_set_param_dev_perio_tx_fifo_size>
 8017a38:	4603      	mov	r3, r0
                USBCORE001_DriverParams.
                en_multiple_tx_fifo);
  }
  for (Count = 0; Count < 15; Count++) {
    if (USBCORE001_DriverParams.dev_perio_tx_fifo_size[Count] != -1) {
      RetVal +=
 8017a3a:	68fa      	ldr	r2, [r7, #12]
 8017a3c:	18d3      	adds	r3, r2, r3
 8017a3e:	60fb      	str	r3, [r7, #12]
    RetVal +=
        dwc_otg_set_param_en_multiple_tx_fifo(CoreIfPtr,
                USBCORE001_DriverParams.
                en_multiple_tx_fifo);
  }
  for (Count = 0; Count < 15; Count++) {
 8017a40:	68bb      	ldr	r3, [r7, #8]
 8017a42:	f103 0301 	add.w	r3, r3, #1
 8017a46:	60bb      	str	r3, [r7, #8]
 8017a48:	68bb      	ldr	r3, [r7, #8]
 8017a4a:	2b0e      	cmp	r3, #14
 8017a4c:	ddda      	ble.n	8017a04 <USBCORE001_SetParameters+0x4ac>
                     USBCORE001_DriverParams.
                     dev_perio_tx_fifo_size[Count], Count);
    }
  }

  for (Count = 0; Count < 15; Count++) {
 8017a4e:	f04f 0300 	mov.w	r3, #0
 8017a52:	60bb      	str	r3, [r7, #8]
 8017a54:	e021      	b.n	8017a9a <USBCORE001_SetParameters+0x542>
    if (USBCORE001_DriverParams.dev_tx_fifo_size[Count] != -1) {
 8017a56:	f240 0364 	movw	r3, #100	; 0x64
 8017a5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017a5e:	68ba      	ldr	r2, [r7, #8]
 8017a60:	f102 022a 	add.w	r2, r2, #42	; 0x2a
 8017a64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017a6c:	d011      	beq.n	8017a92 <USBCORE001_SetParameters+0x53a>
      RetVal += dwc_otg_set_param_dev_tx_fifo_size(CoreIfPtr,
 8017a6e:	f240 0364 	movw	r3, #100	; 0x64
 8017a72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017a76:	68ba      	ldr	r2, [r7, #8]
 8017a78:	f102 022a 	add.w	r2, r2, #42	; 0x2a
 8017a7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017a80:	6878      	ldr	r0, [r7, #4]
 8017a82:	4619      	mov	r1, r3
 8017a84:	68ba      	ldr	r2, [r7, #8]
 8017a86:	f7f7 fd4b 	bl	800f520 <dwc_otg_set_param_dev_tx_fifo_size>
 8017a8a:	4603      	mov	r3, r0
 8017a8c:	68fa      	ldr	r2, [r7, #12]
 8017a8e:	18d3      	adds	r3, r2, r3
 8017a90:	60fb      	str	r3, [r7, #12]
                     USBCORE001_DriverParams.
                     dev_perio_tx_fifo_size[Count], Count);
    }
  }

  for (Count = 0; Count < 15; Count++) {
 8017a92:	68bb      	ldr	r3, [r7, #8]
 8017a94:	f103 0301 	add.w	r3, r3, #1
 8017a98:	60bb      	str	r3, [r7, #8]
 8017a9a:	68bb      	ldr	r3, [r7, #8]
 8017a9c:	2b0e      	cmp	r3, #14
 8017a9e:	ddda      	ble.n	8017a56 <USBCORE001_SetParameters+0x4fe>
                     USBCORE001_DriverParams.
                     dev_tx_fifo_size
                     [Count], Count);
    }
  }
  if (USBCORE001_DriverParams.thr_ctl != -1) {
 8017aa0:	f240 0364 	movw	r3, #100	; 0x64
 8017aa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017aa8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8017aac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017ab0:	d00d      	beq.n	8017ace <USBCORE001_SetParameters+0x576>
    RetVal +=
        dwc_otg_set_param_thr_ctl(CoreIfPtr,
                USBCORE001_DriverParams.thr_ctl);
 8017ab2:	f240 0364 	movw	r3, #100	; 0x64
 8017ab6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017aba:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
                     [Count], Count);
    }
  }
  if (USBCORE001_DriverParams.thr_ctl != -1) {
    RetVal +=
        dwc_otg_set_param_thr_ctl(CoreIfPtr,
 8017abe:	6878      	ldr	r0, [r7, #4]
 8017ac0:	4619      	mov	r1, r3
 8017ac2:	f7f7 fd8d 	bl	800f5e0 <dwc_otg_set_param_thr_ctl>
 8017ac6:	4603      	mov	r3, r0
                     dev_tx_fifo_size
                     [Count], Count);
    }
  }
  if (USBCORE001_DriverParams.thr_ctl != -1) {
    RetVal +=
 8017ac8:	68fa      	ldr	r2, [r7, #12]
 8017aca:	18d3      	adds	r3, r2, r3
 8017acc:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_thr_ctl(CoreIfPtr,
                USBCORE001_DriverParams.thr_ctl);
  }
  if (USBCORE001_DriverParams.mpi_enable != -1) {
 8017ace:	f240 0364 	movw	r3, #100	; 0x64
 8017ad2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017ad6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8017ada:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017ade:	d00d      	beq.n	8017afc <USBCORE001_SetParameters+0x5a4>
    RetVal +=
        dwc_otg_set_param_mpi_enable(CoreIfPtr,
 8017ae0:	f240 0364 	movw	r3, #100	; 0x64
 8017ae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017ae8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8017aec:	6878      	ldr	r0, [r7, #4]
 8017aee:	4619      	mov	r1, r3
 8017af0:	f7f7 feea 	bl	800f8c8 <dwc_otg_set_param_mpi_enable>
 8017af4:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_thr_ctl(CoreIfPtr,
                USBCORE001_DriverParams.thr_ctl);
  }
  if (USBCORE001_DriverParams.mpi_enable != -1) {
    RetVal +=
 8017af6:	68fa      	ldr	r2, [r7, #12]
 8017af8:	18d3      	adds	r3, r2, r3
 8017afa:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_mpi_enable(CoreIfPtr,
             USBCORE001_DriverParams.mpi_enable);
  }
  if (USBCORE001_DriverParams.pti_enable != -1) {
 8017afc:	f240 0364 	movw	r3, #100	; 0x64
 8017b00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017b04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8017b08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017b0c:	d00d      	beq.n	8017b2a <USBCORE001_SetParameters+0x5d2>
    RetVal +=
        dwc_otg_set_param_pti_enable(CoreIfPtr,
 8017b0e:	f240 0364 	movw	r3, #100	; 0x64
 8017b12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017b16:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8017b1a:	6878      	ldr	r0, [r7, #4]
 8017b1c:	4619      	mov	r1, r3
 8017b1e:	f7f7 fe91 	bl	800f844 <dwc_otg_set_param_pti_enable>
 8017b22:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_mpi_enable(CoreIfPtr,
             USBCORE001_DriverParams.mpi_enable);
  }
  if (USBCORE001_DriverParams.pti_enable != -1) {
    RetVal +=
 8017b24:	68fa      	ldr	r2, [r7, #12]
 8017b26:	18d3      	adds	r3, r2, r3
 8017b28:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_pti_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             pti_enable);
  }
  if (USBCORE001_DriverParams.lpm_enable != -1) {
 8017b2a:	f240 0364 	movw	r3, #100	; 0x64
 8017b2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017b32:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 8017b36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017b3a:	d00d      	beq.n	8017b58 <USBCORE001_SetParameters+0x600>
    RetVal +=
        dwc_otg_set_param_lpm_enable(CoreIfPtr,
 8017b3c:	f240 0364 	movw	r3, #100	; 0x64
 8017b40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017b44:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 8017b48:	6878      	ldr	r0, [r7, #4]
 8017b4a:	4619      	mov	r1, r3
 8017b4c:	f7f7 fd90 	bl	800f670 <dwc_otg_set_param_lpm_enable>
 8017b50:	4603      	mov	r3, r0
        dwc_otg_set_param_pti_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             pti_enable);
  }
  if (USBCORE001_DriverParams.lpm_enable != -1) {
    RetVal +=
 8017b52:	68fa      	ldr	r2, [r7, #12]
 8017b54:	18d3      	adds	r3, r2, r3
 8017b56:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_lpm_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             lpm_enable);
  }
  if (USBCORE001_DriverParams.ic_usb_cap != -1) {
 8017b58:	f240 0364 	movw	r3, #100	; 0x64
 8017b5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017b60:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8017b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017b68:	d00d      	beq.n	8017b86 <USBCORE001_SetParameters+0x62e>
    RetVal +=
        dwc_otg_set_param_ic_usb_cap(CoreIfPtr,
 8017b6a:	f240 0364 	movw	r3, #100	; 0x64
 8017b6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017b72:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8017b76:	6878      	ldr	r0, [r7, #4]
 8017b78:	4619      	mov	r1, r3
 8017b7a:	f7f7 ff29 	bl	800f9d0 <dwc_otg_set_param_ic_usb_cap>
 8017b7e:	4603      	mov	r3, r0
        dwc_otg_set_param_lpm_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             lpm_enable);
  }
  if (USBCORE001_DriverParams.ic_usb_cap != -1) {
    RetVal +=
 8017b80:	68fa      	ldr	r2, [r7, #12]
 8017b82:	18d3      	adds	r3, r2, r3
 8017b84:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_ic_usb_cap(CoreIfPtr,
             USBCORE001_DriverParams.
             ic_usb_cap);
  }
  if (USBCORE001_DriverParams.tx_thr_length != -1) {
 8017b86:	f240 0364 	movw	r3, #100	; 0x64
 8017b8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017b8e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8017b92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017b96:	d00d      	beq.n	8017bb4 <USBCORE001_SetParameters+0x65c>
    RetVal +=
        dwc_otg_set_param_tx_thr_length(CoreIfPtr,
                USBCORE001_DriverParams.tx_thr_length);
 8017b98:	f240 0364 	movw	r3, #100	; 0x64
 8017b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017ba0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
             USBCORE001_DriverParams.
             ic_usb_cap);
  }
  if (USBCORE001_DriverParams.tx_thr_length != -1) {
    RetVal +=
        dwc_otg_set_param_tx_thr_length(CoreIfPtr,
 8017ba4:	6878      	ldr	r0, [r7, #4]
 8017ba6:	4619      	mov	r1, r3
 8017ba8:	f7f7 fda4 	bl	800f6f4 <dwc_otg_set_param_tx_thr_length>
 8017bac:	4603      	mov	r3, r0
        dwc_otg_set_param_ic_usb_cap(CoreIfPtr,
             USBCORE001_DriverParams.
             ic_usb_cap);
  }
  if (USBCORE001_DriverParams.tx_thr_length != -1) {
    RetVal +=
 8017bae:	68fa      	ldr	r2, [r7, #12]
 8017bb0:	18d3      	adds	r3, r2, r3
 8017bb2:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_tx_thr_length(CoreIfPtr,
                USBCORE001_DriverParams.tx_thr_length);
  }
  if (USBCORE001_DriverParams.rx_thr_length != -1) {
 8017bb4:	f240 0364 	movw	r3, #100	; 0x64
 8017bb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017bbc:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8017bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017bc4:	d00d      	beq.n	8017be2 <USBCORE001_SetParameters+0x68a>
    RetVal +=
        dwc_otg_set_param_rx_thr_length(CoreIfPtr,
                USBCORE001_DriverParams.
 8017bc6:	f240 0364 	movw	r3, #100	; 0x64
 8017bca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017bce:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
        dwc_otg_set_param_tx_thr_length(CoreIfPtr,
                USBCORE001_DriverParams.tx_thr_length);
  }
  if (USBCORE001_DriverParams.rx_thr_length != -1) {
    RetVal +=
        dwc_otg_set_param_rx_thr_length(CoreIfPtr,
 8017bd2:	6878      	ldr	r0, [r7, #4]
 8017bd4:	4619      	mov	r1, r3
 8017bd6:	f7f7 fdb7 	bl	800f748 <dwc_otg_set_param_rx_thr_length>
 8017bda:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_tx_thr_length(CoreIfPtr,
                USBCORE001_DriverParams.tx_thr_length);
  }
  if (USBCORE001_DriverParams.rx_thr_length != -1) {
    RetVal +=
 8017bdc:	68fa      	ldr	r2, [r7, #12]
 8017bde:	18d3      	adds	r3, r2, r3
 8017be0:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_rx_thr_length(CoreIfPtr,
                USBCORE001_DriverParams.
                rx_thr_length);
  }
  if (USBCORE001_DriverParams.ahb_thr_ratio != -1) {
 8017be2:	f240 0364 	movw	r3, #100	; 0x64
 8017be6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017bea:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8017bee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017bf2:	d00d      	beq.n	8017c10 <USBCORE001_SetParameters+0x6b8>
    RetVal +=
        dwc_otg_set_param_ahb_thr_ratio(CoreIfPtr,
 8017bf4:	f240 0364 	movw	r3, #100	; 0x64
 8017bf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017bfc:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8017c00:	6878      	ldr	r0, [r7, #4]
 8017c02:	4619      	mov	r1, r3
 8017c04:	f7f7 ff26 	bl	800fa54 <dwc_otg_set_param_ahb_thr_ratio>
 8017c08:	4603      	mov	r3, r0
        dwc_otg_set_param_rx_thr_length(CoreIfPtr,
                USBCORE001_DriverParams.
                rx_thr_length);
  }
  if (USBCORE001_DriverParams.ahb_thr_ratio != -1) {
    RetVal +=
 8017c0a:	68fa      	ldr	r2, [r7, #12]
 8017c0c:	18d3      	adds	r3, r2, r3
 8017c0e:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_ahb_thr_ratio(CoreIfPtr,
                USBCORE001_DriverParams.ahb_thr_ratio);
  }
  if (USBCORE001_DriverParams.power_down != -1) {
 8017c10:	f240 0364 	movw	r3, #100	; 0x64
 8017c14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017c18:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8017c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017c20:	d00d      	beq.n	8017c3e <USBCORE001_SetParameters+0x6e6>
    RetVal +=
        dwc_otg_set_param_power_down(CoreIfPtr,
 8017c22:	f240 0364 	movw	r3, #100	; 0x64
 8017c26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017c2a:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8017c2e:	6878      	ldr	r0, [r7, #4]
 8017c30:	4619      	mov	r1, r3
 8017c32:	f7f7 ff75 	bl	800fb20 <dwc_otg_set_param_power_down>
 8017c36:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_ahb_thr_ratio(CoreIfPtr,
                USBCORE001_DriverParams.ahb_thr_ratio);
  }
  if (USBCORE001_DriverParams.power_down != -1) {
    RetVal +=
 8017c38:	68fa      	ldr	r2, [r7, #12]
 8017c3a:	18d3      	adds	r3, r2, r3
 8017c3c:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_power_down(CoreIfPtr,
             USBCORE001_DriverParams.power_down);
  }
  if (USBCORE001_DriverParams.reload_ctl != -1) {
 8017c3e:	f240 0364 	movw	r3, #100	; 0x64
 8017c42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017c46:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8017c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017c4e:	d00d      	beq.n	8017c6c <USBCORE001_SetParameters+0x714>
    RetVal +=
        dwc_otg_set_param_reload_ctl(CoreIfPtr,
 8017c50:	f240 0364 	movw	r3, #100	; 0x64
 8017c54:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017c58:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8017c5c:	6878      	ldr	r0, [r7, #4]
 8017c5e:	4619      	mov	r1, r3
 8017c60:	f7f7 ffaa 	bl	800fbb8 <dwc_otg_set_param_reload_ctl>
 8017c64:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_power_down(CoreIfPtr,
             USBCORE001_DriverParams.power_down);
  }
  if (USBCORE001_DriverParams.reload_ctl != -1) {
    RetVal +=
 8017c66:	68fa      	ldr	r2, [r7, #12]
 8017c68:	18d3      	adds	r3, r2, r3
 8017c6a:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_reload_ctl(CoreIfPtr,
             USBCORE001_DriverParams.reload_ctl);
  }
  if (USBCORE001_DriverParams.otg_ver != -1) {
 8017c6c:	f240 0364 	movw	r3, #100	; 0x64
 8017c70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017c74:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8017c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017c7c:	d00d      	beq.n	8017c9a <USBCORE001_SetParameters+0x742>
    RetVal +=
        dwc_otg_set_param_otg_ver(CoreIfPtr,
 8017c7e:	f240 0364 	movw	r3, #100	; 0x64
 8017c82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017c86:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8017c8a:	6878      	ldr	r0, [r7, #4]
 8017c8c:	4619      	mov	r1, r3
 8017c8e:	f7f7 ffdf 	bl	800fc50 <dwc_otg_set_param_otg_ver>
 8017c92:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_reload_ctl(CoreIfPtr,
             USBCORE001_DriverParams.reload_ctl);
  }
  if (USBCORE001_DriverParams.otg_ver != -1) {
    RetVal +=
 8017c94:	68fa      	ldr	r2, [r7, #12]
 8017c96:	18d3      	adds	r3, r2, r3
 8017c98:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_otg_ver(CoreIfPtr,
                USBCORE001_DriverParams.otg_ver);
  }
  if (USBCORE001_DriverParams.adp_enable != -1) {
 8017c9a:	f240 0364 	movw	r3, #100	; 0x64
 8017c9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017ca2:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8017ca6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017caa:	d00d      	beq.n	8017cc8 <USBCORE001_SetParameters+0x770>
    RetVal +=
        dwc_otg_set_param_adp_enable(CoreIfPtr,
 8017cac:	f240 0364 	movw	r3, #100	; 0x64
 8017cb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017cb4:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8017cb8:	6878      	ldr	r0, [r7, #4]
 8017cba:	4619      	mov	r1, r3
 8017cbc:	f7f7 fe46 	bl	800f94c <dwc_otg_set_param_adp_enable>
 8017cc0:	4603      	mov	r3, r0
    RetVal +=
        dwc_otg_set_param_otg_ver(CoreIfPtr,
                USBCORE001_DriverParams.otg_ver);
  }
  if (USBCORE001_DriverParams.adp_enable != -1) {
    RetVal +=
 8017cc2:	68fa      	ldr	r2, [r7, #12]
 8017cc4:	18d3      	adds	r3, r2, r3
 8017cc6:	60fb      	str	r3, [r7, #12]
        dwc_otg_set_param_adp_enable(CoreIfPtr,
             USBCORE001_DriverParams.
             adp_enable);
  }  
  return RetVal;
 8017cc8:	68fb      	ldr	r3, [r7, #12]
}
 8017cca:	4618      	mov	r0, r3
 8017ccc:	f107 0710 	add.w	r7, r7, #16
 8017cd0:	46bd      	mov	sp, r7
 8017cd2:	bd80      	pop	{r7, pc}

08017cd4 <USBCORE001_EnableUSBInterrupt>:


/** This Enables and sets the priority of USB Interrupt */
static void USBCORE001_EnableUSBInterrupt(void)
{
 8017cd4:	b580      	push	{r7, lr}
 8017cd6:	af00      	add	r7, sp, #0
  NVIC_SetPriority(USB0_0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),\
 8017cd8:	f7ff fb8a 	bl	80173f0 <NVIC_GetPriorityGrouping>
 8017cdc:	4603      	mov	r3, r0
 8017cde:	4618      	mov	r0, r3
 8017ce0:	f04f 013f 	mov.w	r1, #63	; 0x3f
 8017ce4:	f04f 0200 	mov.w	r2, #0
 8017ce8:	f7ff fbfa 	bl	80174e0 <NVIC_EncodePriority>
 8017cec:	4603      	mov	r3, r0
 8017cee:	f04f 006b 	mov.w	r0, #107	; 0x6b
 8017cf2:	4619      	mov	r1, r3
 8017cf4:	f7ff fbc6 	bl	8017484 <NVIC_SetPriority>
                                           USBCORE001_Host_PREEMPTION_PRIORITY,\
                                           USBCORE001_Host_SUB_PRIORITY));
  NVIC_ClearPendingIRQ(USB0_0_IRQn);
 8017cf8:	f04f 006b 	mov.w	r0, #107	; 0x6b
 8017cfc:	f7ff fba4 	bl	8017448 <NVIC_ClearPendingIRQ>
  NVIC_EnableIRQ(USB0_0_IRQn);
 8017d00:	f04f 006b 	mov.w	r0, #107	; 0x6b
 8017d04:	f7ff fb84 	bl	8017410 <NVIC_EnableIRQ>
}
 8017d08:	bd80      	pop	{r7, pc}
 8017d0a:	bf00      	nop

08017d0c <USBCORE001_Init>:
**                     Public Function Definitions                            **
*******************************************************************************/

/** This is Module init function. */
void USBCORE001_Init(void)
{
 8017d0c:	b580      	push	{r7, lr}
 8017d0e:	af00      	add	r7, sp, #0
  RESET001_DeassertReset(PER2_USB);
 8017d10:	f04f 0080 	mov.w	r0, #128	; 0x80
 8017d14:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8017d18:	f004 f922 	bl	801bf60 <RESET001_DeassertReset>
  USB0->DCTL |= USB_DCTL_SftDiscon_Msk; 
 8017d1c:	f04f 0300 	mov.w	r3, #0
 8017d20:	f2c5 0304 	movt	r3, #20484	; 0x5004
 8017d24:	f04f 0200 	mov.w	r2, #0
 8017d28:	f2c5 0204 	movt	r2, #20484	; 0x5004
 8017d2c:	f8d2 2804 	ldr.w	r2, [r2, #2052]	; 0x804
 8017d30:	f042 0202 	orr.w	r2, r2, #2
 8017d34:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
  /* Disconnect device, so that we have time to initialize. */
}
 8017d38:	bd80      	pop	{r7, pc}
 8017d3a:	bf00      	nop

08017d3c <USBCORE001_Initialize>:


/** Core initialization function. */
int USBCORE001_Initialize(USBCORE001_OtgDevice **OtgDevPtr)
{
 8017d3c:	b590      	push	{r4, r7, lr}
 8017d3e:	b085      	sub	sp, #20
 8017d40:	af00      	add	r7, sp, #0
 8017d42:	6078      	str	r0, [r7, #4]
  int RetVal = 0;
 8017d44:	f04f 0300 	mov.w	r3, #0
 8017d48:	60fb      	str	r3, [r7, #12]

  *OtgDevPtr = NULL;
 8017d4a:	687b      	ldr	r3, [r7, #4]
 8017d4c:	f04f 0200 	mov.w	r2, #0
 8017d50:	601a      	str	r2, [r3, #0]
                 
  SCU_POWER->PWRSET |= 
 8017d52:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8017d56:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8017d5a:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 8017d5e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8017d62:	6852      	ldr	r2, [r2, #4]
 8017d64:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8017d68:	605a      	str	r2, [r3, #4]
               SCU_POWER_PWRSTAT_USBOTGEN_Msk | SCU_POWER_PWRSTAT_USBPHYPDQ_Msk; 
  #ifdef DWC_DEVICE_ONLY
   SET_BIT(USB0->GUSBCFG,USB_GUSBCFG_ForceDevMode_Pos);
 8017d6a:	f04f 0300 	mov.w	r3, #0
 8017d6e:	f2c5 0304 	movt	r3, #20484	; 0x5004
 8017d72:	f04f 0200 	mov.w	r2, #0
 8017d76:	f2c5 0204 	movt	r2, #20484	; 0x5004
 8017d7a:	68d2      	ldr	r2, [r2, #12]
 8017d7c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8017d80:	60da      	str	r2, [r3, #12]
  #ifdef DWC_HOST_ONLY
   SET_BIT(USB0->GUSBCFG,USB_GUSBCFG_ForceHstMode_Pos);
  #endif
    
    
  USBCORE001_EnableUSBInterrupt();
 8017d82:	f7ff ffa7 	bl	8017cd4 <USBCORE001_EnableUSBInterrupt>

  if(!USBCORE001_OtgDevPtr)
 8017d86:	f640 0334 	movw	r3, #2100	; 0x834
 8017d8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017d8e:	681b      	ldr	r3, [r3, #0]
 8017d90:	2b00      	cmp	r3, #0
 8017d92:	d124      	bne.n	8017dde <USBCORE001_Initialize+0xa2>
  {
    /**Allocate memory to hold the global data*/
    USBCORE001_OtgDevPtr = DWC_ALLOC(sizeof(USBCORE001_OtgDevice));
 8017d94:	f04f 0000 	mov.w	r0, #0
 8017d98:	f04f 0118 	mov.w	r1, #24
 8017d9c:	f7ef fe24 	bl	80079e8 <__DWC_ALLOC>
 8017da0:	4602      	mov	r2, r0
 8017da2:	f640 0334 	movw	r3, #2100	; 0x834
 8017da6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017daa:	601a      	str	r2, [r3, #0]

    if(!USBCORE001_OtgDevPtr)
 8017dac:	f640 0334 	movw	r3, #2100	; 0x834
 8017db0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017db4:	681b      	ldr	r3, [r3, #0]
 8017db6:	2b00      	cmp	r3, #0
 8017db8:	d105      	bne.n	8017dc6 <USBCORE001_Initialize+0x8a>
    {
      RetVal = -DWC_E_NO_MEMORY;
 8017dba:	f64f 4316 	movw	r3, #64534	; 0xfc16
 8017dbe:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8017dc2:	60fb      	str	r3, [r7, #12]
      goto end;
 8017dc4:	e08a      	b.n	8017edc <USBCORE001_Initialize+0x1a0>
    }
    DWC_MEMSET(USBCORE001_OtgDevPtr,0,sizeof(USBCORE001_OtgDevice));
 8017dc6:	f640 0334 	movw	r3, #2100	; 0x834
 8017dca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017dce:	681b      	ldr	r3, [r3, #0]
 8017dd0:	4618      	mov	r0, r3
 8017dd2:	f04f 0100 	mov.w	r1, #0
 8017dd6:	f04f 0218 	mov.w	r2, #24
 8017dda:	f7ef fd25 	bl	8007828 <DWC_MEMSET>
  }

  /** Step 1: Initialize the base address */
  USBCORE001_OtgDevPtr->RegBasePtr = (void *)USBCORE001_USB_OTG_BASE_ADDRESS;
 8017dde:	f640 0334 	movw	r3, #2100	; 0x834
 8017de2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017de6:	681a      	ldr	r2, [r3, #0]
 8017de8:	f04f 0300 	mov.w	r3, #0
 8017dec:	f2c5 0304 	movt	r3, #20484	; 0x5004
 8017df0:	6113      	str	r3, [r2, #16]

  /**Step 2: Initialize core interface layer of the otg */
  USBCORE001_OtgDevPtr->CoreIfPtr = 
 8017df2:	f640 0334 	movw	r3, #2100	; 0x834
 8017df6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017dfa:	681c      	ldr	r4, [r3, #0]
                             dwc_otg_cil_init(USBCORE001_OtgDevPtr->RegBasePtr);
 8017dfc:	f640 0334 	movw	r3, #2100	; 0x834
 8017e00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017e04:	681b      	ldr	r3, [r3, #0]
 8017e06:	691b      	ldr	r3, [r3, #16]
 8017e08:	4618      	mov	r0, r3
 8017e0a:	f7f1 f907 	bl	800901c <dwc_otg_cil_init>
 8017e0e:	4603      	mov	r3, r0

  /** Step 1: Initialize the base address */
  USBCORE001_OtgDevPtr->RegBasePtr = (void *)USBCORE001_USB_OTG_BASE_ADDRESS;

  /**Step 2: Initialize core interface layer of the otg */
  USBCORE001_OtgDevPtr->CoreIfPtr = 
 8017e10:	6023      	str	r3, [r4, #0]
                             dwc_otg_cil_init(USBCORE001_OtgDevPtr->RegBasePtr);

  if(!USBCORE001_OtgDevPtr->CoreIfPtr)
 8017e12:	f640 0334 	movw	r3, #2100	; 0x834
 8017e16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017e1a:	681b      	ldr	r3, [r3, #0]
 8017e1c:	681b      	ldr	r3, [r3, #0]
 8017e1e:	2b00      	cmp	r3, #0
 8017e20:	d105      	bne.n	8017e2e <USBCORE001_Initialize+0xf2>
  {
    RetVal = -DWC_E_UNKNOWN;
 8017e22:	f24f 4348 	movw	r3, #62536	; 0xf448
 8017e26:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8017e2a:	60fb      	str	r3, [r7, #12]
    goto end;
 8017e2c:	e056      	b.n	8017edc <USBCORE001_Initialize+0x1a0>
  /*
   * Step 3: Attempt to ensure this device is really a DWC_otg Controller.
   * Read and verify the SNPSID register contents. The value should be
   * 0x45F42XXX, which corresponds to "OT2", as in "OTG version 2.XX".
   */
  if ((dwc_otg_get_gsnpsid(USBCORE001_OtgDevPtr->CoreIfPtr) & 0xFFFFF000) !=
 8017e2e:	f640 0334 	movw	r3, #2100	; 0x834
 8017e32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017e36:	681b      	ldr	r3, [r3, #0]
 8017e38:	681b      	ldr	r3, [r3, #0]
 8017e3a:	4618      	mov	r0, r3
 8017e3c:	f7f7 ff94 	bl	800fd68 <dwc_otg_get_gsnpsid>
 8017e40:	4603      	mov	r3, r0
 8017e42:	f423 627f 	bic.w	r2, r3, #4080	; 0xff0
 8017e46:	f022 020f 	bic.w	r2, r2, #15
 8017e4a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8017e4e:	f6c4 7354 	movt	r3, #20308	; 0x4f54
 8017e52:	429a      	cmp	r2, r3
 8017e54:	d003      	beq.n	8017e5e <USBCORE001_Initialize+0x122>
      0x4F542000) {
    RetVal = -EINVAL;
 8017e56:	f06f 0315 	mvn.w	r3, #21
 8017e5a:	60fb      	str	r3, [r7, #12]
    goto end;
 8017e5c:	e03e      	b.n	8017edc <USBCORE001_Initialize+0x1a0>
  }

  /**Step 4:  Initialize the params*/
  RetVal = USBCORE001_SetParameters(USBCORE001_OtgDevPtr->CoreIfPtr);
 8017e5e:	f640 0334 	movw	r3, #2100	; 0x834
 8017e62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017e66:	681b      	ldr	r3, [r3, #0]
 8017e68:	681b      	ldr	r3, [r3, #0]
 8017e6a:	4618      	mov	r0, r3
 8017e6c:	f7ff fb74 	bl	8017558 <USBCORE001_SetParameters>
 8017e70:	60f8      	str	r0, [r7, #12]
  if(0 != RetVal)
 8017e72:	68fb      	ldr	r3, [r7, #12]
 8017e74:	2b00      	cmp	r3, #0
 8017e76:	d003      	beq.n	8017e80 <USBCORE001_Initialize+0x144>
  {
    RetVal = -EINVAL;
 8017e78:	f06f 0315 	mvn.w	r3, #21
 8017e7c:	60fb      	str	r3, [r7, #12]
    goto end;
 8017e7e:	e02d      	b.n	8017edc <USBCORE001_Initialize+0x1a0>

  /*
   * Step 5: Disable the global interrupts until all interrupt routines
   * are installed
  */
  dwc_otg_disable_global_interrupts(USBCORE001_OtgDevPtr->CoreIfPtr);
 8017e80:	f640 0334 	movw	r3, #2100	; 0x834
 8017e84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017e88:	681b      	ldr	r3, [r3, #0]
 8017e8a:	681b      	ldr	r3, [r3, #0]
 8017e8c:	4618      	mov	r0, r3
 8017e8e:	f7f1 fac1 	bl	8009414 <dwc_otg_disable_global_interrupts>

  /**Step 5: Enable else init HCD/PCD */
  /** Initialize the DWC_otg core.*/
    dwc_otg_core_init(USBCORE001_OtgDevPtr->CoreIfPtr);
 8017e92:	f640 0334 	movw	r3, #2100	; 0x834
 8017e96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017e9a:	681b      	ldr	r3, [r3, #0]
 8017e9c:	681b      	ldr	r3, [r3, #0]
 8017e9e:	4618      	mov	r0, r3
 8017ea0:	f7f2 fcd8 	bl	800a854 <dwc_otg_core_init>

#ifndef DWC_HOST_ONLY
    if (RetVal != 0) {
 8017ea4:	68fb      	ldr	r3, [r7, #12]
 8017ea6:	2b00      	cmp	r3, #0
 8017ea8:	d008      	beq.n	8017ebc <USBCORE001_Initialize+0x180>
      USBCORE001_OtgDevPtr->PcdData.PCDPtr = NULL;
 8017eaa:	f640 0334 	movw	r3, #2100	; 0x834
 8017eae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017eb2:	681b      	ldr	r3, [r3, #0]
 8017eb4:	f04f 0200 	mov.w	r2, #0
 8017eb8:	605a      	str	r2, [r3, #4]
      goto end;
 8017eba:	e00f      	b.n	8017edc <USBCORE001_Initialize+0x1a0>
    }
#endif
  
  dwc_otg_enable_global_interrupts(USBCORE001_OtgDevPtr->CoreIfPtr);
 8017ebc:	f640 0334 	movw	r3, #2100	; 0x834
 8017ec0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017ec4:	681b      	ldr	r3, [r3, #0]
 8017ec6:	681b      	ldr	r3, [r3, #0]
 8017ec8:	4618      	mov	r0, r3
 8017eca:	f7f1 fa89 	bl	80093e0 <dwc_otg_enable_global_interrupts>
  
  *OtgDevPtr = USBCORE001_OtgDevPtr;
 8017ece:	f640 0334 	movw	r3, #2100	; 0x834
 8017ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017ed6:	681a      	ldr	r2, [r3, #0]
 8017ed8:	687b      	ldr	r3, [r7, #4]
 8017eda:	601a      	str	r2, [r3, #0]

end:
  if(0 != RetVal)
 8017edc:	68fb      	ldr	r3, [r7, #12]
 8017ede:	2b00      	cmp	r3, #0
 8017ee0:	d030      	beq.n	8017f44 <USBCORE001_Initialize+0x208>
  {
    /**Perform appropriate cleanup*/
    if(USBCORE001_OtgDevPtr)
 8017ee2:	f640 0334 	movw	r3, #2100	; 0x834
 8017ee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017eea:	681b      	ldr	r3, [r3, #0]
 8017eec:	2b00      	cmp	r3, #0
 8017eee:	d029      	beq.n	8017f44 <USBCORE001_Initialize+0x208>
    {
      if(USBCORE001_OtgDevPtr->CoreIfPtr)
 8017ef0:	f640 0334 	movw	r3, #2100	; 0x834
 8017ef4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017ef8:	681b      	ldr	r3, [r3, #0]
 8017efa:	681b      	ldr	r3, [r3, #0]
 8017efc:	2b00      	cmp	r3, #0
 8017efe:	d010      	beq.n	8017f22 <USBCORE001_Initialize+0x1e6>
      {
        dwc_otg_cil_remove(USBCORE001_OtgDevPtr->CoreIfPtr);
 8017f00:	f640 0334 	movw	r3, #2100	; 0x834
 8017f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017f08:	681b      	ldr	r3, [r3, #0]
 8017f0a:	681b      	ldr	r3, [r3, #0]
 8017f0c:	4618      	mov	r0, r3
 8017f0e:	f7f1 f9fb 	bl	8009308 <dwc_otg_cil_remove>
        USBCORE001_OtgDevPtr->CoreIfPtr = NULL;
 8017f12:	f640 0334 	movw	r3, #2100	; 0x834
 8017f16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017f1a:	681b      	ldr	r3, [r3, #0]
 8017f1c:	f04f 0200 	mov.w	r2, #0
 8017f20:	601a      	str	r2, [r3, #0]
      }
      DWC_FREE(USBCORE001_OtgDevPtr);
 8017f22:	f640 0334 	movw	r3, #2100	; 0x834
 8017f26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017f2a:	681b      	ldr	r3, [r3, #0]
 8017f2c:	f04f 0000 	mov.w	r0, #0
 8017f30:	4619      	mov	r1, r3
 8017f32:	f7ef fd83 	bl	8007a3c <__DWC_FREE>
      USBCORE001_OtgDevPtr = NULL;
 8017f36:	f640 0334 	movw	r3, #2100	; 0x834
 8017f3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017f3e:	f04f 0200 	mov.w	r2, #0
 8017f42:	601a      	str	r2, [r3, #0]
    }
  }
  return RetVal;
 8017f44:	68fb      	ldr	r3, [r7, #12]
}
 8017f46:	4618      	mov	r0, r3
 8017f48:	f107 0714 	add.w	r7, r7, #20
 8017f4c:	46bd      	mov	sp, r7
 8017f4e:	bd90      	pop	{r4, r7, pc}

08017f50 <USBCORE001_Intr>:


/** Global interrupt routine */
void USBCORE001_Intr(void)
{
 8017f50:	b580      	push	{r7, lr}
 8017f52:	af00      	add	r7, sp, #0
  if(NULL != USBCORE001_OtgDevPtr)
 8017f54:	f640 0334 	movw	r3, #2100	; 0x834
 8017f58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017f5c:	681b      	ldr	r3, [r3, #0]
 8017f5e:	2b00      	cmp	r3, #0
 8017f60:	d008      	beq.n	8017f74 <USBCORE001_Intr+0x24>
  {
#ifdef DWC_DEVICE_ONLY
    dwc_otg_pcd_handle_intr(USBCORE001_OtgDevPtr->PcdData.PCDPtr);
 8017f62:	f640 0334 	movw	r3, #2100	; 0x834
 8017f66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017f6a:	681b      	ldr	r3, [r3, #0]
 8017f6c:	685b      	ldr	r3, [r3, #4]
 8017f6e:	4618      	mov	r0, r3
 8017f70:	f7ff f91e 	bl	80171b0 <dwc_otg_pcd_handle_intr>
#endif
#ifdef DWC_HOST_ONLY
    dwc_otg_hcd_handle_intr(USBCORE001_OtgDevPtr->HCDPtr);
#endif
  }
}
 8017f74:	bd80      	pop	{r7, pc}
 8017f76:	bf00      	nop

08017f78 <USB0_0_IRQHandler>:

/** USB interrupt Handler  */
void USB0_0_IRQHandler()
{
 8017f78:	b580      	push	{r7, lr}
 8017f7a:	af00      	add	r7, sp, #0
  USBCORE001_Intr();
 8017f7c:	f7ff ffe8 	bl	8017f50 <USBCORE001_Intr>
}
 8017f80:	bd80      	pop	{r7, pc}
 8017f82:	bf00      	nop

08017f84 <USBCORE001_DevicePCDConnect>:
/*******************************************************************************
**                     Private Function Definitions                           **
*******************************************************************************/

static int USBCORE001_DevicePCDConnect(dwc_otg_pcd_t * PCDPtr, int Speed)
{
 8017f84:	b580      	push	{r7, lr}
 8017f86:	b082      	sub	sp, #8
 8017f88:	af00      	add	r7, sp, #0
 8017f8a:	6078      	str	r0, [r7, #4]
 8017f8c:	6039      	str	r1, [r7, #0]
  if(NULL != USBCORE001_DevicePCD.USB_DeviceEvents.Connect)
 8017f8e:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8017f92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017f96:	f8d3 32ac 	ldr.w	r3, [r3, #684]	; 0x2ac
 8017f9a:	2b00      	cmp	r3, #0
 8017f9c:	d006      	beq.n	8017fac <USBCORE001_DevicePCDConnect+0x28>
  {
    USBCORE001_DevicePCD.USB_DeviceEvents.Connect();
 8017f9e:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8017fa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017fa6:	f8d3 32ac 	ldr.w	r3, [r3, #684]	; 0x2ac
 8017faa:	4798      	blx	r3
  }
  USBCORE001_DeviceCurrentState = DEVICE_STATE_Default;
 8017fac:	f640 43d8 	movw	r3, #3288	; 0xcd8
 8017fb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8017fb4:	f04f 0202 	mov.w	r2, #2
 8017fb8:	701a      	strb	r2, [r3, #0]
  return 0;
 8017fba:	f04f 0300 	mov.w	r3, #0
}
 8017fbe:	4618      	mov	r0, r3
 8017fc0:	f107 0708 	add.w	r7, r7, #8
 8017fc4:	46bd      	mov	sp, r7
 8017fc6:	bd80      	pop	{r7, pc}

08017fc8 <USBCORE001_DevicePCDComplete>:


static int USBCORE001_DevicePCDComplete(dwc_otg_pcd_t * PCDPtr, void *EpHandle,
         void *ReqHandle, int32_t Status, uint32_t Actual)
{
 8017fc8:	b590      	push	{r4, r7, lr}
 8017fca:	b08b      	sub	sp, #44	; 0x2c
 8017fcc:	af04      	add	r7, sp, #16
 8017fce:	60f8      	str	r0, [r7, #12]
 8017fd0:	60b9      	str	r1, [r7, #8]
 8017fd2:	607a      	str	r2, [r7, #4]
 8017fd4:	603b      	str	r3, [r7, #0]

  USBCORE001_DeivceEndpoint   *EpPtr = (USBCORE001_DeivceEndpoint *)EpHandle;
 8017fd6:	68bb      	ldr	r3, [r7, #8]
 8017fd8:	617b      	str	r3, [r7, #20]

  if(ReqHandle == EpPtr->InBuffer)
 8017fda:	697b      	ldr	r3, [r7, #20]
 8017fdc:	685a      	ldr	r2, [r3, #4]
 8017fde:	687b      	ldr	r3, [r7, #4]
 8017fe0:	429a      	cmp	r2, r3
 8017fe2:	d119      	bne.n	8018018 <USBCORE001_DevicePCDComplete+0x50>
  {
    EpPtr->BytesAvailableIn -= Actual;
 8017fe4:	697b      	ldr	r3, [r7, #20]
 8017fe6:	8b9b      	ldrh	r3, [r3, #28]
 8017fe8:	b29a      	uxth	r2, r3
 8017fea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017fec:	b29b      	uxth	r3, r3
 8017fee:	1ad3      	subs	r3, r2, r3
 8017ff0:	b29a      	uxth	r2, r3
 8017ff2:	697b      	ldr	r3, [r7, #20]
 8017ff4:	839a      	strh	r2, [r3, #28]
    EpPtr->CurrentInIndex -= Actual;
 8017ff6:	697b      	ldr	r3, [r7, #20]
 8017ff8:	8b1a      	ldrh	r2, [r3, #24]
 8017ffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017ffc:	b29b      	uxth	r3, r3
 8017ffe:	1ad3      	subs	r3, r2, r3
 8018000:	b29a      	uxth	r2, r3
 8018002:	697b      	ldr	r3, [r7, #20]
 8018004:	831a      	strh	r2, [r3, #24]

    {
      EpPtr->InBufferInUse = false;
 8018006:	697b      	ldr	r3, [r7, #20]
 8018008:	f04f 0200 	mov.w	r2, #0
 801800c:	721a      	strb	r2, [r3, #8]
      EpPtr->InFlush = false;
 801800e:	697b      	ldr	r3, [r7, #20]
 8018010:	f04f 0200 	mov.w	r2, #0
 8018014:	779a      	strb	r2, [r3, #30]
 8018016:	e039      	b.n	801808c <USBCORE001_DevicePCDComplete+0xc4>
    }
  }
  else if (ReqHandle == EpPtr->OutBuffer)
 8018018:	697b      	ldr	r3, [r7, #20]
 801801a:	68da      	ldr	r2, [r3, #12]
 801801c:	687b      	ldr	r3, [r7, #4]
 801801e:	429a      	cmp	r2, r3
 8018020:	d12f      	bne.n	8018082 <USBCORE001_DevicePCDComplete+0xba>
  {
    if(Actual)
 8018022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018024:	2b00      	cmp	r3, #0
 8018026:	d00d      	beq.n	8018044 <USBCORE001_DevicePCDComplete+0x7c>
    {
      EpPtr->BytesAvailableOut += Actual;
 8018028:	697b      	ldr	r3, [r7, #20]
 801802a:	8a5b      	ldrh	r3, [r3, #18]
 801802c:	b29a      	uxth	r2, r3
 801802e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018030:	b29b      	uxth	r3, r3
 8018032:	18d3      	adds	r3, r2, r3
 8018034:	b29a      	uxth	r2, r3
 8018036:	697b      	ldr	r3, [r7, #20]
 8018038:	825a      	strh	r2, [r3, #18]
      EpPtr->OutBufferInUse = false;
 801803a:	697b      	ldr	r3, [r7, #20]
 801803c:	f04f 0200 	mov.w	r2, #0
 8018040:	741a      	strb	r2, [r3, #16]
 8018042:	e023      	b.n	801808c <USBCORE001_DevicePCDComplete+0xc4>
    }
    else if(0 == Status)
 8018044:	683b      	ldr	r3, [r7, #0]
 8018046:	2b00      	cmp	r3, #0
 8018048:	d120      	bne.n	801808c <USBCORE001_DevicePCDComplete+0xc4>
    {
      /*Zero length packet, put the request back*/
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD,EpPtr,
 801804a:	f640 13fc 	movw	r3, #2556	; 0x9fc
 801804e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018052:	f8d3 12c8 	ldr.w	r1, [r3, #712]	; 0x2c8
        (uint8_t *)EpPtr->OutBuffer, (int)EpPtr->OutBuffer,
 8018056:	697b      	ldr	r3, [r7, #20]
      EpPtr->OutBufferInUse = false;
    }
    else if(0 == Status)
    {
      /*Zero length packet, put the request back*/
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD,EpPtr,
 8018058:	68da      	ldr	r2, [r3, #12]
        (uint8_t *)EpPtr->OutBuffer, (int)EpPtr->OutBuffer,
 801805a:	697b      	ldr	r3, [r7, #20]
 801805c:	68db      	ldr	r3, [r3, #12]
        EpPtr->MaxPktSz, 0, EpPtr->OutBuffer, 0);
 801805e:	6978      	ldr	r0, [r7, #20]
 8018060:	8c00      	ldrh	r0, [r0, #32]
      EpPtr->OutBufferInUse = false;
    }
    else if(0 == Status)
    {
      /*Zero length packet, put the request back*/
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD,EpPtr,
 8018062:	4604      	mov	r4, r0
        (uint8_t *)EpPtr->OutBuffer, (int)EpPtr->OutBuffer,
        EpPtr->MaxPktSz, 0, EpPtr->OutBuffer, 0);
 8018064:	6978      	ldr	r0, [r7, #20]
 8018066:	68c0      	ldr	r0, [r0, #12]
      EpPtr->OutBufferInUse = false;
    }
    else if(0 == Status)
    {
      /*Zero length packet, put the request back*/
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD,EpPtr,
 8018068:	9400      	str	r4, [sp, #0]
 801806a:	f04f 0400 	mov.w	r4, #0
 801806e:	9401      	str	r4, [sp, #4]
 8018070:	9002      	str	r0, [sp, #8]
 8018072:	f04f 0000 	mov.w	r0, #0
 8018076:	9003      	str	r0, [sp, #12]
 8018078:	4608      	mov	r0, r1
 801807a:	6979      	ldr	r1, [r7, #20]
 801807c:	f7fb f8aa 	bl	80131d4 <dwc_otg_pcd_ep_queue>
 8018080:	e004      	b.n	801808c <USBCORE001_DevicePCDComplete+0xc4>
  else
  {
    /*
     * Get Descriptor completion. Need to free the memory here
     */
    DWC_FREE(ReqHandle);
 8018082:	f04f 0000 	mov.w	r0, #0
 8018086:	6879      	ldr	r1, [r7, #4]
 8018088:	f7ef fcd8 	bl	8007a3c <__DWC_FREE>

  }

  return 0;
 801808c:	f04f 0300 	mov.w	r3, #0
}
 8018090:	4618      	mov	r0, r3
 8018092:	f107 071c 	add.w	r7, r7, #28
 8018096:	46bd      	mov	sp, r7
 8018098:	bd90      	pop	{r4, r7, pc}
 801809a:	bf00      	nop

0801809c <USBCORE001_DevicePCDSetup>:

static int USBCORE001_DevicePCDSetup(dwc_otg_pcd_t * PCDPtr, uint8_t * Bytes)
{
 801809c:	b590      	push	{r4, r7, lr}
 801809e:	b08d      	sub	sp, #52	; 0x34
 80180a0:	af04      	add	r7, sp, #16
 80180a2:	6078      	str	r0, [r7, #4]
 80180a4:	6039      	str	r1, [r7, #0]
  USB_Setup_Packet_t *RequestHeaderPtr;
  void*   DescriptorAddress;
  uint16_t ActualSize = 0;
 80180a6:	f04f 0300 	mov.w	r3, #0
 80180aa:	83fb      	strh	r3, [r7, #30]
  uint16_t ReqSize = 0;
 80180ac:	f04f 0300 	mov.w	r3, #0
 80180b0:	83bb      	strh	r3, [r7, #28]
  uint8_t *TempBufferPtr = NULL;
 80180b2:	f04f 0300 	mov.w	r3, #0
 80180b6:	61bb      	str	r3, [r7, #24]
  /*
   * The PCD driver calls back for the following cases
   * (a) All non standard control transfers (Class/Vendor etc)
   * (b) Set Config / Set Interface and Get Descriptor Synch Frame calls
   */
  RequestHeaderPtr = (USB_Setup_Packet_t*)Bytes;
 80180b8:	683b      	ldr	r3, [r7, #0]
 80180ba:	617b      	str	r3, [r7, #20]


  switch(RequestHeaderPtr->bRequest)
 80180bc:	697b      	ldr	r3, [r7, #20]
 80180be:	785b      	ldrb	r3, [r3, #1]
 80180c0:	f1a3 0305 	sub.w	r3, r3, #5
 80180c4:	2b06      	cmp	r3, #6
 80180c6:	f200 8130 	bhi.w	801832a <USBCORE001_DevicePCDSetup+0x28e>
 80180ca:	a201      	add	r2, pc, #4	; (adr r2, 80180d0 <USBCORE001_DevicePCDSetup+0x34>)
 80180cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80180d0:	080182fd 	.word	0x080182fd
 80180d4:	080180ed 	.word	0x080180ed
 80180d8:	0801832b 	.word	0x0801832b
 80180dc:	080181a1 	.word	0x080181a1
 80180e0:	08018299 	.word	0x08018299
 80180e4:	0801821d 	.word	0x0801821d
 80180e8:	080182cb 	.word	0x080182cb
  case REQ_TYPE_GetDescriptor:
  /*
   * Get the descriptor address by making use of the callback and queue the
   * the same on the control EP
   */
  if(NULL != USBCORE001_DevicePCD.USB_DeviceEvents.GetDescriptor)
 80180ec:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80180f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80180f4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80180f8:	2b00      	cmp	r3, #0
 80180fa:	f000 81b0 	beq.w	801845e <USBCORE001_DevicePCDSetup+0x3c2>
  {
    ActualSize = USBCORE001_DevicePCD.USB_DeviceEvents.GetDescriptor(RequestHeaderPtr->wValue,
 80180fe:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018102:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018106:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801810a:	697a      	ldr	r2, [r7, #20]
 801810c:	8852      	ldrh	r2, [r2, #2]
 801810e:	b290      	uxth	r0, r2
                      RequestHeaderPtr->wIndex, (void *)&DescriptorAddress);
 8018110:	697a      	ldr	r2, [r7, #20]
 8018112:	8892      	ldrh	r2, [r2, #4]
 8018114:	b292      	uxth	r2, r2
   * Get the descriptor address by making use of the callback and queue the
   * the same on the control EP
   */
  if(NULL != USBCORE001_DevicePCD.USB_DeviceEvents.GetDescriptor)
  {
    ActualSize = USBCORE001_DevicePCD.USB_DeviceEvents.GetDescriptor(RequestHeaderPtr->wValue,
 8018116:	b2d1      	uxtb	r1, r2
 8018118:	f107 0208 	add.w	r2, r7, #8
 801811c:	4798      	blx	r3
 801811e:	4603      	mov	r3, r0
 8018120:	83fb      	strh	r3, [r7, #30]
                      RequestHeaderPtr->wIndex, (void *)&DescriptorAddress);
    ReqSize = (ActualSize < RequestHeaderPtr->wLength) 
 8018122:	697b      	ldr	r3, [r7, #20]
 8018124:	88db      	ldrh	r3, [r3, #6]
 8018126:	b29a      	uxth	r2, r3
 8018128:	8bfb      	ldrh	r3, [r7, #30]
 801812a:	429a      	cmp	r2, r3
 801812c:	bf38      	it	cc
 801812e:	4613      	movcc	r3, r2
 8018130:	83bb      	strh	r3, [r7, #28]
                                    ? ActualSize : RequestHeaderPtr->wLength;
    /*
     * To avoid alignment and buffer overruns, allocate a buffer that would 
     * contain as many DWORDS and copy the descriptor to that new buffer.
     */
    TempBufferPtr = DWC_ALLOC(ReqSize + 3);
 8018132:	8bbb      	ldrh	r3, [r7, #28]
 8018134:	f103 0303 	add.w	r3, r3, #3
 8018138:	f04f 0000 	mov.w	r0, #0
 801813c:	4619      	mov	r1, r3
 801813e:	f7ef fc53 	bl	80079e8 <__DWC_ALLOC>
 8018142:	61b8      	str	r0, [r7, #24]

    if(NULL == TempBufferPtr)
 8018144:	69bb      	ldr	r3, [r7, #24]
 8018146:	2b00      	cmp	r3, #0
 8018148:	d102      	bne.n	8018150 <USBCORE001_DevicePCDSetup+0xb4>
    {
      return -1;
 801814a:	f04f 33ff 	mov.w	r3, #4294967295
 801814e:	e18b      	b.n	8018468 <USBCORE001_DevicePCDSetup+0x3cc>
    }

    memset(TempBufferPtr, 0, ReqSize);
 8018150:	8bbb      	ldrh	r3, [r7, #28]
 8018152:	69b8      	ldr	r0, [r7, #24]
 8018154:	f04f 0100 	mov.w	r1, #0
 8018158:	461a      	mov	r2, r3
 801815a:	f00f f85b 	bl	8027214 <memset>
    memcpy(TempBufferPtr, DescriptorAddress, ReqSize);
 801815e:	68ba      	ldr	r2, [r7, #8]
 8018160:	8bbb      	ldrh	r3, [r7, #28]
 8018162:	69b8      	ldr	r0, [r7, #24]
 8018164:	4611      	mov	r1, r2
 8018166:	461a      	mov	r2, r3
 8018168:	f00e fee6 	bl	8026f38 <memcpy>

    /*Queue the data to EndPoint0*/
    dwc_otg_pcd_ep_queue(
 801816c:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018170:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018174:	f8d3 22c8 	ldr.w	r2, [r3, #712]	; 0x2c8
 8018178:	69bb      	ldr	r3, [r7, #24]
 801817a:	8bb9      	ldrh	r1, [r7, #28]
 801817c:	9100      	str	r1, [sp, #0]
 801817e:	f04f 0100 	mov.w	r1, #0
 8018182:	9101      	str	r1, [sp, #4]
 8018184:	69b9      	ldr	r1, [r7, #24]
 8018186:	9102      	str	r1, [sp, #8]
 8018188:	f04f 0100 	mov.w	r1, #0
 801818c:	9103      	str	r1, [sp, #12]
 801818e:	4610      	mov	r0, r2
 8018190:	f640 11fc 	movw	r1, #2556	; 0x9fc
 8018194:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8018198:	69ba      	ldr	r2, [r7, #24]
 801819a:	f7fb f81b 	bl	80131d4 <dwc_otg_pcd_ep_queue>
    0,
    TempBufferPtr,
    0
    );
  }
  break;
 801819e:	e15e      	b.n	801845e <USBCORE001_DevicePCDSetup+0x3c2>
  * Get the device active configuration and queue the
  * the same on the control EP
  */


    ReqSize = RequestHeaderPtr->wLength;
 80181a0:	697b      	ldr	r3, [r7, #20]
 80181a2:	799a      	ldrb	r2, [r3, #6]
 80181a4:	79db      	ldrb	r3, [r3, #7]
 80181a6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80181aa:	4313      	orrs	r3, r2
 80181ac:	83bb      	strh	r3, [r7, #28]
    /*
     * To avoid alignment and buffer overruns, allocate a buffer that would
     * contain as many DWORDS and copy the descriptor to that new buffer.
     */
    TempBufferPtr = DWC_ALLOC(ReqSize + 3);
 80181ae:	8bbb      	ldrh	r3, [r7, #28]
 80181b0:	f103 0303 	add.w	r3, r3, #3
 80181b4:	f04f 0000 	mov.w	r0, #0
 80181b8:	4619      	mov	r1, r3
 80181ba:	f7ef fc15 	bl	80079e8 <__DWC_ALLOC>
 80181be:	61b8      	str	r0, [r7, #24]

    if(NULL == TempBufferPtr)
 80181c0:	69bb      	ldr	r3, [r7, #24]
 80181c2:	2b00      	cmp	r3, #0
 80181c4:	d102      	bne.n	80181cc <USBCORE001_DevicePCDSetup+0x130>
    {
      return -1;
 80181c6:	f04f 33ff 	mov.w	r3, #4294967295
 80181ca:	e14d      	b.n	8018468 <USBCORE001_DevicePCDSetup+0x3cc>
    }

    memset(TempBufferPtr, 0, ReqSize);
 80181cc:	8bbb      	ldrh	r3, [r7, #28]
 80181ce:	69b8      	ldr	r0, [r7, #24]
 80181d0:	f04f 0100 	mov.w	r1, #0
 80181d4:	461a      	mov	r2, r3
 80181d6:	f00f f81d 	bl	8027214 <memset>
    memcpy(TempBufferPtr, &ConfigNumber, 1);
 80181da:	f640 033a 	movw	r3, #2106	; 0x83a
 80181de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80181e2:	781a      	ldrb	r2, [r3, #0]
 80181e4:	69bb      	ldr	r3, [r7, #24]
 80181e6:	701a      	strb	r2, [r3, #0]

    /*Queue the data to EndPoint0*/
    dwc_otg_pcd_ep_queue(
 80181e8:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80181ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80181f0:	f8d3 22c8 	ldr.w	r2, [r3, #712]	; 0x2c8
 80181f4:	69bb      	ldr	r3, [r7, #24]
 80181f6:	8bb9      	ldrh	r1, [r7, #28]
 80181f8:	9100      	str	r1, [sp, #0]
 80181fa:	f04f 0100 	mov.w	r1, #0
 80181fe:	9101      	str	r1, [sp, #4]
 8018200:	69b9      	ldr	r1, [r7, #24]
 8018202:	9102      	str	r1, [sp, #8]
 8018204:	f04f 0100 	mov.w	r1, #0
 8018208:	9103      	str	r1, [sp, #12]
 801820a:	4610      	mov	r0, r2
 801820c:	f640 11fc 	movw	r1, #2556	; 0x9fc
 8018210:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8018214:	69ba      	ldr	r2, [r7, #24]
 8018216:	f7fa ffdd 	bl	80131d4 <dwc_otg_pcd_ep_queue>
      0,
      TempBufferPtr,
      0
      );
 
  break;
 801821a:	e123      	b.n	8018464 <USBCORE001_DevicePCDSetup+0x3c8>
  /*
   * Get the active interface number and queue the
   * the same on the control EP
   */
  
    ReqSize = RequestHeaderPtr->wLength;
 801821c:	697b      	ldr	r3, [r7, #20]
 801821e:	799a      	ldrb	r2, [r3, #6]
 8018220:	79db      	ldrb	r3, [r3, #7]
 8018222:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8018226:	4313      	orrs	r3, r2
 8018228:	83bb      	strh	r3, [r7, #28]
    /*
     * To avoid alignment and buffer overruns, allocate a buffer that would
     * contain as many DWORDS and copy the descriptor to that new buffer.
     */
    TempBufferPtr = DWC_ALLOC(ReqSize + 3);
 801822a:	8bbb      	ldrh	r3, [r7, #28]
 801822c:	f103 0303 	add.w	r3, r3, #3
 8018230:	f04f 0000 	mov.w	r0, #0
 8018234:	4619      	mov	r1, r3
 8018236:	f7ef fbd7 	bl	80079e8 <__DWC_ALLOC>
 801823a:	61b8      	str	r0, [r7, #24]

    if(NULL == TempBufferPtr)
 801823c:	69bb      	ldr	r3, [r7, #24]
 801823e:	2b00      	cmp	r3, #0
 8018240:	d102      	bne.n	8018248 <USBCORE001_DevicePCDSetup+0x1ac>
    {
      return -1;
 8018242:	f04f 33ff 	mov.w	r3, #4294967295
 8018246:	e10f      	b.n	8018468 <USBCORE001_DevicePCDSetup+0x3cc>
    }

    memset(TempBufferPtr, 0, ReqSize);
 8018248:	8bbb      	ldrh	r3, [r7, #28]
 801824a:	69b8      	ldr	r0, [r7, #24]
 801824c:	f04f 0100 	mov.w	r1, #0
 8018250:	461a      	mov	r2, r3
 8018252:	f00e ffdf 	bl	8027214 <memset>
    memcpy(TempBufferPtr, &InterfaceNumber, 1);
 8018256:	f640 033c 	movw	r3, #2108	; 0x83c
 801825a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801825e:	781a      	ldrb	r2, [r3, #0]
 8018260:	69bb      	ldr	r3, [r7, #24]
 8018262:	701a      	strb	r2, [r3, #0]

    /*Queue the data to EndPoint0*/
    dwc_otg_pcd_ep_queue(
 8018264:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018268:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801826c:	f8d3 22c8 	ldr.w	r2, [r3, #712]	; 0x2c8
 8018270:	69bb      	ldr	r3, [r7, #24]
 8018272:	8bb9      	ldrh	r1, [r7, #28]
 8018274:	9100      	str	r1, [sp, #0]
 8018276:	f04f 0100 	mov.w	r1, #0
 801827a:	9101      	str	r1, [sp, #4]
 801827c:	69b9      	ldr	r1, [r7, #24]
 801827e:	9102      	str	r1, [sp, #8]
 8018280:	f04f 0100 	mov.w	r1, #0
 8018284:	9103      	str	r1, [sp, #12]
 8018286:	4610      	mov	r0, r2
 8018288:	f640 11fc 	movw	r1, #2556	; 0x9fc
 801828c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8018290:	69ba      	ldr	r2, [r7, #24]
 8018292:	f7fa ff9f 	bl	80131d4 <dwc_otg_pcd_ep_queue>
      0,
      TempBufferPtr,
      0
      );

  break;
 8018296:	e0e5      	b.n	8018464 <USBCORE001_DevicePCDSetup+0x3c8>

  case REQ_TYPE_SetConfiguration:
  /* Set active configuration */
  if(NULL != USBCORE001_DevicePCD.USB_DeviceEvents.ConfigChanged)
 8018298:	f640 13fc 	movw	r3, #2556	; 0x9fc
 801829c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80182a0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80182a4:	2b00      	cmp	r3, #0
 80182a6:	d006      	beq.n	80182b6 <USBCORE001_DevicePCDSetup+0x21a>
  {
    USBCORE001_DevicePCD.USB_DeviceEvents.ConfigChanged();
 80182a8:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80182ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80182b0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80182b4:	4798      	blx	r3
  }
  ConfigNumber = (uint8_t)RequestHeaderPtr->wValue;
 80182b6:	697b      	ldr	r3, [r7, #20]
 80182b8:	885b      	ldrh	r3, [r3, #2]
 80182ba:	b29b      	uxth	r3, r3
 80182bc:	b2da      	uxtb	r2, r3
 80182be:	f640 033a 	movw	r3, #2106	; 0x83a
 80182c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80182c6:	701a      	strb	r2, [r3, #0]
   break;
 80182c8:	e0cc      	b.n	8018464 <USBCORE001_DevicePCDSetup+0x3c8>

  case REQ_TYPE_SetInterface:
  /* Set active interface */
  if(NULL != USBCORE001_DevicePCD.USB_DeviceEvents.ConfigChanged)
 80182ca:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80182ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80182d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80182d6:	2b00      	cmp	r3, #0
 80182d8:	d006      	beq.n	80182e8 <USBCORE001_DevicePCDSetup+0x24c>
  {
    USBCORE001_DevicePCD.USB_DeviceEvents.ConfigChanged();
 80182da:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80182de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80182e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80182e6:	4798      	blx	r3
  }
  InterfaceNumber = (uint8_t)RequestHeaderPtr->wValue;
 80182e8:	697b      	ldr	r3, [r7, #20]
 80182ea:	885b      	ldrh	r3, [r3, #2]
 80182ec:	b29b      	uxth	r3, r3
 80182ee:	b2da      	uxtb	r2, r3
 80182f0:	f640 033c 	movw	r3, #2108	; 0x83c
 80182f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80182f8:	701a      	strb	r2, [r3, #0]
  
  break;
 80182fa:	e0b3      	b.n	8018464 <USBCORE001_DevicePCDSetup+0x3c8>

  case REQ_TYPE_SetAddress:
  /* Set device address */
  if(NULL != USBCORE001_DevicePCD.USB_DeviceEvents.AddressSet)
 80182fc:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018300:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018304:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8018308:	2b00      	cmp	r3, #0
 801830a:	d006      	beq.n	801831a <USBCORE001_DevicePCDSetup+0x27e>
  {
    USBCORE001_DevicePCD.USB_DeviceEvents.AddressSet();
 801830c:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018310:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018314:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8018318:	4798      	blx	r3
  }
  USBCORE001_DeviceCurrentState = DEVICE_STATE_Addressed;
 801831a:	f640 43d8 	movw	r3, #3288	; 0xcd8
 801831e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018322:	f04f 0203 	mov.w	r2, #3
 8018326:	701a      	strb	r2, [r3, #0]
  break;
 8018328:	e09c      	b.n	8018464 <USBCORE001_DevicePCDSetup+0x3c8>

  default:
  if(NULL != USBCORE001_DevicePCD.USB_DeviceEvents.ControlRequest)
 801832a:	f640 13fc 	movw	r3, #2556	; 0x9fc
 801832e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018332:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8018336:	2b00      	cmp	r3, #0
 8018338:	f000 8093 	beq.w	8018462 <USBCORE001_DevicePCDSetup+0x3c6>
  {
    USBCORE001_DeivceEndpoint *EndpointPtr = &USBCORE001_DevicePCD.EndPoint0;
 801833c:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018340:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018344:	613b      	str	r3, [r7, #16]

    /*
     * If an OUT transaction follows, keep Buffer2 ready
     */
    if (!(RequestHeaderPtr->bmRequestType & CONTROL_REQ_DIR_DEVICETOHOST))
 8018346:	697b      	ldr	r3, [r7, #20]
 8018348:	781b      	ldrb	r3, [r3, #0]
 801834a:	b2db      	uxtb	r3, r3
 801834c:	b25b      	sxtb	r3, r3
 801834e:	2b00      	cmp	r3, #0
 8018350:	db74      	blt.n	801843c <USBCORE001_DevicePCDSetup+0x3a0>
    {
      if(RequestHeaderPtr->wLength)
 8018352:	697b      	ldr	r3, [r7, #20]
 8018354:	88db      	ldrh	r3, [r3, #6]
 8018356:	b29b      	uxth	r3, r3
 8018358:	2b00      	cmp	r3, #0
 801835a:	d044      	beq.n	80183e6 <USBCORE001_DevicePCDSetup+0x34a>
      {
        if(EndpointPtr->MaxPktSz <= RequestHeaderPtr->wLength)
 801835c:	693b      	ldr	r3, [r7, #16]
 801835e:	8c1a      	ldrh	r2, [r3, #32]
 8018360:	697b      	ldr	r3, [r7, #20]
 8018362:	88db      	ldrh	r3, [r3, #6]
 8018364:	b29b      	uxth	r3, r3
 8018366:	429a      	cmp	r2, r3
 8018368:	d820      	bhi.n	80183ac <USBCORE001_DevicePCDSetup+0x310>
        {
          /*Re-adjust the size*/
          void *temp = EndpointPtr->OutBuffer;
 801836a:	693b      	ldr	r3, [r7, #16]
 801836c:	68db      	ldr	r3, [r3, #12]
 801836e:	60fb      	str	r3, [r7, #12]
          EndpointPtr->OutBuffer = DWC_ALLOC(RequestHeaderPtr->wLength+3);
 8018370:	697b      	ldr	r3, [r7, #20]
 8018372:	88db      	ldrh	r3, [r3, #6]
 8018374:	b29b      	uxth	r3, r3
 8018376:	f103 0303 	add.w	r3, r3, #3
 801837a:	f04f 0000 	mov.w	r0, #0
 801837e:	4619      	mov	r1, r3
 8018380:	f7ef fb32 	bl	80079e8 <__DWC_ALLOC>
 8018384:	4602      	mov	r2, r0
 8018386:	693b      	ldr	r3, [r7, #16]
 8018388:	60da      	str	r2, [r3, #12]
  
          if(!EndpointPtr->OutBuffer)
 801838a:	693b      	ldr	r3, [r7, #16]
 801838c:	68db      	ldr	r3, [r3, #12]
 801838e:	2b00      	cmp	r3, #0
 8018390:	d107      	bne.n	80183a2 <USBCORE001_DevicePCDSetup+0x306>
          {
            EndpointPtr->OutBuffer = temp;
 8018392:	693b      	ldr	r3, [r7, #16]
 8018394:	68fa      	ldr	r2, [r7, #12]
 8018396:	60da      	str	r2, [r3, #12]
            return -DWC_E_NO_MEMORY;
 8018398:	f64f 4316 	movw	r3, #64534	; 0xfc16
 801839c:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 80183a0:	e062      	b.n	8018468 <USBCORE001_DevicePCDSetup+0x3cc>
          }
          else
          {
            EndpointPtr->MaxPktSz = RequestHeaderPtr->wLength;
 80183a2:	697b      	ldr	r3, [r7, #20]
 80183a4:	88db      	ldrh	r3, [r3, #6]
 80183a6:	b29a      	uxth	r2, r3
 80183a8:	693b      	ldr	r3, [r7, #16]
 80183aa:	841a      	strh	r2, [r3, #32]
          }
        }
        dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndpointPtr,
 80183ac:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80183b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80183b4:	f8d3 12c8 	ldr.w	r1, [r3, #712]	; 0x2c8
        (uint8_t *)EndpointPtr->OutBuffer, (int)EndpointPtr->OutBuffer, 
 80183b8:	693b      	ldr	r3, [r7, #16]
          else
          {
            EndpointPtr->MaxPktSz = RequestHeaderPtr->wLength;
          }
        }
        dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndpointPtr,
 80183ba:	68da      	ldr	r2, [r3, #12]
        (uint8_t *)EndpointPtr->OutBuffer, (int)EndpointPtr->OutBuffer, 
 80183bc:	693b      	ldr	r3, [r7, #16]
 80183be:	68db      	ldr	r3, [r3, #12]
        RequestHeaderPtr->wLength, 0, EndpointPtr->OutBuffer, 0);
 80183c0:	6978      	ldr	r0, [r7, #20]
 80183c2:	88c0      	ldrh	r0, [r0, #6]
 80183c4:	b280      	uxth	r0, r0
          else
          {
            EndpointPtr->MaxPktSz = RequestHeaderPtr->wLength;
          }
        }
        dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndpointPtr,
 80183c6:	4604      	mov	r4, r0
        (uint8_t *)EndpointPtr->OutBuffer, (int)EndpointPtr->OutBuffer, 
        RequestHeaderPtr->wLength, 0, EndpointPtr->OutBuffer, 0);
 80183c8:	6938      	ldr	r0, [r7, #16]
 80183ca:	68c0      	ldr	r0, [r0, #12]
          else
          {
            EndpointPtr->MaxPktSz = RequestHeaderPtr->wLength;
          }
        }
        dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndpointPtr,
 80183cc:	9400      	str	r4, [sp, #0]
 80183ce:	f04f 0400 	mov.w	r4, #0
 80183d2:	9401      	str	r4, [sp, #4]
 80183d4:	9002      	str	r0, [sp, #8]
 80183d6:	f04f 0000 	mov.w	r0, #0
 80183da:	9003      	str	r0, [sp, #12]
 80183dc:	4608      	mov	r0, r1
 80183de:	6939      	ldr	r1, [r7, #16]
 80183e0:	f7fa fef8 	bl	80131d4 <dwc_otg_pcd_ep_queue>
 80183e4:	e019      	b.n	801841a <USBCORE001_DevicePCDSetup+0x37e>
        RequestHeaderPtr->wLength, 0, EndpointPtr->OutBuffer, 0);
      }
      else
      {
        /*Send a ZLP in response to the status phase*/
        dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndpointPtr, 
 80183e6:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80183ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80183ee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
                            NULL, 0, 0, 1, EndpointPtr->InBuffer, 0);
 80183f2:	693a      	ldr	r2, [r7, #16]
 80183f4:	6852      	ldr	r2, [r2, #4]
        RequestHeaderPtr->wLength, 0, EndpointPtr->OutBuffer, 0);
      }
      else
      {
        /*Send a ZLP in response to the status phase*/
        dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndpointPtr, 
 80183f6:	f04f 0100 	mov.w	r1, #0
 80183fa:	9100      	str	r1, [sp, #0]
 80183fc:	f04f 0101 	mov.w	r1, #1
 8018400:	9101      	str	r1, [sp, #4]
 8018402:	9202      	str	r2, [sp, #8]
 8018404:	f04f 0200 	mov.w	r2, #0
 8018408:	9203      	str	r2, [sp, #12]
 801840a:	4618      	mov	r0, r3
 801840c:	6939      	ldr	r1, [r7, #16]
 801840e:	f04f 0200 	mov.w	r2, #0
 8018412:	f04f 0300 	mov.w	r3, #0
 8018416:	f7fa fedd 	bl	80131d4 <dwc_otg_pcd_ep_queue>
                            NULL, 0, 0, 1, EndpointPtr->InBuffer, 0);
      }
      USBCORE001_DevicePCD.USB_SetupReceived = true;
 801841a:	f640 13fc 	movw	r3, #2556	; 0x9fc
 801841e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018422:	f04f 0201 	mov.w	r2, #1
 8018426:	f883 22c4 	strb.w	r2, [r3, #708]	; 0x2c4
      memcpy(&USBCORE001_DeviceCurrentControlRequest, RequestHeaderPtr, 
 801842a:	f640 43d0 	movw	r3, #3280	; 0xcd0
 801842e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018432:	697a      	ldr	r2, [r7, #20]
 8018434:	6810      	ldr	r0, [r2, #0]
 8018436:	6851      	ldr	r1, [r2, #4]
 8018438:	c303      	stmia	r3!, {r0, r1}
    {
      USBCORE001_DevicePCD.USB_SetupReceived = true;
      memcpy(&USBCORE001_DeviceCurrentControlRequest,
            RequestHeaderPtr, sizeof(USB_Setup_Packet_t));
    }
  } break;
 801843a:	e012      	b.n	8018462 <USBCORE001_DevicePCDSetup+0x3c6>
      memcpy(&USBCORE001_DeviceCurrentControlRequest, RequestHeaderPtr, 
                                            sizeof(USB_Setup_Packet_t));
    }
    else
    {
      USBCORE001_DevicePCD.USB_SetupReceived = true;
 801843c:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018440:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018444:	f04f 0201 	mov.w	r2, #1
 8018448:	f883 22c4 	strb.w	r2, [r3, #708]	; 0x2c4
      memcpy(&USBCORE001_DeviceCurrentControlRequest,
 801844c:	f640 43d0 	movw	r3, #3280	; 0xcd0
 8018450:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018454:	697a      	ldr	r2, [r7, #20]
 8018456:	6810      	ldr	r0, [r2, #0]
 8018458:	6851      	ldr	r1, [r2, #4]
 801845a:	c303      	stmia	r3!, {r0, r1}
            RequestHeaderPtr, sizeof(USB_Setup_Packet_t));
    }
  } break;
 801845c:	e001      	b.n	8018462 <USBCORE001_DevicePCDSetup+0x3c6>
    0,
    TempBufferPtr,
    0
    );
  }
  break;
 801845e:	bf00      	nop
 8018460:	e000      	b.n	8018464 <USBCORE001_DevicePCDSetup+0x3c8>
    {
      USBCORE001_DevicePCD.USB_SetupReceived = true;
      memcpy(&USBCORE001_DeviceCurrentControlRequest,
            RequestHeaderPtr, sizeof(USB_Setup_Packet_t));
    }
  } break;
 8018462:	bf00      	nop
  }

  return 0;
 8018464:	f04f 0300 	mov.w	r3, #0
}
 8018468:	4618      	mov	r0, r3
 801846a:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801846e:	46bd      	mov	sp, r7
 8018470:	bd90      	pop	{r4, r7, pc}
 8018472:	bf00      	nop

08018474 <USBCORE001_DevicePCDDisconnect>:

static int USBCORE001_DevicePCDDisconnect(dwc_otg_pcd_t * PCDPtr)
{
 8018474:	b580      	push	{r7, lr}
 8018476:	b082      	sub	sp, #8
 8018478:	af00      	add	r7, sp, #0
 801847a:	6078      	str	r0, [r7, #4]
  USBCORE001_DeviceCurrentState = DEVICE_STATE_Unattached;
 801847c:	f640 43d8 	movw	r3, #3288	; 0xcd8
 8018480:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018484:	f04f 0200 	mov.w	r2, #0
 8018488:	701a      	strb	r2, [r3, #0]

  if(NULL != USBCORE001_DevicePCD.USB_DeviceEvents.Disconnect)
 801848a:	f640 13fc 	movw	r3, #2556	; 0x9fc
 801848e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018492:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8018496:	2b00      	cmp	r3, #0
 8018498:	d006      	beq.n	80184a8 <USBCORE001_DevicePCDDisconnect+0x34>
  {
    USBCORE001_DevicePCD.USB_DeviceEvents.Disconnect();
 801849a:	f640 13fc 	movw	r3, #2556	; 0x9fc
 801849e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80184a2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80184a6:	4798      	blx	r3
  }
  return 0;
 80184a8:	f04f 0300 	mov.w	r3, #0
}
 80184ac:	4618      	mov	r0, r3
 80184ae:	f107 0708 	add.w	r7, r7, #8
 80184b2:	46bd      	mov	sp, r7
 80184b4:	bd80      	pop	{r7, pc}
 80184b6:	bf00      	nop

080184b8 <USBCORE001_DevicePCDResume>:


static int USBCORE001_DevicePCDResume(dwc_otg_pcd_t * PCDPtr)
{
 80184b8:	b480      	push	{r7}
 80184ba:	b083      	sub	sp, #12
 80184bc:	af00      	add	r7, sp, #0
 80184be:	6078      	str	r0, [r7, #4]
  return 0;
 80184c0:	f04f 0300 	mov.w	r3, #0
}
 80184c4:	4618      	mov	r0, r3
 80184c6:	f107 070c 	add.w	r7, r7, #12
 80184ca:	46bd      	mov	sp, r7
 80184cc:	bc80      	pop	{r7}
 80184ce:	4770      	bx	lr

080184d0 <USBCORE001_DevicePCDSuspend>:


static int USBCORE001_DevicePCDSuspend(dwc_otg_pcd_t * PCDPtr)
{
 80184d0:	b480      	push	{r7}
 80184d2:	b083      	sub	sp, #12
 80184d4:	af00      	add	r7, sp, #0
 80184d6:	6078      	str	r0, [r7, #4]
  return 0;
 80184d8:	f04f 0300 	mov.w	r3, #0
}
 80184dc:	4618      	mov	r0, r3
 80184de:	f107 070c 	add.w	r7, r7, #12
 80184e2:	46bd      	mov	sp, r7
 80184e4:	bc80      	pop	{r7}
 80184e6:	4770      	bx	lr

080184e8 <USBCORE001_DevicePCDHnpChangedcb>:


static int USBCORE001_DevicePCDHnpChangedcb(dwc_otg_pcd_t * PCDPtr)
{
 80184e8:	b480      	push	{r7}
 80184ea:	b083      	sub	sp, #12
 80184ec:	af00      	add	r7, sp, #0
 80184ee:	6078      	str	r0, [r7, #4]
  return 0;
 80184f0:	f04f 0300 	mov.w	r3, #0
}
 80184f4:	4618      	mov	r0, r3
 80184f6:	f107 070c 	add.w	r7, r7, #12
 80184fa:	46bd      	mov	sp, r7
 80184fc:	bc80      	pop	{r7}
 80184fe:	4770      	bx	lr

08018500 <USBCORE001_DevicePCDReset>:


static int USBCORE001_DevicePCDReset(dwc_otg_pcd_t * PCDPtr)
{
 8018500:	b480      	push	{r7}
 8018502:	b083      	sub	sp, #12
 8018504:	af00      	add	r7, sp, #0
 8018506:	6078      	str	r0, [r7, #4]
  return 0;
 8018508:	f04f 0300 	mov.w	r3, #0
}
 801850c:	4618      	mov	r0, r3
 801850e:	f107 070c 	add.w	r7, r7, #12
 8018512:	46bd      	mov	sp, r7
 8018514:	bc80      	pop	{r7}
 8018516:	4770      	bx	lr

08018518 <USBCore001_DeviceStart>:
*******************************************************************************/

/* This function initializes the synopsys device controller driver. */
int USBCore001_DeviceStart(USBCORE001_OtgDevice *OtgDevPtr, 
                                       USBCORE001_DeviceCallBack *USBDEventsPtr)
{
 8018518:	b5b0      	push	{r4, r5, r7, lr}
 801851a:	b086      	sub	sp, #24
 801851c:	af00      	add	r7, sp, #0
 801851e:	6078      	str	r0, [r7, #4]
 8018520:	6039      	str	r1, [r7, #0]
  int Retval = 0;
 8018522:	f04f 0300 	mov.w	r3, #0
 8018526:	617b      	str	r3, [r7, #20]
  int EpCnt;

  if(!OtgDevPtr)
 8018528:	687b      	ldr	r3, [r7, #4]
 801852a:	2b00      	cmp	r3, #0
 801852c:	d105      	bne.n	801853a <USBCore001_DeviceStart+0x22>
  {
    Retval = -DWC_E_NO_MEMORY;
 801852e:	f64f 4316 	movw	r3, #64534	; 0xfc16
 8018532:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8018536:	617b      	str	r3, [r7, #20]
    goto end;
 8018538:	e124      	b.n	8018784 <USBCore001_DeviceStart+0x26c>
  }

  dwc_otg_disable_global_interrupts(OtgDevPtr->CoreIfPtr);
 801853a:	687b      	ldr	r3, [r7, #4]
 801853c:	681b      	ldr	r3, [r3, #0]
 801853e:	4618      	mov	r0, r3
 8018540:	f7f0 ff68 	bl	8009414 <dwc_otg_disable_global_interrupts>

  OtgDevPtr->PcdData.PCDPtr = dwc_otg_pcd_init(OtgDevPtr->CoreIfPtr);
 8018544:	687b      	ldr	r3, [r7, #4]
 8018546:	681b      	ldr	r3, [r3, #0]
 8018548:	4618      	mov	r0, r3
 801854a:	f7fa f8a9 	bl	80126a0 <dwc_otg_pcd_init>
 801854e:	4602      	mov	r2, r0
 8018550:	687b      	ldr	r3, [r7, #4]
 8018552:	605a      	str	r2, [r3, #4]

  if(!OtgDevPtr->PcdData.PCDPtr)
 8018554:	687b      	ldr	r3, [r7, #4]
 8018556:	685b      	ldr	r3, [r3, #4]
 8018558:	2b00      	cmp	r3, #0
 801855a:	d105      	bne.n	8018568 <USBCore001_DeviceStart+0x50>
  {
    DWC_PRINTF("ifx_usb_device_init: dwc_otg_pcd_init failed\r\n");
    Retval = -DWC_E_NO_MEMORY;
 801855c:	f64f 4316 	movw	r3, #64534	; 0xfc16
 8018560:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8018564:	617b      	str	r3, [r7, #20]
    goto end;
 8018566:	e10d      	b.n	8018784 <USBCore001_DeviceStart+0x26c>
  }
  USBCORE001_DevicePCD.GPCD = OtgDevPtr->PcdData.PCDPtr;
 8018568:	687b      	ldr	r3, [r7, #4]
 801856a:	685a      	ldr	r2, [r3, #4]
 801856c:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018570:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018574:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8
  dctl_data_t data = { .d32 = 0 };
 8018578:	f04f 0300 	mov.w	r3, #0
 801857c:	60fb      	str	r3, [r7, #12]
  data.d32 = DWC_READ_REG32(&OtgDevPtr->CoreIfPtr->dev_if->dev_global_regs->dctl);
 801857e:	687b      	ldr	r3, [r7, #4]
 8018580:	681b      	ldr	r3, [r3, #0]
 8018582:	689b      	ldr	r3, [r3, #8]
 8018584:	681b      	ldr	r3, [r3, #0]
 8018586:	f103 0304 	add.w	r3, r3, #4
 801858a:	4618      	mov	r0, r3
 801858c:	f7ef fb5a 	bl	8007c44 <DWC_READ_REG32>
 8018590:	4603      	mov	r3, r0
 8018592:	60fb      	str	r3, [r7, #12]
  data.b.sftdiscon = 0; /* Connect Device */
 8018594:	68fb      	ldr	r3, [r7, #12]
 8018596:	f36f 0341 	bfc	r3, #1, #1
 801859a:	60fb      	str	r3, [r7, #12]
  DWC_WRITE_REG32(&OtgDevPtr->CoreIfPtr->dev_if->dev_global_regs->dctl,data.d32);
 801859c:	687b      	ldr	r3, [r7, #4]
 801859e:	681b      	ldr	r3, [r3, #0]
 80185a0:	689b      	ldr	r3, [r3, #8]
 80185a2:	681b      	ldr	r3, [r3, #0]
 80185a4:	f103 0204 	add.w	r2, r3, #4
 80185a8:	68fb      	ldr	r3, [r7, #12]
 80185aa:	4610      	mov	r0, r2
 80185ac:	4619      	mov	r1, r3
 80185ae:	f7ef fb55 	bl	8007c5c <DWC_WRITE_REG32>
  dwc_otg_pcd_start(OtgDevPtr->PcdData.PCDPtr,&USBCORE001_DevicePCDfops);
 80185b2:	687b      	ldr	r3, [r7, #4]
 80185b4:	685b      	ldr	r3, [r3, #4]
 80185b6:	4618      	mov	r0, r3
 80185b8:	f24d 0170 	movw	r1, #53360	; 0xd070
 80185bc:	f6c0 0102 	movt	r1, #2050	; 0x802
 80185c0:	f7f9 fd62 	bl	8012088 <dwc_otg_pcd_start>

  USBCORE001_DevicePCD.USB_DeviceEvents = *USBDEventsPtr;
 80185c4:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80185c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80185cc:	683a      	ldr	r2, [r7, #0]
 80185ce:	f503 742b 	add.w	r4, r3, #684	; 0x2ac
 80185d2:	4615      	mov	r5, r2
 80185d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80185d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80185d8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80185dc:	e884 0003 	stmia.w	r4, {r0, r1}

  /*Initialize Endpoint 0*/
  USBCORE001_DevicePCD.EndPoint0.InBuffer= DWC_ALLOC(MAX_EP0_SIZE*10);
 80185e0:	f04f 0000 	mov.w	r0, #0
 80185e4:	f44f 7120 	mov.w	r1, #640	; 0x280
 80185e8:	f7ef f9fe 	bl	80079e8 <__DWC_ALLOC>
 80185ec:	4602      	mov	r2, r0
 80185ee:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80185f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80185f6:	605a      	str	r2, [r3, #4]
  USBCORE001_DevicePCD.EndPoint0.OutBuffer= DWC_ALLOC(MAX_EP0_SIZE*10);
 80185f8:	f04f 0000 	mov.w	r0, #0
 80185fc:	f44f 7120 	mov.w	r1, #640	; 0x280
 8018600:	f7ef f9f2 	bl	80079e8 <__DWC_ALLOC>
 8018604:	4602      	mov	r2, r0
 8018606:	f640 13fc 	movw	r3, #2556	; 0x9fc
 801860a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801860e:	60da      	str	r2, [r3, #12]
  USBCORE001_DevicePCD.EndPoint0.MaxPktSz = MAX_EP0_SIZE;
 8018610:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018614:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018618:	f04f 0240 	mov.w	r2, #64	; 0x40
 801861c:	841a      	strh	r2, [r3, #32]
  dwc_otg_pcd_ep_enable(USBCORE001_DevicePCD.GPCD, NULL, 
 801861e:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018622:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018626:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801862a:	4618      	mov	r0, r3
 801862c:	f04f 0100 	mov.w	r1, #0
 8018630:	f640 12fc 	movw	r2, #2556	; 0x9fc
 8018634:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8018638:	f7fa fb48 	bl	8012ccc <dwc_otg_pcd_ep_enable>
                                            &USBCORE001_DevicePCD.EndPoint0);

  /*Initialize In Endpoints*/
  for ( EpCnt = 0; EpCnt <= ENDPOINT_TOTAL_ENDPOINTS; EpCnt++)
 801863c:	f04f 0300 	mov.w	r3, #0
 8018640:	613b      	str	r3, [r7, #16]
 8018642:	e04c      	b.n	80186de <USBCore001_DeviceStart+0x1c6>
  {
    USBCORE001_DevicePCD.InEps[EpCnt].EpNum = (EpCnt) | ENDPOINT_DIR_IN;
 8018644:	693b      	ldr	r3, [r7, #16]
 8018646:	b2db      	uxtb	r3, r3
 8018648:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801864c:	b2db      	uxtb	r3, r3
 801864e:	b2d8      	uxtb	r0, r3
 8018650:	f640 12fc 	movw	r2, #2556	; 0x9fc
 8018654:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8018658:	6939      	ldr	r1, [r7, #16]
 801865a:	460b      	mov	r3, r1
 801865c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018660:	185b      	adds	r3, r3, r1
 8018662:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018666:	18d3      	adds	r3, r2, r3
 8018668:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 801866c:	4602      	mov	r2, r0
 801866e:	701a      	strb	r2, [r3, #0]
    USBCORE001_DevicePCD.InEps[EpCnt].InEp = true;
 8018670:	f640 12fc 	movw	r2, #2556	; 0x9fc
 8018674:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8018678:	6939      	ldr	r1, [r7, #16]
 801867a:	460b      	mov	r3, r1
 801867c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018680:	185b      	adds	r3, r3, r1
 8018682:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018686:	18d3      	adds	r3, r2, r3
 8018688:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 801868c:	f04f 0201 	mov.w	r2, #1
 8018690:	705a      	strb	r2, [r3, #1]
    USBCORE001_DevicePCD.InEps[EpCnt].InBuffer = NULL;
 8018692:	f640 12fc 	movw	r2, #2556	; 0x9fc
 8018696:	f2c2 0200 	movt	r2, #8192	; 0x2000
 801869a:	6939      	ldr	r1, [r7, #16]
 801869c:	460b      	mov	r3, r1
 801869e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80186a2:	185b      	adds	r3, r3, r1
 80186a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80186a8:	18d3      	adds	r3, r2, r3
 80186aa:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 80186ae:	f04f 0200 	mov.w	r2, #0
 80186b2:	601a      	str	r2, [r3, #0]
    USBCORE001_DevicePCD.InEps[EpCnt].OutBuffer = NULL;
 80186b4:	f640 12fc 	movw	r2, #2556	; 0x9fc
 80186b8:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80186bc:	6939      	ldr	r1, [r7, #16]
 80186be:	460b      	mov	r3, r1
 80186c0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80186c4:	185b      	adds	r3, r3, r1
 80186c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80186ca:	18d3      	adds	r3, r2, r3
 80186cc:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 80186d0:	f04f 0200 	mov.w	r2, #0
 80186d4:	601a      	str	r2, [r3, #0]
  USBCORE001_DevicePCD.EndPoint0.MaxPktSz = MAX_EP0_SIZE;
  dwc_otg_pcd_ep_enable(USBCORE001_DevicePCD.GPCD, NULL, 
                                            &USBCORE001_DevicePCD.EndPoint0);

  /*Initialize In Endpoints*/
  for ( EpCnt = 0; EpCnt <= ENDPOINT_TOTAL_ENDPOINTS; EpCnt++)
 80186d6:	693b      	ldr	r3, [r7, #16]
 80186d8:	f103 0301 	add.w	r3, r3, #1
 80186dc:	613b      	str	r3, [r7, #16]
 80186de:	693b      	ldr	r3, [r7, #16]
 80186e0:	2b08      	cmp	r3, #8
 80186e2:	ddaf      	ble.n	8018644 <USBCore001_DeviceStart+0x12c>
    USBCORE001_DevicePCD.InEps[EpCnt].InBuffer = NULL;
    USBCORE001_DevicePCD.InEps[EpCnt].OutBuffer = NULL;
  }

  /*Initialize Out Endpoints*/
  for ( EpCnt = 0; EpCnt <= ENDPOINT_TOTAL_ENDPOINTS; EpCnt++)
 80186e4:	f04f 0300 	mov.w	r3, #0
 80186e8:	613b      	str	r3, [r7, #16]
 80186ea:	e048      	b.n	801877e <USBCore001_DeviceStart+0x266>
  {
    USBCORE001_DevicePCD.OutEps[EpCnt].EpNum = (EpCnt);
 80186ec:	693b      	ldr	r3, [r7, #16]
 80186ee:	b2d8      	uxtb	r0, r3
 80186f0:	f640 12fc 	movw	r2, #2556	; 0x9fc
 80186f4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80186f8:	6939      	ldr	r1, [r7, #16]
 80186fa:	460b      	mov	r3, r1
 80186fc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018700:	185b      	adds	r3, r3, r1
 8018702:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018706:	18d3      	adds	r3, r2, r3
 8018708:	f103 0320 	add.w	r3, r3, #32
 801870c:	4602      	mov	r2, r0
 801870e:	711a      	strb	r2, [r3, #4]
    USBCORE001_DevicePCD.OutEps[EpCnt].InEp = false;
 8018710:	f640 12fc 	movw	r2, #2556	; 0x9fc
 8018714:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8018718:	6939      	ldr	r1, [r7, #16]
 801871a:	460b      	mov	r3, r1
 801871c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018720:	185b      	adds	r3, r3, r1
 8018722:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018726:	18d3      	adds	r3, r2, r3
 8018728:	f103 0320 	add.w	r3, r3, #32
 801872c:	f04f 0200 	mov.w	r2, #0
 8018730:	715a      	strb	r2, [r3, #5]
    USBCORE001_DevicePCD.OutEps[EpCnt].InBuffer = NULL;
 8018732:	f640 12fc 	movw	r2, #2556	; 0x9fc
 8018736:	f2c2 0200 	movt	r2, #8192	; 0x2000
 801873a:	6939      	ldr	r1, [r7, #16]
 801873c:	460b      	mov	r3, r1
 801873e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018742:	185b      	adds	r3, r3, r1
 8018744:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018748:	18d3      	adds	r3, r2, r3
 801874a:	f103 0328 	add.w	r3, r3, #40	; 0x28
 801874e:	f04f 0200 	mov.w	r2, #0
 8018752:	601a      	str	r2, [r3, #0]
    USBCORE001_DevicePCD.OutEps[EpCnt].OutBuffer = NULL;
 8018754:	f640 12fc 	movw	r2, #2556	; 0x9fc
 8018758:	f2c2 0200 	movt	r2, #8192	; 0x2000
 801875c:	6939      	ldr	r1, [r7, #16]
 801875e:	460b      	mov	r3, r1
 8018760:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018764:	185b      	adds	r3, r3, r1
 8018766:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801876a:	18d3      	adds	r3, r2, r3
 801876c:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8018770:	f04f 0200 	mov.w	r2, #0
 8018774:	601a      	str	r2, [r3, #0]
    USBCORE001_DevicePCD.InEps[EpCnt].InBuffer = NULL;
    USBCORE001_DevicePCD.InEps[EpCnt].OutBuffer = NULL;
  }

  /*Initialize Out Endpoints*/
  for ( EpCnt = 0; EpCnt <= ENDPOINT_TOTAL_ENDPOINTS; EpCnt++)
 8018776:	693b      	ldr	r3, [r7, #16]
 8018778:	f103 0301 	add.w	r3, r3, #1
 801877c:	613b      	str	r3, [r7, #16]
 801877e:	693b      	ldr	r3, [r7, #16]
 8018780:	2b08      	cmp	r3, #8
 8018782:	ddb3      	ble.n	80186ec <USBCore001_DeviceStart+0x1d4>
    USBCORE001_DevicePCD.OutEps[EpCnt].InBuffer = NULL;
    USBCORE001_DevicePCD.OutEps[EpCnt].OutBuffer = NULL;
  }

end:
  dwc_otg_enable_global_interrupts(OtgDevPtr->CoreIfPtr);
 8018784:	687b      	ldr	r3, [r7, #4]
 8018786:	681b      	ldr	r3, [r3, #0]
 8018788:	4618      	mov	r0, r3
 801878a:	f7f0 fe29 	bl	80093e0 <dwc_otg_enable_global_interrupts>
  return Retval;
 801878e:	697b      	ldr	r3, [r7, #20]
}
 8018790:	4618      	mov	r0, r3
 8018792:	f107 0718 	add.w	r7, r7, #24
 8018796:	46bd      	mov	sp, r7
 8018798:	bdb0      	pop	{r4, r5, r7, pc}
 801879a:	bf00      	nop

0801879c <Endpoint_IsSETUPReceived>:


/* Checks whether a SETUP packet was received or not */
uint8_t Endpoint_IsSETUPReceived(void)
{
 801879c:	b480      	push	{r7}
 801879e:	af00      	add	r7, sp, #0
  return USBCORE001_DevicePCD.USB_SetupReceived;
 80187a0:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80187a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80187a8:	f893 32c4 	ldrb.w	r3, [r3, #708]	; 0x2c4
}
 80187ac:	4618      	mov	r0, r3
 80187ae:	46bd      	mov	sp, r7
 80187b0:	bc80      	pop	{r7}
 80187b2:	4770      	bx	lr

080187b4 <Endpoint_ClearSETUP>:

/* Clears the SETUP packet */
void Endpoint_ClearSETUP(void)
{
 80187b4:	b480      	push	{r7}
 80187b6:	af00      	add	r7, sp, #0
  USBCORE001_DevicePCD.USB_SetupReceived = false;
 80187b8:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80187bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80187c0:	f04f 0200 	mov.w	r2, #0
 80187c4:	f883 22c4 	strb.w	r2, [r3, #708]	; 0x2c4
  return;
 80187c8:	bf00      	nop
}
 80187ca:	46bd      	mov	sp, r7
 80187cc:	bc80      	pop	{r7}
 80187ce:	4770      	bx	lr

080187d0 <Endpoint_ClearOUT>:

/* Clears the OUT endpoint. */
void Endpoint_ClearOUT(void)
{
 80187d0:	b590      	push	{r4, r7, lr}
 80187d2:	b087      	sub	sp, #28
 80187d4:	af04      	add	r7, sp, #16
  USBCORE001_DeivceEndpoint *EndPoint;

  if(USBCORE001_DevicePCD.CurEpNum)
 80187d6:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80187da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80187de:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 80187e2:	2b00      	cmp	r3, #0
 80187e4:	d04b      	beq.n	801887e <Endpoint_ClearOUT+0xae>
  {
    EndPoint = &USBCORE001_DevicePCD.OutEps[USBCORE001_DevicePCD.CurEpNum];
 80187e6:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80187ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80187ee:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 80187f2:	461a      	mov	r2, r3
 80187f4:	4613      	mov	r3, r2
 80187f6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80187fa:	189b      	adds	r3, r3, r2
 80187fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018800:	f103 0220 	add.w	r2, r3, #32
 8018804:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018808:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801880c:	18d3      	adds	r3, r2, r3
 801880e:	f103 0304 	add.w	r3, r3, #4
 8018812:	607b      	str	r3, [r7, #4]

    if(!EndPoint->OutBufferInUse)
 8018814:	687b      	ldr	r3, [r7, #4]
 8018816:	7c1b      	ldrb	r3, [r3, #16]
 8018818:	b2db      	uxtb	r3, r3
 801881a:	2b00      	cmp	r3, #0
 801881c:	d134      	bne.n	8018888 <Endpoint_ClearOUT+0xb8>
    {
      EndPoint->BytesAvailableOut = 0;
 801881e:	687b      	ldr	r3, [r7, #4]
 8018820:	f04f 0200 	mov.w	r2, #0
 8018824:	825a      	strh	r2, [r3, #18]
      EndPoint->CurrentOutIndex = 0;
 8018826:	687b      	ldr	r3, [r7, #4]
 8018828:	f04f 0200 	mov.w	r2, #0
 801882c:	835a      	strh	r2, [r3, #26]
      EndPoint->OutBufferInUse = true;
 801882e:	687b      	ldr	r3, [r7, #4]
 8018830:	f04f 0201 	mov.w	r2, #1
 8018834:	741a      	strb	r2, [r3, #16]

      /*Queue the buffer again*/
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint,
 8018836:	f640 13fc 	movw	r3, #2556	; 0x9fc
 801883a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801883e:	f8d3 12c8 	ldr.w	r1, [r3, #712]	; 0x2c8
      (uint8_t *)EndPoint->OutBuffer, (int)EndPoint->OutBuffer, 
 8018842:	687b      	ldr	r3, [r7, #4]
      EndPoint->BytesAvailableOut = 0;
      EndPoint->CurrentOutIndex = 0;
      EndPoint->OutBufferInUse = true;

      /*Queue the buffer again*/
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint,
 8018844:	68da      	ldr	r2, [r3, #12]
      (uint8_t *)EndPoint->OutBuffer, (int)EndPoint->OutBuffer, 
 8018846:	687b      	ldr	r3, [r7, #4]
 8018848:	68db      	ldr	r3, [r3, #12]
      EndPoint->MaxPktSz, 0, EndPoint->OutBuffer, 0);
 801884a:	6878      	ldr	r0, [r7, #4]
 801884c:	8c00      	ldrh	r0, [r0, #32]
      EndPoint->BytesAvailableOut = 0;
      EndPoint->CurrentOutIndex = 0;
      EndPoint->OutBufferInUse = true;

      /*Queue the buffer again*/
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint,
 801884e:	4604      	mov	r4, r0
      (uint8_t *)EndPoint->OutBuffer, (int)EndPoint->OutBuffer, 
      EndPoint->MaxPktSz, 0, EndPoint->OutBuffer, 0);
 8018850:	6878      	ldr	r0, [r7, #4]
 8018852:	68c0      	ldr	r0, [r0, #12]
      EndPoint->BytesAvailableOut = 0;
      EndPoint->CurrentOutIndex = 0;
      EndPoint->OutBufferInUse = true;

      /*Queue the buffer again*/
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint,
 8018854:	9400      	str	r4, [sp, #0]
 8018856:	f04f 0400 	mov.w	r4, #0
 801885a:	9401      	str	r4, [sp, #4]
 801885c:	9002      	str	r0, [sp, #8]
 801885e:	f04f 0000 	mov.w	r0, #0
 8018862:	9003      	str	r0, [sp, #12]
 8018864:	4608      	mov	r0, r1
 8018866:	6879      	ldr	r1, [r7, #4]
 8018868:	f7fa fcb4 	bl	80131d4 <dwc_otg_pcd_ep_queue>
      (uint8_t *)EndPoint->OutBuffer, (int)EndPoint->OutBuffer, 
      EndPoint->MaxPktSz, 0, EndPoint->OutBuffer, 0);

      if(EndPoint->MaxPktSz > 16)
 801886c:	687b      	ldr	r3, [r7, #4]
 801886e:	8c1b      	ldrh	r3, [r3, #32]
 8018870:	2b10      	cmp	r3, #16
 8018872:	d909      	bls.n	8018888 <Endpoint_ClearOUT+0xb8>
      {
        USB_1msDelay(2500);/*1.25 ms (count 2500) before next packet*/
 8018874:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8018878:	f000 f80c 	bl	8018894 <USB_1msDelay>
  else
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
  }

  return;
 801887c:	e004      	b.n	8018888 <Endpoint_ClearOUT+0xb8>

    }
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 801887e:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018882:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018886:	607b      	str	r3, [r7, #4]
  }

  return;
 8018888:	bf00      	nop
}
 801888a:	f107 070c 	add.w	r7, r7, #12
 801888e:	46bd      	mov	sp, r7
 8018890:	bd90      	pop	{r4, r7, pc}
 8018892:	bf00      	nop

08018894 <USB_1msDelay>:

void USB_1msDelay(uint32_t delay_count)
{
 8018894:	b480      	push	{r7}
 8018896:	b085      	sub	sp, #20
 8018898:	af00      	add	r7, sp, #0
 801889a:	6078      	str	r0, [r7, #4]
    volatile uint32_t i;
    for (i = (uint32_t)delay_count; i > (uint32_t)0; i--)
 801889c:	687b      	ldr	r3, [r7, #4]
 801889e:	60fb      	str	r3, [r7, #12]
 80188a0:	e007      	b.n	80188b2 <USB_1msDelay+0x1e>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80188a2:	bf00      	nop
 80188a4:	bf00      	nop
 80188a6:	bf00      	nop
 80188a8:	bf00      	nop
 80188aa:	68fb      	ldr	r3, [r7, #12]
 80188ac:	f103 33ff 	add.w	r3, r3, #4294967295
 80188b0:	60fb      	str	r3, [r7, #12]
 80188b2:	68fb      	ldr	r3, [r7, #12]
 80188b4:	2b00      	cmp	r3, #0
 80188b6:	d1f4      	bne.n	80188a2 <USB_1msDelay+0xe>
    	__NOP();
    	__NOP();
    	__NOP();

    }
}
 80188b8:	f107 0714 	add.w	r7, r7, #20
 80188bc:	46bd      	mov	sp, r7
 80188be:	bc80      	pop	{r7}
 80188c0:	4770      	bx	lr
 80188c2:	bf00      	nop

080188c4 <USB_Device_ProcessControlRequest>:
 * application. Any application thats using the device stack should be also 
 * making use of this call frequently to ensure that no notifications are 
 * missed.
 */
void USB_Device_ProcessControlRequest(void)
{
 80188c4:	b580      	push	{r7, lr}
 80188c6:	b082      	sub	sp, #8
 80188c8:	af00      	add	r7, sp, #0
  
  if(USBCORE001_DevicePCD.USB_SetupReceived)
 80188ca:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80188ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80188d2:	f893 32c4 	ldrb.w	r3, [r3, #708]	; 0x2c4
 80188d6:	2b00      	cmp	r3, #0
 80188d8:	d028      	beq.n	801892c <USB_Device_ProcessControlRequest+0x68>
  {
    if (USBCORE001_DevicePCD.USB_DeviceEvents.ControlRequest)
 80188da:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80188de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80188e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80188e6:	2b00      	cmp	r3, #0
 80188e8:	d020      	beq.n	801892c <USB_Device_ProcessControlRequest+0x68>
    {
      uint8_t PrevEp = USBCORE001_DevicePCD.CurEpNum;
 80188ea:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80188ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80188f2:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 80188f6:	71fb      	strb	r3, [r7, #7]
      USBCORE001_DevicePCD.CurEpNum = 0;
 80188f8:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80188fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018900:	f04f 0200 	mov.w	r2, #0
 8018904:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0
      USBCORE001_DevicePCD.USB_DeviceEvents.ControlRequest(&USBCORE001_DeviceCurrentControlRequest);
 8018908:	f640 13fc 	movw	r3, #2556	; 0x9fc
 801890c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018910:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8018914:	f640 40d0 	movw	r0, #3280	; 0xcd0
 8018918:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801891c:	4798      	blx	r3
      USBCORE001_DevicePCD.CurEpNum = PrevEp;
 801891e:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018922:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018926:	79fa      	ldrb	r2, [r7, #7]
 8018928:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0
    }
  }
  return;
 801892c:	bf00      	nop
}
 801892e:	f107 0708 	add.w	r7, r7, #8
 8018932:	46bd      	mov	sp, r7
 8018934:	bd80      	pop	{r7, pc}
 8018936:	bf00      	nop

08018938 <Endpoint_ClearIN>:


/* Clears the IN endpoint */
void Endpoint_ClearIN(void)
{
 8018938:	b590      	push	{r4, r7, lr}
 801893a:	b087      	sub	sp, #28
 801893c:	af04      	add	r7, sp, #16
  USBCORE001_DeivceEndpoint *EndPoint;
  uint8_t       Bytes;
  if(USBCORE001_DevicePCD.CurEpNum)
 801893e:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018942:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018946:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 801894a:	2b00      	cmp	r3, #0
 801894c:	d015      	beq.n	801897a <Endpoint_ClearIN+0x42>
  {
    EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
 801894e:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018952:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018956:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 801895a:	461a      	mov	r2, r3
 801895c:	4613      	mov	r3, r2
 801895e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018962:	189b      	adds	r3, r3, r2
 8018964:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018968:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 801896c:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018970:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018974:	18d3      	adds	r3, r2, r3
 8018976:	607b      	str	r3, [r7, #4]
  else
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
  }

  while(EndPoint->InFlush)
 8018978:	e012      	b.n	80189a0 <Endpoint_ClearIN+0x68>
  {
    EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 801897a:	f640 13fc 	movw	r3, #2556	; 0x9fc
 801897e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018982:	607b      	str	r3, [r7, #4]
  }

  while(EndPoint->InFlush)
 8018984:	e00c      	b.n	80189a0 <Endpoint_ClearIN+0x68>
  {
    USBCORE001_Waitval++;
 8018986:	f640 0338 	movw	r3, #2104	; 0x838
 801898a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801898e:	881b      	ldrh	r3, [r3, #0]
 8018990:	f103 0301 	add.w	r3, r3, #1
 8018994:	b29a      	uxth	r2, r3
 8018996:	f640 0338 	movw	r3, #2104	; 0x838
 801899a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801899e:	801a      	strh	r2, [r3, #0]
  else
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
  }

  while(EndPoint->InFlush)
 80189a0:	687b      	ldr	r3, [r7, #4]
 80189a2:	7f9b      	ldrb	r3, [r3, #30]
 80189a4:	b2db      	uxtb	r3, r3
 80189a6:	2b00      	cmp	r3, #0
 80189a8:	d1ed      	bne.n	8018986 <Endpoint_ClearIN+0x4e>
  {
    USBCORE001_Waitval++;
  }

  USBCORE001_Waitval = 0;
 80189aa:	f640 0338 	movw	r3, #2104	; 0x838
 80189ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80189b2:	f04f 0200 	mov.w	r2, #0
 80189b6:	801a      	strh	r2, [r3, #0]
  
  if(EndPoint->BytesAvailableIn)
 80189b8:	687b      	ldr	r3, [r7, #4]
 80189ba:	8b9b      	ldrh	r3, [r3, #28]
 80189bc:	b29b      	uxth	r3, r3
 80189be:	2b00      	cmp	r3, #0
 80189c0:	f000 80a2 	beq.w	8018b08 <Endpoint_ClearIN+0x1d0>
  {
    EndPoint->InFlush = true;
 80189c4:	687b      	ldr	r3, [r7, #4]
 80189c6:	f04f 0201 	mov.w	r2, #1
 80189ca:	779a      	strb	r2, [r3, #30]
    Bytes = EndPoint->BytesAvailableIn;
 80189cc:	687b      	ldr	r3, [r7, #4]
 80189ce:	8b9b      	ldrh	r3, [r3, #28]
 80189d0:	b29b      	uxth	r3, r3
 80189d2:	70fb      	strb	r3, [r7, #3]
    dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, 
 80189d4:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80189d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80189dc:	f8d3 12c8 	ldr.w	r1, [r3, #712]	; 0x2c8
    (uint8_t *)EndPoint->InBuffer, (int)EndPoint->InBuffer, Bytes, 0,
 80189e0:	687b      	ldr	r3, [r7, #4]
  
  if(EndPoint->BytesAvailableIn)
  {
    EndPoint->InFlush = true;
    Bytes = EndPoint->BytesAvailableIn;
    dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, 
 80189e2:	685a      	ldr	r2, [r3, #4]
    (uint8_t *)EndPoint->InBuffer, (int)EndPoint->InBuffer, Bytes, 0,
 80189e4:	687b      	ldr	r3, [r7, #4]
 80189e6:	685b      	ldr	r3, [r3, #4]
  
  if(EndPoint->BytesAvailableIn)
  {
    EndPoint->InFlush = true;
    Bytes = EndPoint->BytesAvailableIn;
    dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, 
 80189e8:	78fc      	ldrb	r4, [r7, #3]
    (uint8_t *)EndPoint->InBuffer, (int)EndPoint->InBuffer, Bytes, 0,
    EndPoint->InBuffer, 0);
 80189ea:	6878      	ldr	r0, [r7, #4]
 80189ec:	6840      	ldr	r0, [r0, #4]
  
  if(EndPoint->BytesAvailableIn)
  {
    EndPoint->InFlush = true;
    Bytes = EndPoint->BytesAvailableIn;
    dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, 
 80189ee:	9400      	str	r4, [sp, #0]
 80189f0:	f04f 0400 	mov.w	r4, #0
 80189f4:	9401      	str	r4, [sp, #4]
 80189f6:	9002      	str	r0, [sp, #8]
 80189f8:	f04f 0000 	mov.w	r0, #0
 80189fc:	9003      	str	r0, [sp, #12]
 80189fe:	4608      	mov	r0, r1
 8018a00:	6879      	ldr	r1, [r7, #4]
 8018a02:	f7fa fbe7 	bl	80131d4 <dwc_otg_pcd_ep_queue>
    (uint8_t *)EndPoint->InBuffer, (int)EndPoint->InBuffer, Bytes, 0,
    EndPoint->InBuffer, 0);

    if((zlp_flag == true) && (EndPoint->EpNum != 0))
 8018a06:	f640 033b 	movw	r3, #2107	; 0x83b
 8018a0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018a0e:	781b      	ldrb	r3, [r3, #0]
 8018a10:	b2db      	uxtb	r3, r3
 8018a12:	2b01      	cmp	r3, #1
 8018a14:	d13d      	bne.n	8018a92 <Endpoint_ClearIN+0x15a>
 8018a16:	687b      	ldr	r3, [r7, #4]
 8018a18:	781b      	ldrb	r3, [r3, #0]
 8018a1a:	2b00      	cmp	r3, #0
 8018a1c:	d039      	beq.n	8018a92 <Endpoint_ClearIN+0x15a>
    {
    	/*Send a ZLP from here*/
	  while(EndPoint->InFlush)
 8018a1e:	e00c      	b.n	8018a3a <Endpoint_ClearIN+0x102>
	  {
		USBCORE001_Waitval++;
 8018a20:	f640 0338 	movw	r3, #2104	; 0x838
 8018a24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018a28:	881b      	ldrh	r3, [r3, #0]
 8018a2a:	f103 0301 	add.w	r3, r3, #1
 8018a2e:	b29a      	uxth	r2, r3
 8018a30:	f640 0338 	movw	r3, #2104	; 0x838
 8018a34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018a38:	801a      	strh	r2, [r3, #0]
    EndPoint->InBuffer, 0);

    if((zlp_flag == true) && (EndPoint->EpNum != 0))
    {
    	/*Send a ZLP from here*/
	  while(EndPoint->InFlush)
 8018a3a:	687b      	ldr	r3, [r7, #4]
 8018a3c:	7f9b      	ldrb	r3, [r3, #30]
 8018a3e:	b2db      	uxtb	r3, r3
 8018a40:	2b00      	cmp	r3, #0
 8018a42:	d1ed      	bne.n	8018a20 <Endpoint_ClearIN+0xe8>
	  {
		USBCORE001_Waitval++;
	  }
	  EndPoint->InFlush = true;
 8018a44:	687b      	ldr	r3, [r7, #4]
 8018a46:	f04f 0201 	mov.w	r2, #1
 8018a4a:	779a      	strb	r2, [r3, #30]
	  dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, NULL, 0, 0, 1,
 8018a4c:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018a50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018a54:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
														EndPoint->InBuffer, 0);
 8018a58:	687a      	ldr	r2, [r7, #4]
 8018a5a:	6852      	ldr	r2, [r2, #4]
	  while(EndPoint->InFlush)
	  {
		USBCORE001_Waitval++;
	  }
	  EndPoint->InFlush = true;
	  dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, NULL, 0, 0, 1,
 8018a5c:	f04f 0100 	mov.w	r1, #0
 8018a60:	9100      	str	r1, [sp, #0]
 8018a62:	f04f 0101 	mov.w	r1, #1
 8018a66:	9101      	str	r1, [sp, #4]
 8018a68:	9202      	str	r2, [sp, #8]
 8018a6a:	f04f 0200 	mov.w	r2, #0
 8018a6e:	9203      	str	r2, [sp, #12]
 8018a70:	4618      	mov	r0, r3
 8018a72:	6879      	ldr	r1, [r7, #4]
 8018a74:	f04f 0200 	mov.w	r2, #0
 8018a78:	f04f 0300 	mov.w	r3, #0
 8018a7c:	f7fa fbaa 	bl	80131d4 <dwc_otg_pcd_ep_queue>
														EndPoint->InBuffer, 0);
	  zlp_flag = false;
 8018a80:	f640 033b 	movw	r3, #2107	; 0x83b
 8018a84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018a88:	f04f 0200 	mov.w	r2, #0
 8018a8c:	701a      	strb	r2, [r3, #0]
    {

    }

  }
  return;
 8018a8e:	bf00      	nop
 8018a90:	e03a      	b.n	8018b08 <Endpoint_ClearIN+0x1d0>
	  EndPoint->InFlush = true;
	  dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, NULL, 0, 0, 1,
														EndPoint->InBuffer, 0);
	  zlp_flag = false;
    }
    else if((Bytes == EndPoint->MaxPktSz) && (EndPoint->EpNum == 0))
 8018a92:	78fb      	ldrb	r3, [r7, #3]
 8018a94:	b29a      	uxth	r2, r3
 8018a96:	687b      	ldr	r3, [r7, #4]
 8018a98:	8c1b      	ldrh	r3, [r3, #32]
 8018a9a:	429a      	cmp	r2, r3
 8018a9c:	d134      	bne.n	8018b08 <Endpoint_ClearIN+0x1d0>
 8018a9e:	687b      	ldr	r3, [r7, #4]
 8018aa0:	781b      	ldrb	r3, [r3, #0]
 8018aa2:	2b00      	cmp	r3, #0
 8018aa4:	d130      	bne.n	8018b08 <Endpoint_ClearIN+0x1d0>
    {
      /*Send a ZLP from here*/
      while(EndPoint->InFlush)
 8018aa6:	e00c      	b.n	8018ac2 <Endpoint_ClearIN+0x18a>
      {
        USBCORE001_Waitval++;
 8018aa8:	f640 0338 	movw	r3, #2104	; 0x838
 8018aac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018ab0:	881b      	ldrh	r3, [r3, #0]
 8018ab2:	f103 0301 	add.w	r3, r3, #1
 8018ab6:	b29a      	uxth	r2, r3
 8018ab8:	f640 0338 	movw	r3, #2104	; 0x838
 8018abc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018ac0:	801a      	strh	r2, [r3, #0]
	  zlp_flag = false;
    }
    else if((Bytes == EndPoint->MaxPktSz) && (EndPoint->EpNum == 0))
    {
      /*Send a ZLP from here*/
      while(EndPoint->InFlush)
 8018ac2:	687b      	ldr	r3, [r7, #4]
 8018ac4:	7f9b      	ldrb	r3, [r3, #30]
 8018ac6:	b2db      	uxtb	r3, r3
 8018ac8:	2b00      	cmp	r3, #0
 8018aca:	d1ed      	bne.n	8018aa8 <Endpoint_ClearIN+0x170>
      {
        USBCORE001_Waitval++;
      }
      EndPoint->InFlush = true;
 8018acc:	687b      	ldr	r3, [r7, #4]
 8018ace:	f04f 0201 	mov.w	r2, #1
 8018ad2:	779a      	strb	r2, [r3, #30]
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, NULL, 0, 0, 1, 
 8018ad4:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018ad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018adc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
                                                        EndPoint->InBuffer, 0);
 8018ae0:	687a      	ldr	r2, [r7, #4]
 8018ae2:	6852      	ldr	r2, [r2, #4]
      while(EndPoint->InFlush)
      {
        USBCORE001_Waitval++;
      }
      EndPoint->InFlush = true;
      dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, NULL, 0, 0, 1, 
 8018ae4:	f04f 0100 	mov.w	r1, #0
 8018ae8:	9100      	str	r1, [sp, #0]
 8018aea:	f04f 0101 	mov.w	r1, #1
 8018aee:	9101      	str	r1, [sp, #4]
 8018af0:	9202      	str	r2, [sp, #8]
 8018af2:	f04f 0200 	mov.w	r2, #0
 8018af6:	9203      	str	r2, [sp, #12]
 8018af8:	4618      	mov	r0, r3
 8018afa:	6879      	ldr	r1, [r7, #4]
 8018afc:	f04f 0200 	mov.w	r2, #0
 8018b00:	f04f 0300 	mov.w	r3, #0
 8018b04:	f7fa fb66 	bl	80131d4 <dwc_otg_pcd_ep_queue>
    {

    }

  }
  return;
 8018b08:	bf00      	nop
}
 8018b0a:	f107 070c 	add.w	r7, r7, #12
 8018b0e:	46bd      	mov	sp, r7
 8018b10:	bd90      	pop	{r4, r7, pc}
 8018b12:	bf00      	nop

08018b14 <Endpoint_Write_Control_Stream_LE>:
 * success states; The user is responsible manually clearing the setup OUT to 
 * finalize the transfer via the Endpoint_ClearOUT macro.
 */
uint8_t Endpoint_Write_Control_Stream_LE(const void* const Buffer,
                                                                uint16_t Length)
{
 8018b14:	b580      	push	{r7, lr}
 8018b16:	b082      	sub	sp, #8
 8018b18:	af00      	add	r7, sp, #0
 8018b1a:	6078      	str	r0, [r7, #4]
 8018b1c:	460b      	mov	r3, r1
 8018b1e:	807b      	strh	r3, [r7, #2]
  return Endpoint_Write_Control_Stream_BE(Buffer,Length);
 8018b20:	887b      	ldrh	r3, [r7, #2]
 8018b22:	6878      	ldr	r0, [r7, #4]
 8018b24:	4619      	mov	r1, r3
 8018b26:	f000 f807 	bl	8018b38 <Endpoint_Write_Control_Stream_BE>
 8018b2a:	4603      	mov	r3, r0
}
 8018b2c:	4618      	mov	r0, r3
 8018b2e:	f107 0708 	add.w	r7, r7, #8
 8018b32:	46bd      	mov	sp, r7
 8018b34:	bd80      	pop	{r7, pc}
 8018b36:	bf00      	nop

08018b38 <Endpoint_Write_Control_Stream_BE>:
 * success states; The user is responsible manually clearing the setup OUT to
 * finalize the transfer via the Endpoint_ClearOUT macro.
 */
uint8_t Endpoint_Write_Control_Stream_BE(const void* const Buffer,
                                                                uint16_t Length)
{
 8018b38:	b580      	push	{r7, lr}
 8018b3a:	b084      	sub	sp, #16
 8018b3c:	af00      	add	r7, sp, #0
 8018b3e:	6078      	str	r0, [r7, #4]
 8018b40:	460b      	mov	r3, r1
 8018b42:	807b      	strh	r3, [r7, #2]
  USBCORE001_DeivceEndpoint *EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 8018b44:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018b48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018b4c:	60fb      	str	r3, [r7, #12]
  uint8_t      PrevEp = USBCORE001_DevicePCD.CurEpNum;
 8018b4e:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018b52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018b56:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8018b5a:	72fb      	strb	r3, [r7, #11]
  USBCORE001_DevicePCD.CurEpNum = 0;
 8018b5c:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018b60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018b64:	f04f 0200 	mov.w	r2, #0
 8018b68:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0

  while(EndPoint->BytesAvailableIn)
 8018b6c:	e001      	b.n	8018b72 <Endpoint_Write_Control_Stream_BE+0x3a>
  {
    Endpoint_ClearIN();
 8018b6e:	f7ff fee3 	bl	8018938 <Endpoint_ClearIN>
{
  USBCORE001_DeivceEndpoint *EndPoint = &USBCORE001_DevicePCD.EndPoint0;
  uint8_t      PrevEp = USBCORE001_DevicePCD.CurEpNum;
  USBCORE001_DevicePCD.CurEpNum = 0;

  while(EndPoint->BytesAvailableIn)
 8018b72:	68fb      	ldr	r3, [r7, #12]
 8018b74:	8b9b      	ldrh	r3, [r3, #28]
 8018b76:	b29b      	uxth	r3, r3
 8018b78:	2b00      	cmp	r3, #0
 8018b7a:	d1f8      	bne.n	8018b6e <Endpoint_Write_Control_Stream_BE+0x36>
  {
    Endpoint_ClearIN();
  }

  memcpy(EndPoint->InBuffer,Buffer,Length);
 8018b7c:	68fb      	ldr	r3, [r7, #12]
 8018b7e:	685a      	ldr	r2, [r3, #4]
 8018b80:	887b      	ldrh	r3, [r7, #2]
 8018b82:	4610      	mov	r0, r2
 8018b84:	6879      	ldr	r1, [r7, #4]
 8018b86:	461a      	mov	r2, r3
 8018b88:	f00e f9d6 	bl	8026f38 <memcpy>
  EndPoint->BytesAvailableIn += Length;
 8018b8c:	68fb      	ldr	r3, [r7, #12]
 8018b8e:	8b9b      	ldrh	r3, [r3, #28]
 8018b90:	b29a      	uxth	r2, r3
 8018b92:	887b      	ldrh	r3, [r7, #2]
 8018b94:	18d3      	adds	r3, r2, r3
 8018b96:	b29a      	uxth	r2, r3
 8018b98:	68fb      	ldr	r3, [r7, #12]
 8018b9a:	839a      	strh	r2, [r3, #28]
  EndPoint->CurrentInIndex += Length;
 8018b9c:	68fb      	ldr	r3, [r7, #12]
 8018b9e:	8b1a      	ldrh	r2, [r3, #24]
 8018ba0:	887b      	ldrh	r3, [r7, #2]
 8018ba2:	18d3      	adds	r3, r2, r3
 8018ba4:	b29a      	uxth	r2, r3
 8018ba6:	68fb      	ldr	r3, [r7, #12]
 8018ba8:	831a      	strh	r2, [r3, #24]

  USBCORE001_DevicePCD.CurEpNum = PrevEp;
 8018baa:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018bae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018bb2:	7afa      	ldrb	r2, [r7, #11]
 8018bb4:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0

  return ENDPOINT_RWCSTREAM_NoError;
 8018bb8:	f04f 0300 	mov.w	r3, #0
}
 8018bbc:	4618      	mov	r0, r3
 8018bbe:	f107 0710 	add.w	r7, r7, #16
 8018bc2:	46bd      	mov	sp, r7
 8018bc4:	bd80      	pop	{r7, pc}
 8018bc6:	bf00      	nop

08018bc8 <Endpoint_Read_Control_Stream_BE>:
 * The host OUT acknowledgment is not automatically cleared in both failure and
 * success states; The user is responsible manually clearing the setup OUT to 
 * finalize the transfer via the Endpoint_ClearOUT macro.
 */
uint8_t Endpoint_Read_Control_Stream_BE(void* const Buffer,uint16_t Length)
{
 8018bc8:	b580      	push	{r7, lr}
 8018bca:	b084      	sub	sp, #16
 8018bcc:	af00      	add	r7, sp, #0
 8018bce:	6078      	str	r0, [r7, #4]
 8018bd0:	460b      	mov	r3, r1
 8018bd2:	807b      	strh	r3, [r7, #2]
  volatile USBCORE001_DeivceEndpoint *EndPoint = 
 8018bd4:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018bd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018bdc:	60bb      	str	r3, [r7, #8]
                                              &USBCORE001_DevicePCD.EndPoint0;
  bool Success = false;
 8018bde:	f04f 0300 	mov.w	r3, #0
 8018be2:	73fb      	strb	r3, [r7, #15]
    return ENDPOINT_RWCSTREAM_BusSuspended;
  }

  do
  {
    if(Length <= EndPoint->BytesAvailableOut)
 8018be4:	68bb      	ldr	r3, [r7, #8]
 8018be6:	8a5b      	ldrh	r3, [r3, #18]
 8018be8:	b29b      	uxth	r3, r3
 8018bea:	887a      	ldrh	r2, [r7, #2]
 8018bec:	429a      	cmp	r2, r3
 8018bee:	d828      	bhi.n	8018c42 <Endpoint_Read_Control_Stream_BE+0x7a>
    {
      memcpy(Buffer,(void *)(EndPoint->OutBuffer + EndPoint->CurrentOutIndex),
 8018bf0:	68bb      	ldr	r3, [r7, #8]
 8018bf2:	68da      	ldr	r2, [r3, #12]
 8018bf4:	68bb      	ldr	r3, [r7, #8]
 8018bf6:	8b5b      	ldrh	r3, [r3, #26]
 8018bf8:	b29b      	uxth	r3, r3
 8018bfa:	18d2      	adds	r2, r2, r3
 8018bfc:	887b      	ldrh	r3, [r7, #2]
 8018bfe:	6878      	ldr	r0, [r7, #4]
 8018c00:	4611      	mov	r1, r2
 8018c02:	461a      	mov	r2, r3
 8018c04:	f00e f998 	bl	8026f38 <memcpy>
                                                                        Length);
      EndPoint->BytesAvailableOut -= Length;
 8018c08:	68bb      	ldr	r3, [r7, #8]
 8018c0a:	8a5b      	ldrh	r3, [r3, #18]
 8018c0c:	b29a      	uxth	r2, r3
 8018c0e:	887b      	ldrh	r3, [r7, #2]
 8018c10:	1ad3      	subs	r3, r2, r3
 8018c12:	b29a      	uxth	r2, r3
 8018c14:	68bb      	ldr	r3, [r7, #8]
 8018c16:	825a      	strh	r2, [r3, #18]

      if(EndPoint->BytesAvailableOut)
 8018c18:	68bb      	ldr	r3, [r7, #8]
 8018c1a:	8a5b      	ldrh	r3, [r3, #18]
 8018c1c:	b29b      	uxth	r3, r3
 8018c1e:	2b00      	cmp	r3, #0
 8018c20:	d008      	beq.n	8018c34 <Endpoint_Read_Control_Stream_BE+0x6c>
      {
        EndPoint->CurrentOutIndex += Length;
 8018c22:	68bb      	ldr	r3, [r7, #8]
 8018c24:	8b5b      	ldrh	r3, [r3, #26]
 8018c26:	b29a      	uxth	r2, r3
 8018c28:	887b      	ldrh	r3, [r7, #2]
 8018c2a:	18d3      	adds	r3, r2, r3
 8018c2c:	b29a      	uxth	r2, r3
 8018c2e:	68bb      	ldr	r3, [r7, #8]
 8018c30:	835a      	strh	r2, [r3, #26]
 8018c32:	e006      	b.n	8018c42 <Endpoint_Read_Control_Stream_BE+0x7a>
      }
      else
      {
        EndPoint->CurrentOutIndex = 0;
 8018c34:	68bb      	ldr	r3, [r7, #8]
 8018c36:	f04f 0200 	mov.w	r2, #0
 8018c3a:	835a      	strh	r2, [r3, #26]
        Success = true;
 8018c3c:	f04f 0301 	mov.w	r3, #1
 8018c40:	73fb      	strb	r3, [r7, #15]
      }
    }
  }while(!Success);
 8018c42:	7bfb      	ldrb	r3, [r7, #15]
 8018c44:	2b00      	cmp	r3, #0
 8018c46:	d0cd      	beq.n	8018be4 <Endpoint_Read_Control_Stream_BE+0x1c>

  return ENDPOINT_RWCSTREAM_NoError;
 8018c48:	f04f 0300 	mov.w	r3, #0
}
 8018c4c:	4618      	mov	r0, r3
 8018c4e:	f107 0710 	add.w	r7, r7, #16
 8018c52:	46bd      	mov	sp, r7
 8018c54:	bd80      	pop	{r7, pc}
 8018c56:	bf00      	nop

08018c58 <Endpoint_Read_Control_Stream_LE>:
 * The host OUT acknowledgment is not automatically cleared in both failure and 
 * success states; The user is responsible manually clearing the setup OUT to 
 * finalize the transfer via the Endpoint_ClearOUT macro.
 */
uint8_t Endpoint_Read_Control_Stream_LE(void* const Buffer,uint16_t Length)
{
 8018c58:	b580      	push	{r7, lr}
 8018c5a:	b082      	sub	sp, #8
 8018c5c:	af00      	add	r7, sp, #0
 8018c5e:	6078      	str	r0, [r7, #4]
 8018c60:	460b      	mov	r3, r1
 8018c62:	807b      	strh	r3, [r7, #2]
  return Endpoint_Read_Control_Stream_BE(Buffer,Length);
 8018c64:	887b      	ldrh	r3, [r7, #2]
 8018c66:	6878      	ldr	r0, [r7, #4]
 8018c68:	4619      	mov	r1, r3
 8018c6a:	f7ff ffad 	bl	8018bc8 <Endpoint_Read_Control_Stream_BE>
 8018c6e:	4603      	mov	r3, r0
}
 8018c70:	4618      	mov	r0, r3
 8018c72:	f107 0708 	add.w	r7, r7, #8
 8018c76:	46bd      	mov	sp, r7
 8018c78:	bd80      	pop	{r7, pc}
 8018c7a:	bf00      	nop

08018c7c <Endpoint_ClearStatusStage>:
 * endpoint automatically with respect to the data direction. This is a 
 * convenience function which can be used to simplify user control request 
 * handling.
 */
void Endpoint_ClearStatusStage(void)
{
 8018c7c:	b480      	push	{r7}
 8018c7e:	af00      	add	r7, sp, #0
  return;
 8018c80:	bf00      	nop
}
 8018c82:	46bd      	mov	sp, r7
 8018c84:	bc80      	pop	{r7}
 8018c86:	4770      	bx	lr

08018c88 <Endpoint_SelectEndpoint>:


/* This function Selects the current endpoint */
void Endpoint_SelectEndpoint(const uint8_t EndpointNumber, 
                                                        const uint8_t Direction)
{
 8018c88:	b480      	push	{r7}
 8018c8a:	b083      	sub	sp, #12
 8018c8c:	af00      	add	r7, sp, #0
 8018c8e:	4602      	mov	r2, r0
 8018c90:	460b      	mov	r3, r1
 8018c92:	71fa      	strb	r2, [r7, #7]
 8018c94:	71bb      	strb	r3, [r7, #6]
  USBCORE001_DevicePCD.CurEpNum = EndpointNumber;
 8018c96:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018c9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018c9e:	79fa      	ldrb	r2, [r7, #7]
 8018ca0:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0
  USBCORE001_DevicePCD.CurEpDir = Direction;
 8018ca4:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018ca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018cac:	79ba      	ldrb	r2, [r7, #6]
 8018cae:	f883 22d1 	strb.w	r2, [r3, #721]	; 0x2d1
  return;
 8018cb2:	bf00      	nop
}
 8018cb4:	f107 070c 	add.w	r7, r7, #12
 8018cb8:	46bd      	mov	sp, r7
 8018cba:	bc80      	pop	{r7}
 8018cbc:	4770      	bx	lr
 8018cbe:	bf00      	nop

08018cc0 <Endpoint_GetCurrentEndpoint>:

/* This function Returns the current endpoint */
void Endpoint_GetCurrentEndpoint(uint8_t *EndpointNumber, uint8_t *Direction)
{
 8018cc0:	b480      	push	{r7}
 8018cc2:	b083      	sub	sp, #12
 8018cc4:	af00      	add	r7, sp, #0
 8018cc6:	6078      	str	r0, [r7, #4]
 8018cc8:	6039      	str	r1, [r7, #0]
	*EndpointNumber = USBCORE001_DevicePCD.CurEpNum;
 8018cca:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018cd2:	f893 22d0 	ldrb.w	r2, [r3, #720]	; 0x2d0
 8018cd6:	687b      	ldr	r3, [r7, #4]
 8018cd8:	701a      	strb	r2, [r3, #0]
	*Direction = USBCORE001_DevicePCD.CurEpDir;
 8018cda:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018cde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018ce2:	f893 22d1 	ldrb.w	r2, [r3, #721]	; 0x2d1
 8018ce6:	683b      	ldr	r3, [r7, #0]
 8018ce8:	701a      	strb	r2, [r3, #0]
}
 8018cea:	f107 070c 	add.w	r7, r7, #12
 8018cee:	46bd      	mov	sp, r7
 8018cf0:	bc80      	pop	{r7}
 8018cf2:	4770      	bx	lr

08018cf4 <Endpoint_BytesInEndpoint>:
/* 
 * This function Returns the number of bytes available in 
 * the selected endpoint.
 */
uint16_t Endpoint_BytesInEndpoint(void)
{
 8018cf4:	b480      	push	{r7}
 8018cf6:	b083      	sub	sp, #12
 8018cf8:	af00      	add	r7, sp, #0
  USBCORE001_DeivceEndpoint *EndPoint;
  uint16_t Bytes = 0;
 8018cfa:	f04f 0300 	mov.w	r3, #0
 8018cfe:	80fb      	strh	r3, [r7, #6]

  if(!USBCORE001_DevicePCD.CurEpNum)
 8018d00:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018d04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018d08:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8018d0c:	2b00      	cmp	r3, #0
 8018d0e:	d105      	bne.n	8018d1c <Endpoint_BytesInEndpoint+0x28>
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 8018d10:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018d14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018d18:	603b      	str	r3, [r7, #0]
 8018d1a:	e03a      	b.n	8018d92 <Endpoint_BytesInEndpoint+0x9e>
  }
  else if(USBCORE001_DevicePCD.CurEpDir)
 8018d1c:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018d24:	f893 32d1 	ldrb.w	r3, [r3, #721]	; 0x2d1
 8018d28:	2b00      	cmp	r3, #0
 8018d2a:	d018      	beq.n	8018d5e <Endpoint_BytesInEndpoint+0x6a>
  {
    EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
 8018d2c:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018d30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018d34:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8018d38:	461a      	mov	r2, r3
 8018d3a:	4613      	mov	r3, r2
 8018d3c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018d40:	189b      	adds	r3, r3, r2
 8018d42:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018d46:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 8018d4a:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018d4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018d52:	18d3      	adds	r3, r2, r3
 8018d54:	603b      	str	r3, [r7, #0]
    Bytes = EndPoint->BytesAvailableIn;
 8018d56:	683b      	ldr	r3, [r7, #0]
 8018d58:	8b9b      	ldrh	r3, [r3, #28]
 8018d5a:	80fb      	strh	r3, [r7, #6]
 8018d5c:	e019      	b.n	8018d92 <Endpoint_BytesInEndpoint+0x9e>
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.OutEps[USBCORE001_DevicePCD.CurEpNum];
 8018d5e:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018d62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018d66:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8018d6a:	461a      	mov	r2, r3
 8018d6c:	4613      	mov	r3, r2
 8018d6e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018d72:	189b      	adds	r3, r3, r2
 8018d74:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018d78:	f103 0220 	add.w	r2, r3, #32
 8018d7c:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018d80:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018d84:	18d3      	adds	r3, r2, r3
 8018d86:	f103 0304 	add.w	r3, r3, #4
 8018d8a:	603b      	str	r3, [r7, #0]
    Bytes = EndPoint->BytesAvailableOut;
 8018d8c:	683b      	ldr	r3, [r7, #0]
 8018d8e:	8a5b      	ldrh	r3, [r3, #18]
 8018d90:	80fb      	strh	r3, [r7, #6]
  }

  return Bytes;
 8018d92:	88fb      	ldrh	r3, [r7, #6]
}
 8018d94:	4618      	mov	r0, r3
 8018d96:	f107 070c 	add.w	r7, r7, #12
 8018d9a:	46bd      	mov	sp, r7
 8018d9c:	bc80      	pop	{r7}
 8018d9e:	4770      	bx	lr

08018da0 <Endpoint_IsOUTReceived>:
/* 
 * This function Determines if the selected OUT endpoint 
 * has received new packet.
 */
uint8_t Endpoint_IsOUTReceived(void)
{
 8018da0:	b480      	push	{r7}
 8018da2:	b083      	sub	sp, #12
 8018da4:	af00      	add	r7, sp, #0
  bool Status = false;
 8018da6:	f04f 0300 	mov.w	r3, #0
 8018daa:	71fb      	strb	r3, [r7, #7]

  USBCORE001_DeivceEndpoint *EndPoint;

  if(USBCORE001_DevicePCD.CurEpNum)
 8018dac:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018db0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018db4:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8018db8:	2b00      	cmp	r3, #0
 8018dba:	d017      	beq.n	8018dec <Endpoint_IsOUTReceived+0x4c>
  {
    EndPoint = &USBCORE001_DevicePCD.OutEps[USBCORE001_DevicePCD.CurEpNum];
 8018dbc:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018dc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018dc4:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8018dc8:	461a      	mov	r2, r3
 8018dca:	4613      	mov	r3, r2
 8018dcc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018dd0:	189b      	adds	r3, r3, r2
 8018dd2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018dd6:	f103 0220 	add.w	r2, r3, #32
 8018dda:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018dde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018de2:	18d3      	adds	r3, r2, r3
 8018de4:	f103 0304 	add.w	r3, r3, #4
 8018de8:	603b      	str	r3, [r7, #0]
 8018dea:	e004      	b.n	8018df6 <Endpoint_IsOUTReceived+0x56>
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 8018dec:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018df0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018df4:	603b      	str	r3, [r7, #0]
  }

  if (!EndPoint->InEp)
 8018df6:	683b      	ldr	r3, [r7, #0]
 8018df8:	785b      	ldrb	r3, [r3, #1]
 8018dfa:	2b00      	cmp	r3, #0
 8018dfc:	d108      	bne.n	8018e10 <Endpoint_IsOUTReceived+0x70>
  {
    Status = EndPoint->BytesAvailableOut ? true : false;
 8018dfe:	683b      	ldr	r3, [r7, #0]
 8018e00:	8a5b      	ldrh	r3, [r3, #18]
 8018e02:	b29b      	uxth	r3, r3
 8018e04:	2b00      	cmp	r3, #0
 8018e06:	bf0c      	ite	eq
 8018e08:	2300      	moveq	r3, #0
 8018e0a:	2301      	movne	r3, #1
 8018e0c:	b2db      	uxtb	r3, r3
 8018e0e:	71fb      	strb	r3, [r7, #7]
  }

  return Status;
 8018e10:	79fb      	ldrb	r3, [r7, #7]
}
 8018e12:	4618      	mov	r0, r3
 8018e14:	f107 070c 	add.w	r7, r7, #12
 8018e18:	46bd      	mov	sp, r7
 8018e1a:	bc80      	pop	{r7}
 8018e1c:	4770      	bx	lr
 8018e1e:	bf00      	nop

08018e20 <Endpoint_Read_8>:

/*This function Reads one byte from the current endpoint.*/
uint8_t Endpoint_Read_8(void)
{
 8018e20:	b480      	push	{r7}
 8018e22:	b083      	sub	sp, #12
 8018e24:	af00      	add	r7, sp, #0
  USBCORE001_DeivceEndpoint *EndPoint;
  uint8_t  Byte;
  bool Success = false;
 8018e26:	f04f 0300 	mov.w	r3, #0
 8018e2a:	70bb      	strb	r3, [r7, #2]

  if(USBCORE001_DevicePCD.CurEpNum)
 8018e2c:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018e30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018e34:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8018e38:	2b00      	cmp	r3, #0
 8018e3a:	d017      	beq.n	8018e6c <Endpoint_Read_8+0x4c>
  {
    EndPoint = &USBCORE001_DevicePCD.OutEps[USBCORE001_DevicePCD.CurEpNum];
 8018e3c:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018e40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018e44:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8018e48:	461a      	mov	r2, r3
 8018e4a:	4613      	mov	r3, r2
 8018e4c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018e50:	189b      	adds	r3, r3, r2
 8018e52:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018e56:	f103 0220 	add.w	r2, r3, #32
 8018e5a:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018e5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018e62:	18d3      	adds	r3, r2, r3
 8018e64:	f103 0304 	add.w	r3, r3, #4
 8018e68:	607b      	str	r3, [r7, #4]
 8018e6a:	e004      	b.n	8018e76 <Endpoint_Read_8+0x56>
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 8018e6c:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018e70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018e74:	607b      	str	r3, [r7, #4]
  }

  do
  {
    if(EndPoint->BytesAvailableOut)
 8018e76:	687b      	ldr	r3, [r7, #4]
 8018e78:	8a5b      	ldrh	r3, [r3, #18]
 8018e7a:	b29b      	uxth	r3, r3
 8018e7c:	2b00      	cmp	r3, #0
 8018e7e:	d021      	beq.n	8018ec4 <Endpoint_Read_8+0xa4>
    {
      Byte = EndPoint->OutBuffer[EndPoint->CurrentOutIndex];
 8018e80:	687b      	ldr	r3, [r7, #4]
 8018e82:	68da      	ldr	r2, [r3, #12]
 8018e84:	687b      	ldr	r3, [r7, #4]
 8018e86:	8b5b      	ldrh	r3, [r3, #26]
 8018e88:	18d3      	adds	r3, r2, r3
 8018e8a:	781b      	ldrb	r3, [r3, #0]
 8018e8c:	70fb      	strb	r3, [r7, #3]
      EndPoint->CurrentOutIndex++;
 8018e8e:	687b      	ldr	r3, [r7, #4]
 8018e90:	8b5b      	ldrh	r3, [r3, #26]
 8018e92:	f103 0301 	add.w	r3, r3, #1
 8018e96:	b29a      	uxth	r2, r3
 8018e98:	687b      	ldr	r3, [r7, #4]
 8018e9a:	835a      	strh	r2, [r3, #26]
      EndPoint->BytesAvailableOut--;
 8018e9c:	687b      	ldr	r3, [r7, #4]
 8018e9e:	8a5b      	ldrh	r3, [r3, #18]
 8018ea0:	b29b      	uxth	r3, r3
 8018ea2:	f103 33ff 	add.w	r3, r3, #4294967295
 8018ea6:	b29a      	uxth	r2, r3
 8018ea8:	687b      	ldr	r3, [r7, #4]
 8018eaa:	825a      	strh	r2, [r3, #18]
    
      if(!EndPoint->BytesAvailableOut)
 8018eac:	687b      	ldr	r3, [r7, #4]
 8018eae:	8a5b      	ldrh	r3, [r3, #18]
 8018eb0:	b29b      	uxth	r3, r3
 8018eb2:	2b00      	cmp	r3, #0
 8018eb4:	d103      	bne.n	8018ebe <Endpoint_Read_8+0x9e>
      {
        EndPoint->CurrentOutIndex = 0;
 8018eb6:	687b      	ldr	r3, [r7, #4]
 8018eb8:	f04f 0200 	mov.w	r2, #0
 8018ebc:	835a      	strh	r2, [r3, #26]
      }
      Success = true;
 8018ebe:	f04f 0301 	mov.w	r3, #1
 8018ec2:	70bb      	strb	r3, [r7, #2]
    }
  }while(!Success);
 8018ec4:	78bb      	ldrb	r3, [r7, #2]
 8018ec6:	2b00      	cmp	r3, #0
 8018ec8:	d0d5      	beq.n	8018e76 <Endpoint_Read_8+0x56>

  return Byte;
 8018eca:	78fb      	ldrb	r3, [r7, #3]
}
 8018ecc:	4618      	mov	r0, r3
 8018ece:	f107 070c 	add.w	r7, r7, #12
 8018ed2:	46bd      	mov	sp, r7
 8018ed4:	bc80      	pop	{r7}
 8018ed6:	4770      	bx	lr

08018ed8 <Endpoint_ConfigureEndpoint>:
uint8_t Endpoint_ConfigureEndpoint(const uint8_t Number,
  const uint8_t Type,
  const uint8_t Direction,
  const uint16_t Size,
  const uint8_t Banks)
{
 8018ed8:	b590      	push	{r4, r7, lr}
 8018eda:	b08b      	sub	sp, #44	; 0x2c
 8018edc:	af04      	add	r7, sp, #16
 8018ede:	71f8      	strb	r0, [r7, #7]
 8018ee0:	71b9      	strb	r1, [r7, #6]
 8018ee2:	717a      	strb	r2, [r7, #5]
 8018ee4:	807b      	strh	r3, [r7, #2]
  USBCORE001_DeivceEndpoint *EndPoint;
  usb_endpoint_descriptor_t Desc;

  if(!Number)
 8018ee6:	79fb      	ldrb	r3, [r7, #7]
 8018ee8:	2b00      	cmp	r3, #0
 8018eea:	d102      	bne.n	8018ef2 <Endpoint_ConfigureEndpoint+0x1a>
  {
    return false;
 8018eec:	f04f 0300 	mov.w	r3, #0
 8018ef0:	e0b3      	b.n	801905a <Endpoint_ConfigureEndpoint+0x182>
  }

  if(Direction)
 8018ef2:	797b      	ldrb	r3, [r7, #5]
 8018ef4:	2b00      	cmp	r3, #0
 8018ef6:	d01c      	beq.n	8018f32 <Endpoint_ConfigureEndpoint+0x5a>
  {
    EndPoint = &USBCORE001_DevicePCD.InEps[Number];
 8018ef8:	79fa      	ldrb	r2, [r7, #7]
 8018efa:	4613      	mov	r3, r2
 8018efc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018f00:	189b      	adds	r3, r3, r2
 8018f02:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018f06:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 8018f0a:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018f0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018f12:	18d3      	adds	r3, r2, r3
 8018f14:	617b      	str	r3, [r7, #20]
    if(!EndPoint->InBuffer)
 8018f16:	697b      	ldr	r3, [r7, #20]
 8018f18:	685b      	ldr	r3, [r3, #4]
 8018f1a:	2b00      	cmp	r3, #0
 8018f1c:	d127      	bne.n	8018f6e <Endpoint_ConfigureEndpoint+0x96>
    {
      EndPoint->InBuffer = (uint8_t *)DWC_ALLOC(Size);
 8018f1e:	887b      	ldrh	r3, [r7, #2]
 8018f20:	f04f 0000 	mov.w	r0, #0
 8018f24:	4619      	mov	r1, r3
 8018f26:	f7ee fd5f 	bl	80079e8 <__DWC_ALLOC>
 8018f2a:	4602      	mov	r2, r0
 8018f2c:	697b      	ldr	r3, [r7, #20]
 8018f2e:	605a      	str	r2, [r3, #4]
 8018f30:	e01d      	b.n	8018f6e <Endpoint_ConfigureEndpoint+0x96>
    }
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.OutEps[Number];
 8018f32:	79fa      	ldrb	r2, [r7, #7]
 8018f34:	4613      	mov	r3, r2
 8018f36:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8018f3a:	189b      	adds	r3, r3, r2
 8018f3c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8018f40:	f103 0220 	add.w	r2, r3, #32
 8018f44:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018f48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018f4c:	18d3      	adds	r3, r2, r3
 8018f4e:	f103 0304 	add.w	r3, r3, #4
 8018f52:	617b      	str	r3, [r7, #20]
    if(!EndPoint->OutBuffer)
 8018f54:	697b      	ldr	r3, [r7, #20]
 8018f56:	68db      	ldr	r3, [r3, #12]
 8018f58:	2b00      	cmp	r3, #0
 8018f5a:	d108      	bne.n	8018f6e <Endpoint_ConfigureEndpoint+0x96>
    {
      EndPoint->OutBuffer = (uint8_t *)DWC_ALLOC(Size);
 8018f5c:	887b      	ldrh	r3, [r7, #2]
 8018f5e:	f04f 0000 	mov.w	r0, #0
 8018f62:	4619      	mov	r1, r3
 8018f64:	f7ee fd40 	bl	80079e8 <__DWC_ALLOC>
 8018f68:	4602      	mov	r2, r0
 8018f6a:	697b      	ldr	r3, [r7, #20]
 8018f6c:	60da      	str	r2, [r3, #12]
    }
  }

  /*In case the EP was previously enabled, disable it*/
  if(EndPoint->EpEnabled)
 8018f6e:	697b      	ldr	r3, [r7, #20]
 8018f70:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8018f74:	2b00      	cmp	r3, #0
 8018f76:	d009      	beq.n	8018f8c <Endpoint_ConfigureEndpoint+0xb4>
  {
    dwc_otg_pcd_ep_disable(USBCORE001_DevicePCD.GPCD, EndPoint);
 8018f78:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018f7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018f80:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8018f84:	4618      	mov	r0, r3
 8018f86:	6979      	ldr	r1, [r7, #20]
 8018f88:	f7fa f858 	bl	801303c <dwc_otg_pcd_ep_disable>
  }

  /*Enable the EP*/
  Desc.bLength = sizeof(Desc);
 8018f8c:	f04f 0307 	mov.w	r3, #7
 8018f90:	733b      	strb	r3, [r7, #12]
  Desc.bDescriptorType = UDESC_ENDPOINT;
 8018f92:	f04f 0305 	mov.w	r3, #5
 8018f96:	737b      	strb	r3, [r7, #13]
  Desc.bEndpointAddress = Number | Direction;
 8018f98:	79fa      	ldrb	r2, [r7, #7]
 8018f9a:	797b      	ldrb	r3, [r7, #5]
 8018f9c:	4313      	orrs	r3, r2
 8018f9e:	b2db      	uxtb	r3, r3
 8018fa0:	73bb      	strb	r3, [r7, #14]
  Desc.bmAttributes = Type;
 8018fa2:	79bb      	ldrb	r3, [r7, #6]
 8018fa4:	73fb      	strb	r3, [r7, #15]
  USETW(Desc.wMaxPacketSize, Size);
 8018fa6:	887b      	ldrh	r3, [r7, #2]
 8018fa8:	b2db      	uxtb	r3, r3
 8018faa:	743b      	strb	r3, [r7, #16]
 8018fac:	887b      	ldrh	r3, [r7, #2]
 8018fae:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8018fb2:	b29b      	uxth	r3, r3
 8018fb4:	b2db      	uxtb	r3, r3
 8018fb6:	747b      	strb	r3, [r7, #17]
  dwc_otg_pcd_ep_enable(USBCORE001_DevicePCD.GPCD,(uint8_t*)&Desc, EndPoint);
 8018fb8:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018fbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8018fc0:	f8d3 22c8 	ldr.w	r2, [r3, #712]	; 0x2c8
 8018fc4:	f107 030c 	add.w	r3, r7, #12
 8018fc8:	4610      	mov	r0, r2
 8018fca:	4619      	mov	r1, r3
 8018fcc:	697a      	ldr	r2, [r7, #20]
 8018fce:	f7f9 fe7d 	bl	8012ccc <dwc_otg_pcd_ep_enable>

  EndPoint->EpEnabled = true;
 8018fd2:	697b      	ldr	r3, [r7, #20]
 8018fd4:	f04f 0201 	mov.w	r2, #1
 8018fd8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  /*
  *@note If OUT Endpoint, queue the buffer so that we can 
  *recieve data
  */
  EndPoint->MaxPktSz = Size;
 8018fdc:	697b      	ldr	r3, [r7, #20]
 8018fde:	887a      	ldrh	r2, [r7, #2]
 8018fe0:	841a      	strh	r2, [r3, #32]
  EndPoint->InEp = true;
 8018fe2:	697b      	ldr	r3, [r7, #20]
 8018fe4:	f04f 0201 	mov.w	r2, #1
 8018fe8:	705a      	strb	r2, [r3, #1]
  if(!Direction)
 8018fea:	797b      	ldrb	r3, [r7, #5]
 8018fec:	2b00      	cmp	r3, #0
 8018fee:	d132      	bne.n	8019056 <Endpoint_ConfigureEndpoint+0x17e>
  {
    if(EndPoint->OutBufferInUse)
 8018ff0:	697b      	ldr	r3, [r7, #20]
 8018ff2:	7c1b      	ldrb	r3, [r3, #16]
 8018ff4:	b2db      	uxtb	r3, r3
 8018ff6:	2b00      	cmp	r3, #0
 8018ff8:	d00c      	beq.n	8019014 <Endpoint_ConfigureEndpoint+0x13c>
    {
      dwc_otg_pcd_ep_dequeue(USBCORE001_DevicePCD.GPCD, EndPoint,
 8018ffa:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8018ffe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019002:	f8d3 22c8 	ldr.w	r2, [r3, #712]	; 0x2c8
                      (uint8_t *)EndPoint->OutBuffer);
 8019006:	697b      	ldr	r3, [r7, #20]
 8019008:	68db      	ldr	r3, [r3, #12]
  EndPoint->InEp = true;
  if(!Direction)
  {
    if(EndPoint->OutBufferInUse)
    {
      dwc_otg_pcd_ep_dequeue(USBCORE001_DevicePCD.GPCD, EndPoint,
 801900a:	4610      	mov	r0, r2
 801900c:	6979      	ldr	r1, [r7, #20]
 801900e:	461a      	mov	r2, r3
 8019010:	f7fa fb24 	bl	801365c <dwc_otg_pcd_ep_dequeue>
                      (uint8_t *)EndPoint->OutBuffer);
    }

    dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, 
 8019014:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8019018:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801901c:	f8d3 12c8 	ldr.w	r1, [r3, #712]	; 0x2c8
                      (uint8_t *)EndPoint->OutBuffer,
 8019020:	697b      	ldr	r3, [r7, #20]
    {
      dwc_otg_pcd_ep_dequeue(USBCORE001_DevicePCD.GPCD, EndPoint,
                      (uint8_t *)EndPoint->OutBuffer);
    }

    dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, 
 8019022:	68da      	ldr	r2, [r3, #12]
                      (uint8_t *)EndPoint->OutBuffer,
                     (int)EndPoint->OutBuffer, Size, 0, EndPoint->OutBuffer, 0);
 8019024:	697b      	ldr	r3, [r7, #20]
 8019026:	68db      	ldr	r3, [r3, #12]
    {
      dwc_otg_pcd_ep_dequeue(USBCORE001_DevicePCD.GPCD, EndPoint,
                      (uint8_t *)EndPoint->OutBuffer);
    }

    dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, 
 8019028:	887c      	ldrh	r4, [r7, #2]
                      (uint8_t *)EndPoint->OutBuffer,
                     (int)EndPoint->OutBuffer, Size, 0, EndPoint->OutBuffer, 0);
 801902a:	6978      	ldr	r0, [r7, #20]
 801902c:	68c0      	ldr	r0, [r0, #12]
    {
      dwc_otg_pcd_ep_dequeue(USBCORE001_DevicePCD.GPCD, EndPoint,
                      (uint8_t *)EndPoint->OutBuffer);
    }

    dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, 
 801902e:	9400      	str	r4, [sp, #0]
 8019030:	f04f 0400 	mov.w	r4, #0
 8019034:	9401      	str	r4, [sp, #4]
 8019036:	9002      	str	r0, [sp, #8]
 8019038:	f04f 0000 	mov.w	r0, #0
 801903c:	9003      	str	r0, [sp, #12]
 801903e:	4608      	mov	r0, r1
 8019040:	6979      	ldr	r1, [r7, #20]
 8019042:	f7fa f8c7 	bl	80131d4 <dwc_otg_pcd_ep_queue>
                      (uint8_t *)EndPoint->OutBuffer,
                     (int)EndPoint->OutBuffer, Size, 0, EndPoint->OutBuffer, 0);
    EndPoint->OutBufferInUse = true;
 8019046:	697b      	ldr	r3, [r7, #20]
 8019048:	f04f 0201 	mov.w	r2, #1
 801904c:	741a      	strb	r2, [r3, #16]
    EndPoint->InEp = false;
 801904e:	697b      	ldr	r3, [r7, #20]
 8019050:	f04f 0200 	mov.w	r2, #0
 8019054:	705a      	strb	r2, [r3, #1]
  }

  return true;
 8019056:	f04f 0301 	mov.w	r3, #1
}
 801905a:	4618      	mov	r0, r3
 801905c:	f107 071c 	add.w	r7, r7, #28
 8019060:	46bd      	mov	sp, r7
 8019062:	bd90      	pop	{r4, r7, pc}

08019064 <Endpoint_Write_Stream_LE>:

/* This function Writes the given number of bytes to the current endpoint. */
uint8_t Endpoint_Write_Stream_LE(const void* Buffer, uint16_t Length, 
                                                  uint16_t*const BytesProcessed)
{
 8019064:	b580      	push	{r7, lr}
 8019066:	b088      	sub	sp, #32
 8019068:	af00      	add	r7, sp, #0
 801906a:	60f8      	str	r0, [r7, #12]
 801906c:	460b      	mov	r3, r1
 801906e:	607a      	str	r2, [r7, #4]
 8019070:	817b      	strh	r3, [r7, #10]
  USBCORE001_DeivceEndpoint *EndPoint;
  uint32_t Bytes;
  uint16_t BytesTransfered = 0;
 8019072:	f04f 0300 	mov.w	r3, #0
 8019076:	837b      	strh	r3, [r7, #26]
  uint16_t prev_length = 0;
 8019078:	f04f 0300 	mov.w	r3, #0
 801907c:	833b      	strh	r3, [r7, #24]
  
  if(USBCORE001_DevicePCD.CurEpNum)
 801907e:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8019082:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019086:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 801908a:	2b00      	cmp	r3, #0
 801908c:	d015      	beq.n	80190ba <Endpoint_Write_Stream_LE+0x56>
  {
    EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
 801908e:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8019092:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019096:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 801909a:	461a      	mov	r2, r3
 801909c:	4613      	mov	r3, r2
 801909e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80190a2:	189b      	adds	r3, r3, r2
 80190a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80190a8:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 80190ac:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80190b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80190b4:	18d3      	adds	r3, r2, r3
 80190b6:	61fb      	str	r3, [r7, #28]
 80190b8:	e004      	b.n	80190c4 <Endpoint_Write_Stream_LE+0x60>
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 80190ba:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80190be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80190c2:	61fb      	str	r3, [r7, #28]
  }

  if (BytesProcessed!=NULL) {
 80190c4:	687b      	ldr	r3, [r7, #4]
 80190c6:	2b00      	cmp	r3, #0
 80190c8:	d060      	beq.n	801918c <Endpoint_Write_Stream_LE+0x128>
  	Length -= *BytesProcessed;
 80190ca:	687b      	ldr	r3, [r7, #4]
 80190cc:	881b      	ldrh	r3, [r3, #0]
 80190ce:	897a      	ldrh	r2, [r7, #10]
 80190d0:	1ad3      	subs	r3, r2, r3
 80190d2:	817b      	strh	r3, [r7, #10]
  	BytesTransfered = *BytesProcessed;
 80190d4:	687b      	ldr	r3, [r7, #4]
 80190d6:	881b      	ldrh	r3, [r3, #0]
 80190d8:	837b      	strh	r3, [r7, #26]
  }

   while (Length)
 80190da:	e057      	b.n	801918c <Endpoint_Write_Stream_LE+0x128>
   {
    if (Endpoint_IsReadWriteAllowed())
 80190dc:	f000 f8e0 	bl	80192a0 <Endpoint_IsReadWriteAllowed>
 80190e0:	4603      	mov	r3, r0
 80190e2:	2b00      	cmp	r3, #0
 80190e4:	d03e      	beq.n	8019164 <Endpoint_Write_Stream_LE+0x100>
    {
      Bytes = EndPoint->MaxPktSz - EndPoint->BytesAvailableIn  > Length ? Length : EndPoint->MaxPktSz - EndPoint->BytesAvailableIn;
 80190e6:	69fb      	ldr	r3, [r7, #28]
 80190e8:	8c1b      	ldrh	r3, [r3, #32]
 80190ea:	461a      	mov	r2, r3
 80190ec:	69fb      	ldr	r3, [r7, #28]
 80190ee:	8b9b      	ldrh	r3, [r3, #28]
 80190f0:	b29b      	uxth	r3, r3
 80190f2:	1ad2      	subs	r2, r2, r3
 80190f4:	897b      	ldrh	r3, [r7, #10]
 80190f6:	429a      	cmp	r2, r3
 80190f8:	dd01      	ble.n	80190fe <Endpoint_Write_Stream_LE+0x9a>
 80190fa:	897b      	ldrh	r3, [r7, #10]
 80190fc:	e006      	b.n	801910c <Endpoint_Write_Stream_LE+0xa8>
 80190fe:	69fb      	ldr	r3, [r7, #28]
 8019100:	8c1b      	ldrh	r3, [r3, #32]
 8019102:	461a      	mov	r2, r3
 8019104:	69fb      	ldr	r3, [r7, #28]
 8019106:	8b9b      	ldrh	r3, [r3, #28]
 8019108:	b29b      	uxth	r3, r3
 801910a:	1ad3      	subs	r3, r2, r3
 801910c:	617b      	str	r3, [r7, #20]
      memcpy(EndPoint->InBuffer + EndPoint->CurrentInIndex,Buffer+BytesTransfered,Bytes);
 801910e:	69fb      	ldr	r3, [r7, #28]
 8019110:	685a      	ldr	r2, [r3, #4]
 8019112:	69fb      	ldr	r3, [r7, #28]
 8019114:	8b1b      	ldrh	r3, [r3, #24]
 8019116:	18d2      	adds	r2, r2, r3
 8019118:	8b7b      	ldrh	r3, [r7, #26]
 801911a:	68f9      	ldr	r1, [r7, #12]
 801911c:	18cb      	adds	r3, r1, r3
 801911e:	4610      	mov	r0, r2
 8019120:	4619      	mov	r1, r3
 8019122:	697a      	ldr	r2, [r7, #20]
 8019124:	f00d ff08 	bl	8026f38 <memcpy>
      EndPoint->BytesAvailableIn += Bytes;
 8019128:	69fb      	ldr	r3, [r7, #28]
 801912a:	8b9b      	ldrh	r3, [r3, #28]
 801912c:	b29a      	uxth	r2, r3
 801912e:	697b      	ldr	r3, [r7, #20]
 8019130:	b29b      	uxth	r3, r3
 8019132:	18d3      	adds	r3, r2, r3
 8019134:	b29a      	uxth	r2, r3
 8019136:	69fb      	ldr	r3, [r7, #28]
 8019138:	839a      	strh	r2, [r3, #28]
      EndPoint->CurrentInIndex += Bytes;
 801913a:	69fb      	ldr	r3, [r7, #28]
 801913c:	8b1a      	ldrh	r2, [r3, #24]
 801913e:	697b      	ldr	r3, [r7, #20]
 8019140:	b29b      	uxth	r3, r3
 8019142:	18d3      	adds	r3, r2, r3
 8019144:	b29a      	uxth	r2, r3
 8019146:	69fb      	ldr	r3, [r7, #28]
 8019148:	831a      	strh	r2, [r3, #24]
      BytesTransfered += Bytes;
 801914a:	697b      	ldr	r3, [r7, #20]
 801914c:	b29a      	uxth	r2, r3
 801914e:	8b7b      	ldrh	r3, [r7, #26]
 8019150:	18d3      	adds	r3, r2, r3
 8019152:	837b      	strh	r3, [r7, #26]
      prev_length = Length;
 8019154:	897b      	ldrh	r3, [r7, #10]
 8019156:	833b      	strh	r3, [r7, #24]
      Length -= Bytes;
 8019158:	697b      	ldr	r3, [r7, #20]
 801915a:	b29b      	uxth	r3, r3
 801915c:	897a      	ldrh	r2, [r7, #10]
 801915e:	1ad3      	subs	r3, r2, r3
 8019160:	817b      	strh	r3, [r7, #10]
 8019162:	e013      	b.n	801918c <Endpoint_Write_Stream_LE+0x128>

    }
    else
    {
      Endpoint_ClearIN();
 8019164:	f7ff fbe8 	bl	8018938 <Endpoint_ClearIN>

      if(Length < EndPoint->MaxPktSz)
 8019168:	69fb      	ldr	r3, [r7, #28]
 801916a:	8c1b      	ldrh	r3, [r3, #32]
 801916c:	897a      	ldrh	r2, [r7, #10]
 801916e:	429a      	cmp	r2, r3
 8019170:	d20c      	bcs.n	801918c <Endpoint_Write_Stream_LE+0x128>
      {
		  if (BytesProcessed!=NULL)
 8019172:	687b      	ldr	r3, [r7, #4]
 8019174:	2b00      	cmp	r3, #0
 8019176:	d009      	beq.n	801918c <Endpoint_Write_Stream_LE+0x128>
		  {
			*BytesProcessed += BytesTransfered;
 8019178:	687b      	ldr	r3, [r7, #4]
 801917a:	881a      	ldrh	r2, [r3, #0]
 801917c:	8b7b      	ldrh	r3, [r7, #26]
 801917e:	18d3      	adds	r3, r2, r3
 8019180:	b29a      	uxth	r2, r3
 8019182:	687b      	ldr	r3, [r7, #4]
 8019184:	801a      	strh	r2, [r3, #0]
			return ENDPOINT_RWSTREAM_IncompleteTransfer;
 8019186:	f04f 0305 	mov.w	r3, #5
 801918a:	e013      	b.n	80191b4 <Endpoint_Write_Stream_LE+0x150>
  if (BytesProcessed!=NULL) {
  	Length -= *BytesProcessed;
  	BytesTransfered = *BytesProcessed;
  }

   while (Length)
 801918c:	897b      	ldrh	r3, [r7, #10]
 801918e:	2b00      	cmp	r3, #0
 8019190:	d1a4      	bne.n	80190dc <Endpoint_Write_Stream_LE+0x78>
      
    }

   }

  if((Length == 0) && (prev_length == EndPoint->MaxPktSz))
 8019192:	897b      	ldrh	r3, [r7, #10]
 8019194:	2b00      	cmp	r3, #0
 8019196:	d10b      	bne.n	80191b0 <Endpoint_Write_Stream_LE+0x14c>
 8019198:	69fb      	ldr	r3, [r7, #28]
 801919a:	8c1b      	ldrh	r3, [r3, #32]
 801919c:	8b3a      	ldrh	r2, [r7, #24]
 801919e:	429a      	cmp	r2, r3
 80191a0:	d106      	bne.n	80191b0 <Endpoint_Write_Stream_LE+0x14c>
  {
#if (SEND_ZLP_FROM_APP == 1)
	zlp_flag = false;
#else
	zlp_flag = true;
 80191a2:	f640 033b 	movw	r3, #2107	; 0x83b
 80191a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80191aa:	f04f 0201 	mov.w	r2, #1
 80191ae:	701a      	strb	r2, [r3, #0]
#endif
  }

  return ENDPOINT_RWSTREAM_NoError;
 80191b0:	f04f 0300 	mov.w	r3, #0
}
 80191b4:	4618      	mov	r0, r3
 80191b6:	f107 0720 	add.w	r7, r7, #32
 80191ba:	46bd      	mov	sp, r7
 80191bc:	bd80      	pop	{r7, pc}
 80191be:	bf00      	nop

080191c0 <Endpoint_SendZLP>:

/*This function sends zlp to USB host on the selected end point*/
void Endpoint_SendZLP(void)
{
 80191c0:	b580      	push	{r7, lr}
 80191c2:	b086      	sub	sp, #24
 80191c4:	af04      	add	r7, sp, #16
	USBCORE001_DeivceEndpoint *EndPoint;

	if(USBCORE001_DevicePCD.CurEpNum)
 80191c6:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80191ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80191ce:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 80191d2:	2b00      	cmp	r3, #0
 80191d4:	d015      	beq.n	8019202 <Endpoint_SendZLP+0x42>
	{
		EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
 80191d6:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80191da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80191de:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 80191e2:	461a      	mov	r2, r3
 80191e4:	4613      	mov	r3, r2
 80191e6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80191ea:	189b      	adds	r3, r3, r2
 80191ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80191f0:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 80191f4:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80191f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80191fc:	18d3      	adds	r3, r2, r3
 80191fe:	607b      	str	r3, [r7, #4]
	{
		EndPoint = &USBCORE001_DevicePCD.EndPoint0;
	}

	/*Send a ZLP from here*/
	while(EndPoint->InFlush)
 8019200:	e012      	b.n	8019228 <Endpoint_SendZLP+0x68>
	{
		EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
	}
	else
	{
		EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 8019202:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8019206:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801920a:	607b      	str	r3, [r7, #4]
	}

	/*Send a ZLP from here*/
	while(EndPoint->InFlush)
 801920c:	e00c      	b.n	8019228 <Endpoint_SendZLP+0x68>
	{
	USBCORE001_Waitval++;
 801920e:	f640 0338 	movw	r3, #2104	; 0x838
 8019212:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019216:	881b      	ldrh	r3, [r3, #0]
 8019218:	f103 0301 	add.w	r3, r3, #1
 801921c:	b29a      	uxth	r2, r3
 801921e:	f640 0338 	movw	r3, #2104	; 0x838
 8019222:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019226:	801a      	strh	r2, [r3, #0]
	{
		EndPoint = &USBCORE001_DevicePCD.EndPoint0;
	}

	/*Send a ZLP from here*/
	while(EndPoint->InFlush)
 8019228:	687b      	ldr	r3, [r7, #4]
 801922a:	7f9b      	ldrb	r3, [r3, #30]
 801922c:	b2db      	uxtb	r3, r3
 801922e:	2b00      	cmp	r3, #0
 8019230:	d1ed      	bne.n	801920e <Endpoint_SendZLP+0x4e>
	{
	USBCORE001_Waitval++;
	}
	EndPoint->InFlush = true;
 8019232:	687b      	ldr	r3, [r7, #4]
 8019234:	f04f 0201 	mov.w	r2, #1
 8019238:	779a      	strb	r2, [r3, #30]
	dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, NULL, 0, 0, 1,
 801923a:	f640 13fc 	movw	r3, #2556	; 0x9fc
 801923e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019242:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
													EndPoint->InBuffer, 0);
 8019246:	687a      	ldr	r2, [r7, #4]
 8019248:	6852      	ldr	r2, [r2, #4]
	while(EndPoint->InFlush)
	{
	USBCORE001_Waitval++;
	}
	EndPoint->InFlush = true;
	dwc_otg_pcd_ep_queue(USBCORE001_DevicePCD.GPCD, EndPoint, NULL, 0, 0, 1,
 801924a:	f04f 0100 	mov.w	r1, #0
 801924e:	9100      	str	r1, [sp, #0]
 8019250:	f04f 0101 	mov.w	r1, #1
 8019254:	9101      	str	r1, [sp, #4]
 8019256:	9202      	str	r2, [sp, #8]
 8019258:	f04f 0200 	mov.w	r2, #0
 801925c:	9203      	str	r2, [sp, #12]
 801925e:	4618      	mov	r0, r3
 8019260:	6879      	ldr	r1, [r7, #4]
 8019262:	f04f 0200 	mov.w	r2, #0
 8019266:	f04f 0300 	mov.w	r3, #0
 801926a:	f7f9 ffb3 	bl	80131d4 <dwc_otg_pcd_ep_queue>
													EndPoint->InBuffer, 0);
}
 801926e:	f107 0708 	add.w	r7, r7, #8
 8019272:	46bd      	mov	sp, r7
 8019274:	bd80      	pop	{r7, pc}
 8019276:	bf00      	nop

08019278 <Endpoint_Write_Stream_BE>:

/*This function Writes the given number of bytes to the current endpoint.*/
uint8_t Endpoint_Write_Stream_BE(const void* Buffer, uint16_t Length, 
                                                  uint16_t*const BytesProcessed)
{
 8019278:	b580      	push	{r7, lr}
 801927a:	b084      	sub	sp, #16
 801927c:	af00      	add	r7, sp, #0
 801927e:	60f8      	str	r0, [r7, #12]
 8019280:	460b      	mov	r3, r1
 8019282:	607a      	str	r2, [r7, #4]
 8019284:	817b      	strh	r3, [r7, #10]
  return Endpoint_Write_Stream_LE(Buffer, Length, BytesProcessed);
 8019286:	897b      	ldrh	r3, [r7, #10]
 8019288:	68f8      	ldr	r0, [r7, #12]
 801928a:	4619      	mov	r1, r3
 801928c:	687a      	ldr	r2, [r7, #4]
 801928e:	f7ff fee9 	bl	8019064 <Endpoint_Write_Stream_LE>
 8019292:	4603      	mov	r3, r0
}
 8019294:	4618      	mov	r0, r3
 8019296:	f107 0710 	add.w	r7, r7, #16
 801929a:	46bd      	mov	sp, r7
 801929c:	bd80      	pop	{r7, pc}
 801929e:	bf00      	nop

080192a0 <Endpoint_IsReadWriteAllowed>:
/*
 * This function Determines if the currently selected endpoint may be read 
 * from or written to.
 */
uint8_t Endpoint_IsReadWriteAllowed(void)
{
 80192a0:	b480      	push	{r7}
 80192a2:	b083      	sub	sp, #12
 80192a4:	af00      	add	r7, sp, #0
  USBCORE001_DeivceEndpoint *EndPoint;
  bool Retval = false;
 80192a6:	f04f 0300 	mov.w	r3, #0
 80192aa:	71fb      	strb	r3, [r7, #7]

  if(!USBCORE001_DevicePCD.CurEpNum)
 80192ac:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80192b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80192b4:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 80192b8:	2b00      	cmp	r3, #0
 80192ba:	d103      	bne.n	80192c4 <Endpoint_IsReadWriteAllowed+0x24>
  {
    Retval = false;
 80192bc:	f04f 0300 	mov.w	r3, #0
 80192c0:	71fb      	strb	r3, [r7, #7]
 80192c2:	e048      	b.n	8019356 <Endpoint_IsReadWriteAllowed+0xb6>
  }
  else if(USBCORE001_DevicePCD.CurEpDir)
 80192c4:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80192c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80192cc:	f893 32d1 	ldrb.w	r3, [r3, #721]	; 0x2d1
 80192d0:	2b00      	cmp	r3, #0
 80192d2:	d020      	beq.n	8019316 <Endpoint_IsReadWriteAllowed+0x76>
  {
    EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
 80192d4:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80192d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80192dc:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 80192e0:	461a      	mov	r2, r3
 80192e2:	4613      	mov	r3, r2
 80192e4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80192e8:	189b      	adds	r3, r3, r2
 80192ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80192ee:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 80192f2:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80192f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80192fa:	18d3      	adds	r3, r2, r3
 80192fc:	603b      	str	r3, [r7, #0]
    Retval = (EndPoint->BytesAvailableIn < EndPoint->MaxPktSz) ? true : false;
 80192fe:	683b      	ldr	r3, [r7, #0]
 8019300:	8b9b      	ldrh	r3, [r3, #28]
 8019302:	b29a      	uxth	r2, r3
 8019304:	683b      	ldr	r3, [r7, #0]
 8019306:	8c1b      	ldrh	r3, [r3, #32]
 8019308:	429a      	cmp	r2, r3
 801930a:	bf2c      	ite	cs
 801930c:	2300      	movcs	r3, #0
 801930e:	2301      	movcc	r3, #1
 8019310:	b2db      	uxtb	r3, r3
 8019312:	71fb      	strb	r3, [r7, #7]
 8019314:	e01f      	b.n	8019356 <Endpoint_IsReadWriteAllowed+0xb6>
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.OutEps[USBCORE001_DevicePCD.CurEpNum];
 8019316:	f640 13fc 	movw	r3, #2556	; 0x9fc
 801931a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801931e:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8019322:	461a      	mov	r2, r3
 8019324:	4613      	mov	r3, r2
 8019326:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801932a:	189b      	adds	r3, r3, r2
 801932c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019330:	f103 0220 	add.w	r2, r3, #32
 8019334:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8019338:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801933c:	18d3      	adds	r3, r2, r3
 801933e:	f103 0304 	add.w	r3, r3, #4
 8019342:	603b      	str	r3, [r7, #0]
    Retval = (EndPoint->BytesAvailableOut > 0) ? true : false;
 8019344:	683b      	ldr	r3, [r7, #0]
 8019346:	8a5b      	ldrh	r3, [r3, #18]
 8019348:	b29b      	uxth	r3, r3
 801934a:	2b00      	cmp	r3, #0
 801934c:	bf0c      	ite	eq
 801934e:	2300      	moveq	r3, #0
 8019350:	2301      	movne	r3, #1
 8019352:	b2db      	uxtb	r3, r3
 8019354:	71fb      	strb	r3, [r7, #7]
  }

  return Retval;
 8019356:	79fb      	ldrb	r3, [r7, #7]
}
 8019358:	4618      	mov	r0, r3
 801935a:	f107 070c 	add.w	r7, r7, #12
 801935e:	46bd      	mov	sp, r7
 8019360:	bc80      	pop	{r7}
 8019362:	4770      	bx	lr

08019364 <Endpoint_WaitUntilReady>:
/* 
 * This function Spin-loops until the currently selected non control endpoint 
 * is ready for the next packet of data.
 */
uint8_t Endpoint_WaitUntilReady(void)
{
 8019364:	b480      	push	{r7}
 8019366:	af00      	add	r7, sp, #0
  return ENDPOINT_READYWAIT_NoError;
 8019368:	f04f 0300 	mov.w	r3, #0
}
 801936c:	4618      	mov	r0, r3
 801936e:	46bd      	mov	sp, r7
 8019370:	bc80      	pop	{r7}
 8019372:	4770      	bx	lr

08019374 <Endpoint_Write_8>:

/*This function Writes the specified byte to the current endpoint.*/
void Endpoint_Write_8(const uint8_t Data)
{
 8019374:	b480      	push	{r7}
 8019376:	b085      	sub	sp, #20
 8019378:	af00      	add	r7, sp, #0
 801937a:	4603      	mov	r3, r0
 801937c:	71fb      	strb	r3, [r7, #7]
  USBCORE001_DeivceEndpoint *EndPoint;
  bool Success = false;
 801937e:	f04f 0300 	mov.w	r3, #0
 8019382:	72fb      	strb	r3, [r7, #11]

  if(!USBCORE001_DevicePCD.CurEpNum)
 8019384:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8019388:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801938c:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8019390:	2b00      	cmp	r3, #0
 8019392:	d105      	bne.n	80193a0 <Endpoint_Write_8+0x2c>
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 8019394:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8019398:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801939c:	60fb      	str	r3, [r7, #12]
 801939e:	e034      	b.n	801940a <Endpoint_Write_8+0x96>
  }
  else if(USBCORE001_DevicePCD.CurEpDir)
 80193a0:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80193a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80193a8:	f893 32d1 	ldrb.w	r3, [r3, #721]	; 0x2d1
 80193ac:	2b00      	cmp	r3, #0
 80193ae:	d015      	beq.n	80193dc <Endpoint_Write_8+0x68>
  {
    EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
 80193b0:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80193b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80193b8:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 80193bc:	461a      	mov	r2, r3
 80193be:	4613      	mov	r3, r2
 80193c0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80193c4:	189b      	adds	r3, r3, r2
 80193c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80193ca:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 80193ce:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80193d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80193d6:	18d3      	adds	r3, r2, r3
 80193d8:	60fb      	str	r3, [r7, #12]
 80193da:	e016      	b.n	801940a <Endpoint_Write_8+0x96>
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.OutEps[USBCORE001_DevicePCD.CurEpNum];
 80193dc:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80193e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80193e4:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 80193e8:	461a      	mov	r2, r3
 80193ea:	4613      	mov	r3, r2
 80193ec:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80193f0:	189b      	adds	r3, r3, r2
 80193f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80193f6:	f103 0220 	add.w	r2, r3, #32
 80193fa:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80193fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019402:	18d3      	adds	r3, r2, r3
 8019404:	f103 0304 	add.w	r3, r3, #4
 8019408:	60fb      	str	r3, [r7, #12]
  }

  do
  {
    if(EndPoint->BytesAvailableIn < (EndPoint->MaxPktSz - 1) )
 801940a:	68fb      	ldr	r3, [r7, #12]
 801940c:	8b9b      	ldrh	r3, [r3, #28]
 801940e:	b29b      	uxth	r3, r3
 8019410:	461a      	mov	r2, r3
 8019412:	68fb      	ldr	r3, [r7, #12]
 8019414:	8c1b      	ldrh	r3, [r3, #32]
 8019416:	f103 33ff 	add.w	r3, r3, #4294967295
 801941a:	429a      	cmp	r2, r3
 801941c:	da18      	bge.n	8019450 <Endpoint_Write_8+0xdc>
    {
      EndPoint->InBuffer[EndPoint->CurrentInIndex] = Data;
 801941e:	68fb      	ldr	r3, [r7, #12]
 8019420:	685a      	ldr	r2, [r3, #4]
 8019422:	68fb      	ldr	r3, [r7, #12]
 8019424:	8b1b      	ldrh	r3, [r3, #24]
 8019426:	18d3      	adds	r3, r2, r3
 8019428:	79fa      	ldrb	r2, [r7, #7]
 801942a:	701a      	strb	r2, [r3, #0]
      EndPoint->CurrentInIndex++;
 801942c:	68fb      	ldr	r3, [r7, #12]
 801942e:	8b1b      	ldrh	r3, [r3, #24]
 8019430:	f103 0301 	add.w	r3, r3, #1
 8019434:	b29a      	uxth	r2, r3
 8019436:	68fb      	ldr	r3, [r7, #12]
 8019438:	831a      	strh	r2, [r3, #24]
      EndPoint->BytesAvailableIn++;
 801943a:	68fb      	ldr	r3, [r7, #12]
 801943c:	8b9b      	ldrh	r3, [r3, #28]
 801943e:	b29b      	uxth	r3, r3
 8019440:	f103 0301 	add.w	r3, r3, #1
 8019444:	b29a      	uxth	r2, r3
 8019446:	68fb      	ldr	r3, [r7, #12]
 8019448:	839a      	strh	r2, [r3, #28]
    
      Success = true;
 801944a:	f04f 0301 	mov.w	r3, #1
 801944e:	72fb      	strb	r3, [r7, #11]
    }
  }while(!Success);
 8019450:	7afb      	ldrb	r3, [r7, #11]
 8019452:	2b00      	cmp	r3, #0
 8019454:	d0d9      	beq.n	801940a <Endpoint_Write_8+0x96>

  return ;
 8019456:	bf00      	nop
}
 8019458:	f107 0714 	add.w	r7, r7, #20
 801945c:	46bd      	mov	sp, r7
 801945e:	bc80      	pop	{r7}
 8019460:	4770      	bx	lr
 8019462:	bf00      	nop

08019464 <Endpoint_Read_Stream_LE>:
 * bytes has been read; the user is responsible for manually discarding the 
 * last packet from the host via the Endpoint_ClearOUT() macro.
 */
uint8_t Endpoint_Read_Stream_LE(void* const Buffer, uint16_t Length, 
                                                uint16_t * const BytesProcessed)
{
 8019464:	b580      	push	{r7, lr}
 8019466:	b084      	sub	sp, #16
 8019468:	af00      	add	r7, sp, #0
 801946a:	60f8      	str	r0, [r7, #12]
 801946c:	460b      	mov	r3, r1
 801946e:	607a      	str	r2, [r7, #4]
 8019470:	817b      	strh	r3, [r7, #10]
  return Endpoint_Read_Stream_BE(Buffer, Length,BytesProcessed);
 8019472:	897b      	ldrh	r3, [r7, #10]
 8019474:	68f8      	ldr	r0, [r7, #12]
 8019476:	4619      	mov	r1, r3
 8019478:	687a      	ldr	r2, [r7, #4]
 801947a:	f000 f807 	bl	801948c <Endpoint_Read_Stream_BE>
 801947e:	4603      	mov	r3, r0
}
 8019480:	4618      	mov	r0, r3
 8019482:	f107 0710 	add.w	r7, r7, #16
 8019486:	46bd      	mov	sp, r7
 8019488:	bd80      	pop	{r7, pc}
 801948a:	bf00      	nop

0801948c <Endpoint_Read_Stream_BE>:
 * bytes has been read; the user is responsible for manually discarding the 
 * last packet from the host via the Endpoint_ClearOUT() macro.
 */
uint8_t Endpoint_Read_Stream_BE(void* const Buffer, uint16_t Length, 
                                              uint16_t * const BytesProcessed)
{
 801948c:	b580      	push	{r7, lr}
 801948e:	b088      	sub	sp, #32
 8019490:	af00      	add	r7, sp, #0
 8019492:	60f8      	str	r0, [r7, #12]
 8019494:	460b      	mov	r3, r1
 8019496:	607a      	str	r2, [r7, #4]
 8019498:	817b      	strh	r3, [r7, #10]
  USBCORE001_DeivceEndpoint *EndPoint;
  uint32_t Bytes;
  uint16_t BytesTransfered = 0;
 801949a:	f04f 0300 	mov.w	r3, #0
 801949e:	837b      	strh	r3, [r7, #26]
  
  if(!USBCORE001_DevicePCD.CurEpNum)
 80194a0:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80194a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80194a8:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 80194ac:	2b00      	cmp	r3, #0
 80194ae:	d105      	bne.n	80194bc <Endpoint_Read_Stream_BE+0x30>
  {
    EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 80194b0:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80194b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80194b8:	61fb      	str	r3, [r7, #28]
 80194ba:	e034      	b.n	8019526 <Endpoint_Read_Stream_BE+0x9a>
  }
  else if(USBCORE001_DevicePCD.CurEpDir)
 80194bc:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80194c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80194c4:	f893 32d1 	ldrb.w	r3, [r3, #721]	; 0x2d1
 80194c8:	2b00      	cmp	r3, #0
 80194ca:	d015      	beq.n	80194f8 <Endpoint_Read_Stream_BE+0x6c>
  {
    EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
 80194cc:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80194d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80194d4:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 80194d8:	461a      	mov	r2, r3
 80194da:	4613      	mov	r3, r2
 80194dc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80194e0:	189b      	adds	r3, r3, r2
 80194e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80194e6:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 80194ea:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80194ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80194f2:	18d3      	adds	r3, r2, r3
 80194f4:	61fb      	str	r3, [r7, #28]
 80194f6:	e016      	b.n	8019526 <Endpoint_Read_Stream_BE+0x9a>
  }
  else
  {
    EndPoint = &USBCORE001_DevicePCD.OutEps[USBCORE001_DevicePCD.CurEpNum];
 80194f8:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80194fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019500:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8019504:	461a      	mov	r2, r3
 8019506:	4613      	mov	r3, r2
 8019508:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801950c:	189b      	adds	r3, r3, r2
 801950e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019512:	f103 0220 	add.w	r2, r3, #32
 8019516:	f640 13fc 	movw	r3, #2556	; 0x9fc
 801951a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801951e:	18d3      	adds	r3, r2, r3
 8019520:	f103 0304 	add.w	r3, r3, #4
 8019524:	61fb      	str	r3, [r7, #28]
  }

    if (BytesProcessed!=NULL) {
 8019526:	687b      	ldr	r3, [r7, #4]
 8019528:	2b00      	cmp	r3, #0
 801952a:	d050      	beq.n	80195ce <Endpoint_Read_Stream_BE+0x142>
  		Length -= *BytesProcessed;
 801952c:	687b      	ldr	r3, [r7, #4]
 801952e:	881b      	ldrh	r3, [r3, #0]
 8019530:	897a      	ldrh	r2, [r7, #10]
 8019532:	1ad3      	subs	r3, r2, r3
 8019534:	817b      	strh	r3, [r7, #10]
  		BytesTransfered = *BytesProcessed;
 8019536:	687b      	ldr	r3, [r7, #4]
 8019538:	881b      	ldrh	r3, [r3, #0]
 801953a:	837b      	strh	r3, [r7, #26]
  	}

  	while (Length) {
 801953c:	e047      	b.n	80195ce <Endpoint_Read_Stream_BE+0x142>
  		if (Endpoint_IsReadWriteAllowed()) {
 801953e:	f7ff feaf 	bl	80192a0 <Endpoint_IsReadWriteAllowed>
 8019542:	4603      	mov	r3, r0
 8019544:	2b00      	cmp	r3, #0
 8019546:	d037      	beq.n	80195b8 <Endpoint_Read_Stream_BE+0x12c>
  			Bytes = EndPoint->BytesAvailableOut  > Length ? Length : EndPoint->BytesAvailableOut;
 8019548:	69fb      	ldr	r3, [r7, #28]
 801954a:	8a5b      	ldrh	r3, [r3, #18]
 801954c:	b29b      	uxth	r3, r3
 801954e:	897a      	ldrh	r2, [r7, #10]
 8019550:	429a      	cmp	r2, r3
 8019552:	d201      	bcs.n	8019558 <Endpoint_Read_Stream_BE+0xcc>
 8019554:	897b      	ldrh	r3, [r7, #10]
 8019556:	e002      	b.n	801955e <Endpoint_Read_Stream_BE+0xd2>
 8019558:	69fb      	ldr	r3, [r7, #28]
 801955a:	8a5b      	ldrh	r3, [r3, #18]
 801955c:	b29b      	uxth	r3, r3
 801955e:	617b      	str	r3, [r7, #20]
  			memcpy(Buffer + BytesTransfered,EndPoint->OutBuffer + EndPoint->CurrentOutIndex,Bytes);
 8019560:	8b7b      	ldrh	r3, [r7, #26]
 8019562:	68fa      	ldr	r2, [r7, #12]
 8019564:	18d2      	adds	r2, r2, r3
 8019566:	69fb      	ldr	r3, [r7, #28]
 8019568:	68d9      	ldr	r1, [r3, #12]
 801956a:	69fb      	ldr	r3, [r7, #28]
 801956c:	8b5b      	ldrh	r3, [r3, #26]
 801956e:	18cb      	adds	r3, r1, r3
 8019570:	4610      	mov	r0, r2
 8019572:	4619      	mov	r1, r3
 8019574:	697a      	ldr	r2, [r7, #20]
 8019576:	f00d fcdf 	bl	8026f38 <memcpy>
  			EndPoint->BytesAvailableOut -= Bytes;
 801957a:	69fb      	ldr	r3, [r7, #28]
 801957c:	8a5b      	ldrh	r3, [r3, #18]
 801957e:	b29a      	uxth	r2, r3
 8019580:	697b      	ldr	r3, [r7, #20]
 8019582:	b29b      	uxth	r3, r3
 8019584:	1ad3      	subs	r3, r2, r3
 8019586:	b29a      	uxth	r2, r3
 8019588:	69fb      	ldr	r3, [r7, #28]
 801958a:	825a      	strh	r2, [r3, #18]
  			EndPoint->CurrentOutIndex += Bytes;
 801958c:	69fb      	ldr	r3, [r7, #28]
 801958e:	8b5a      	ldrh	r2, [r3, #26]
 8019590:	697b      	ldr	r3, [r7, #20]
 8019592:	b29b      	uxth	r3, r3
 8019594:	18d3      	adds	r3, r2, r3
 8019596:	b29a      	uxth	r2, r3
 8019598:	69fb      	ldr	r3, [r7, #28]
 801959a:	835a      	strh	r2, [r3, #26]
  			BytesTransfered += Bytes;
 801959c:	697b      	ldr	r3, [r7, #20]
 801959e:	b29a      	uxth	r2, r3
 80195a0:	8b7b      	ldrh	r3, [r7, #26]
 80195a2:	18d3      	adds	r3, r2, r3
 80195a4:	837b      	strh	r3, [r7, #26]
  			Length -= Bytes;
 80195a6:	697b      	ldr	r3, [r7, #20]
 80195a8:	b29b      	uxth	r3, r3
 80195aa:	897a      	ldrh	r2, [r7, #10]
 80195ac:	1ad3      	subs	r3, r2, r3
 80195ae:	817b      	strh	r3, [r7, #10]
  			*BytesProcessed = BytesTransfered;
 80195b0:	687b      	ldr	r3, [r7, #4]
 80195b2:	8b7a      	ldrh	r2, [r7, #26]
 80195b4:	801a      	strh	r2, [r3, #0]
 80195b6:	e00a      	b.n	80195ce <Endpoint_Read_Stream_BE+0x142>
  		}
  		else {
  			Endpoint_ClearOUT();
 80195b8:	f7ff f90a 	bl	80187d0 <Endpoint_ClearOUT>
  			if (BytesProcessed!=NULL) {
 80195bc:	687b      	ldr	r3, [r7, #4]
 80195be:	2b00      	cmp	r3, #0
 80195c0:	d005      	beq.n	80195ce <Endpoint_Read_Stream_BE+0x142>
  				*BytesProcessed = BytesTransfered;
 80195c2:	687b      	ldr	r3, [r7, #4]
 80195c4:	8b7a      	ldrh	r2, [r7, #26]
 80195c6:	801a      	strh	r2, [r3, #0]
  				return ENDPOINT_RWSTREAM_IncompleteTransfer;
 80195c8:	f04f 0305 	mov.w	r3, #5
 80195cc:	e004      	b.n	80195d8 <Endpoint_Read_Stream_BE+0x14c>
    if (BytesProcessed!=NULL) {
  		Length -= *BytesProcessed;
  		BytesTransfered = *BytesProcessed;
  	}

  	while (Length) {
 80195ce:	897b      	ldrh	r3, [r7, #10]
 80195d0:	2b00      	cmp	r3, #0
 80195d2:	d1b4      	bne.n	801953e <Endpoint_Read_Stream_BE+0xb2>
  		


  		}
  	}
  	return ENDPOINT_RWSTREAM_NoError;
 80195d4:	f04f 0300 	mov.w	r3, #0
}
 80195d8:	4618      	mov	r0, r3
 80195da:	f107 0720 	add.w	r7, r7, #32
 80195de:	46bd      	mov	sp, r7
 80195e0:	bd80      	pop	{r7, pc}
 80195e2:	bf00      	nop

080195e4 <USBCORE001_EPHalt>:
/*
 * brief The API to set or clear stall on selected End point
 *
 * return 0 on success*/
int32_t USBCORE001_EPHalt(uint8_t set_stall)
{
 80195e4:	b580      	push	{r7, lr}
 80195e6:	b084      	sub	sp, #16
 80195e8:	af00      	add	r7, sp, #0
 80195ea:	4603      	mov	r3, r0
 80195ec:	71fb      	strb	r3, [r7, #7]
	USBCORE001_DeivceEndpoint *EndPoint;
    int32_t status = (int32_t)0;
 80195ee:	f04f 0300 	mov.w	r3, #0
 80195f2:	60bb      	str	r3, [r7, #8]

	if(USBCORE001_DevicePCD.CurEpNum)
 80195f4:	f640 13fc 	movw	r3, #2556	; 0x9fc
 80195f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80195fc:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8019600:	2b00      	cmp	r3, #0
 8019602:	d015      	beq.n	8019630 <USBCORE001_EPHalt+0x4c>
	{
		EndPoint = &USBCORE001_DevicePCD.InEps[USBCORE001_DevicePCD.CurEpNum];
 8019604:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8019608:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801960c:	f893 32d0 	ldrb.w	r3, [r3, #720]	; 0x2d0
 8019610:	461a      	mov	r2, r3
 8019612:	4613      	mov	r3, r2
 8019614:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8019618:	189b      	adds	r3, r3, r2
 801961a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801961e:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 8019622:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8019626:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801962a:	18d3      	adds	r3, r2, r3
 801962c:	60fb      	str	r3, [r7, #12]
 801962e:	e004      	b.n	801963a <USBCORE001_EPHalt+0x56>
	}
	else
	{
		EndPoint = &USBCORE001_DevicePCD.EndPoint0;
 8019630:	f640 13fc 	movw	r3, #2556	; 0x9fc
 8019634:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019638:	60fb      	str	r3, [r7, #12]
	}

	status = (int32_t)dwc_otg_pcd_ep_halt(
 801963a:	f640 13fc 	movw	r3, #2556	; 0x9fc
 801963e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019642:	f8d3 22c8 	ldr.w	r2, [r3, #712]	; 0x2c8
 8019646:	79fb      	ldrb	r3, [r7, #7]
 8019648:	4610      	mov	r0, r2
 801964a:	68f9      	ldr	r1, [r7, #12]
 801964c:	461a      	mov	r2, r3
 801964e:	f7fa f877 	bl	8013740 <dwc_otg_pcd_ep_halt>
 8019652:	60b8      	str	r0, [r7, #8]
	        								USBCORE001_DevicePCD.GPCD,
	                                        EndPoint,(int32_t)set_stall);

    return status;
 8019654:	68bb      	ldr	r3, [r7, #8]
}
 8019656:	4618      	mov	r0, r3
 8019658:	f107 0710 	add.w	r7, r7, #16
 801965c:	46bd      	mov	sp, r7
 801965e:	bd80      	pop	{r7, pc}

08019660 <USB_USBTask>:
#if defined(USB_CAN_BE_DEVICE) && !defined(DEVICE_STATE_AS_GPIOR)
volatile uint8_t     USB_DeviceState;
#endif

void USB_USBTask(void)
{
 8019660:	b580      	push	{r7, lr}
 8019662:	af00      	add	r7, sp, #0
	#if defined(USB_HOST_ONLY)
		USB_HostTask();
	#elif defined(USB_DEVICE_ONLY)
		USB_DeviceTask();
 8019664:	f000 f802 	bl	801966c <USB_DeviceTask>
		if (USB_CurrentMode == USB_MODE_Device)
		  USB_DeviceTask();
		else if (USB_CurrentMode == USB_MODE_Host)
		  USB_HostTask();
	#endif
}
 8019668:	bd80      	pop	{r7, pc}
 801966a:	bf00      	nop

0801966c <USB_DeviceTask>:

#if defined(USB_CAN_BE_DEVICE)
static void USB_DeviceTask(void)
{
 801966c:	b580      	push	{r7, lr}
 801966e:	b082      	sub	sp, #8
 8019670:	af00      	add	r7, sp, #0
	if (USB_DeviceState != DEVICE_STATE_Unattached)
 8019672:	f640 43dd 	movw	r3, #3293	; 0xcdd
 8019676:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801967a:	781b      	ldrb	r3, [r3, #0]
 801967c:	b2db      	uxtb	r3, r3
 801967e:	2b00      	cmp	r3, #0
 8019680:	d01a      	beq.n	80196b8 <USB_DeviceTask+0x4c>
	{
		uint8_t PrevEndpoint;
		uint8_t PrevEndpointDir;
		Endpoint_GetCurrentEndpoint(&PrevEndpoint, &PrevEndpointDir);
 8019682:	f107 0207 	add.w	r2, r7, #7
 8019686:	f107 0306 	add.w	r3, r7, #6
 801968a:	4610      	mov	r0, r2
 801968c:	4619      	mov	r1, r3
 801968e:	f7ff fb17 	bl	8018cc0 <Endpoint_GetCurrentEndpoint>

		Endpoint_SelectEndpoint(ENDPOINT_CONTROLEP, ENDPOINT_DIR_IN);
 8019692:	f04f 0000 	mov.w	r0, #0
 8019696:	f04f 0180 	mov.w	r1, #128	; 0x80
 801969a:	f7ff faf5 	bl	8018c88 <Endpoint_SelectEndpoint>

		if (Endpoint_IsSETUPReceived())
 801969e:	f7ff f87d 	bl	801879c <Endpoint_IsSETUPReceived>
 80196a2:	4603      	mov	r3, r0
 80196a4:	2b00      	cmp	r3, #0
 80196a6:	d001      	beq.n	80196ac <USB_DeviceTask+0x40>
		  USB_Device_ProcessControlRequest();
 80196a8:	f7ff f90c 	bl	80188c4 <USB_Device_ProcessControlRequest>

		Endpoint_SelectEndpoint(PrevEndpoint, PrevEndpointDir);
 80196ac:	79fa      	ldrb	r2, [r7, #7]
 80196ae:	79bb      	ldrb	r3, [r7, #6]
 80196b0:	4610      	mov	r0, r2
 80196b2:	4619      	mov	r1, r3
 80196b4:	f7ff fae8 	bl	8018c88 <Endpoint_SelectEndpoint>
	}
}
 80196b8:	f107 0708 	add.w	r7, r7, #8
 80196bc:	46bd      	mov	sp, r7
 80196be:	bd80      	pop	{r7, pc}

080196c0 <CDC_Device_ProcessControlRequest>:

/* Stores CDC class line encoding */
CDC_LineEncoding_t LineEncodingRx;

void CDC_Device_ProcessControlRequest(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 80196c0:	b580      	push	{r7, lr}
 80196c2:	b082      	sub	sp, #8
 80196c4:	af00      	add	r7, sp, #0
 80196c6:	6078      	str	r0, [r7, #4]
  if (!(Endpoint_IsSETUPReceived()))
 80196c8:	f7ff f868 	bl	801879c <Endpoint_IsSETUPReceived>
 80196cc:	4603      	mov	r3, r0
 80196ce:	2b00      	cmp	r3, #0
 80196d0:	f000 8095 	beq.w	80197fe <CDC_Device_ProcessControlRequest+0x13e>
    return;

  if (USB_ControlRequest.wIndex != CDCInterfaceInfo->Config.ControlInterfaceNumber)
 80196d4:	f640 43e0 	movw	r3, #3296	; 0xce0
 80196d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80196dc:	889a      	ldrh	r2, [r3, #4]
 80196de:	687b      	ldr	r3, [r7, #4]
 80196e0:	781b      	ldrb	r3, [r3, #0]
 80196e2:	429a      	cmp	r2, r3
 80196e4:	f040 808d 	bne.w	8019802 <CDC_Device_ProcessControlRequest+0x142>
    return;

  switch (USB_ControlRequest.bRequest)
 80196e8:	f640 43e0 	movw	r3, #3296	; 0xce0
 80196ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80196f0:	785b      	ldrb	r3, [r3, #1]
 80196f2:	f1a3 0320 	sub.w	r3, r3, #32
 80196f6:	2b03      	cmp	r3, #3
 80196f8:	f200 808c 	bhi.w	8019814 <CDC_Device_ProcessControlRequest+0x154>
 80196fc:	a201      	add	r2, pc, #4	; (adr r2, 8019704 <CDC_Device_ProcessControlRequest+0x44>)
 80196fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019702:	bf00      	nop
 8019704:	08019741 	.word	0x08019741
 8019708:	08019715 	.word	0x08019715
 801970c:	080197a5 	.word	0x080197a5
 8019710:	080197d3 	.word	0x080197d3
  {
    case CDC_REQ_GetLineEncoding:
      if (USB_ControlRequest.bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_CLASS | REQREC_INTERFACE))
 8019714:	f640 43e0 	movw	r3, #3296	; 0xce0
 8019718:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801971c:	781b      	ldrb	r3, [r3, #0]
 801971e:	2ba1      	cmp	r3, #161	; 0xa1
 8019720:	d171      	bne.n	8019806 <CDC_Device_ProcessControlRequest+0x146>
      {
        Endpoint_ClearSETUP();
 8019722:	f7ff f847 	bl	80187b4 <Endpoint_ClearSETUP>
        Endpoint_Write_Control_Stream_LE(&LineEncodingRx, sizeof(CDCInterfaceInfo->State.LineEncoding));
 8019726:	f640 40e8 	movw	r0, #3304	; 0xce8
 801972a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801972e:	f04f 0107 	mov.w	r1, #7
 8019732:	f7ff f9ef 	bl	8018b14 <Endpoint_Write_Control_Stream_LE>
        Endpoint_ClearOUT();
 8019736:	f7ff f84b 	bl	80187d0 <Endpoint_ClearOUT>

        //++IFX
        Endpoint_ClearIN();
 801973a:	f7ff f8fd 	bl	8018938 <Endpoint_ClearIN>
      }

      break;
 801973e:	e062      	b.n	8019806 <CDC_Device_ProcessControlRequest+0x146>
    case CDC_REQ_SetLineEncoding:
      if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
 8019740:	f640 43e0 	movw	r3, #3296	; 0xce0
 8019744:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019748:	781b      	ldrb	r3, [r3, #0]
 801974a:	2b21      	cmp	r3, #33	; 0x21
 801974c:	d15d      	bne.n	801980a <CDC_Device_ProcessControlRequest+0x14a>
      {
        Endpoint_ClearSETUP();
 801974e:	f7ff f831 	bl	80187b4 <Endpoint_ClearSETUP>
        Endpoint_Read_Control_Stream_LE(&LineEncodingRx, sizeof(CDCInterfaceInfo->State.LineEncoding));
 8019752:	f640 40e8 	movw	r0, #3304	; 0xce8
 8019756:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801975a:	f04f 0107 	mov.w	r1, #7
 801975e:	f7ff fa7b 	bl	8018c58 <Endpoint_Read_Control_Stream_LE>
        Endpoint_ClearIN();
 8019762:	f7ff f8e9 	bl	8018938 <Endpoint_ClearIN>

        if((LineEncodingRx.DataBits != 0) &&
 8019766:	f640 43e8 	movw	r3, #3304	; 0xce8
 801976a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801976e:	799b      	ldrb	r3, [r3, #6]
 8019770:	2b00      	cmp	r3, #0
 8019772:	d013      	beq.n	801979c <CDC_Device_ProcessControlRequest+0xdc>
            (LineEncodingRx.BaudRateBPS != 0))
 8019774:	f640 43e8 	movw	r3, #3304	; 0xce8
 8019778:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801977c:	681b      	ldr	r3, [r3, #0]
      {
        Endpoint_ClearSETUP();
        Endpoint_Read_Control_Stream_LE(&LineEncodingRx, sizeof(CDCInterfaceInfo->State.LineEncoding));
        Endpoint_ClearIN();

        if((LineEncodingRx.DataBits != 0) &&
 801977e:	2b00      	cmp	r3, #0
 8019780:	d00c      	beq.n	801979c <CDC_Device_ProcessControlRequest+0xdc>
            (LineEncodingRx.BaudRateBPS != 0))
        {
          memcpy(&CDCInterfaceInfo->State.LineEncoding, &LineEncodingRx, sizeof(CDCInterfaceInfo->State.LineEncoding));
 8019782:	687b      	ldr	r3, [r7, #4]
 8019784:	f103 0310 	add.w	r3, r3, #16
 8019788:	f640 42e8 	movw	r2, #3304	; 0xce8
 801978c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8019790:	6810      	ldr	r0, [r2, #0]
 8019792:	6018      	str	r0, [r3, #0]
 8019794:	8891      	ldrh	r1, [r2, #4]
 8019796:	7992      	ldrb	r2, [r2, #6]
 8019798:	8099      	strh	r1, [r3, #4]
 801979a:	719a      	strb	r2, [r3, #6]
        }

        EVENT_CDC_Device_LineEncodingChanged(CDCInterfaceInfo);
 801979c:	6878      	ldr	r0, [r7, #4]
 801979e:	f000 fa39 	bl	8019c14 <CDC_Device_Event_Stub>
      }

      break;
 80197a2:	e032      	b.n	801980a <CDC_Device_ProcessControlRequest+0x14a>
    case CDC_REQ_SetControlLineState:
      if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
 80197a4:	f640 43e0 	movw	r3, #3296	; 0xce0
 80197a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80197ac:	781b      	ldrb	r3, [r3, #0]
 80197ae:	2b21      	cmp	r3, #33	; 0x21
 80197b0:	d12d      	bne.n	801980e <CDC_Device_ProcessControlRequest+0x14e>
      {
        Endpoint_ClearSETUP();
 80197b2:	f7fe ffff 	bl	80187b4 <Endpoint_ClearSETUP>
        Endpoint_ClearStatusStage();
 80197b6:	f7ff fa61 	bl	8018c7c <Endpoint_ClearStatusStage>

        CDCInterfaceInfo->State.ControlLineStates.HostToDevice = USB_ControlRequest.wValue;
 80197ba:	f640 43e0 	movw	r3, #3296	; 0xce0
 80197be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80197c2:	885b      	ldrh	r3, [r3, #2]
 80197c4:	b2da      	uxtb	r2, r3
 80197c6:	687b      	ldr	r3, [r7, #4]
 80197c8:	739a      	strb	r2, [r3, #14]

        EVENT_CDC_Device_ControLineStateChanged(CDCInterfaceInfo);
 80197ca:	6878      	ldr	r0, [r7, #4]
 80197cc:	f000 fa22 	bl	8019c14 <CDC_Device_Event_Stub>
      }

      break;
 80197d0:	e01d      	b.n	801980e <CDC_Device_ProcessControlRequest+0x14e>
    case CDC_REQ_SendBreak:
      if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
 80197d2:	f640 43e0 	movw	r3, #3296	; 0xce0
 80197d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80197da:	781b      	ldrb	r3, [r3, #0]
 80197dc:	2b21      	cmp	r3, #33	; 0x21
 80197de:	d118      	bne.n	8019812 <CDC_Device_ProcessControlRequest+0x152>
      {
        Endpoint_ClearSETUP();
 80197e0:	f7fe ffe8 	bl	80187b4 <Endpoint_ClearSETUP>
        Endpoint_ClearStatusStage();
 80197e4:	f7ff fa4a 	bl	8018c7c <Endpoint_ClearStatusStage>

        EVENT_CDC_Device_BreakSent(CDCInterfaceInfo, (uint8_t)USB_ControlRequest.wValue);
 80197e8:	f640 43e0 	movw	r3, #3296	; 0xce0
 80197ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80197f0:	885b      	ldrh	r3, [r3, #2]
 80197f2:	b2db      	uxtb	r3, r3
 80197f4:	6878      	ldr	r0, [r7, #4]
 80197f6:	4619      	mov	r1, r3
 80197f8:	f000 fa0c 	bl	8019c14 <CDC_Device_Event_Stub>
      }

      break;
 80197fc:	e009      	b.n	8019812 <CDC_Device_ProcessControlRequest+0x152>
CDC_LineEncoding_t LineEncodingRx;

void CDC_Device_ProcessControlRequest(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
  if (!(Endpoint_IsSETUPReceived()))
    return;
 80197fe:	bf00      	nop
 8019800:	e008      	b.n	8019814 <CDC_Device_ProcessControlRequest+0x154>

  if (USB_ControlRequest.wIndex != CDCInterfaceInfo->Config.ControlInterfaceNumber)
    return;
 8019802:	bf00      	nop
 8019804:	e006      	b.n	8019814 <CDC_Device_ProcessControlRequest+0x154>

        //++IFX
        Endpoint_ClearIN();
      }

      break;
 8019806:	bf00      	nop
 8019808:	e004      	b.n	8019814 <CDC_Device_ProcessControlRequest+0x154>
        }

        EVENT_CDC_Device_LineEncodingChanged(CDCInterfaceInfo);
      }

      break;
 801980a:	bf00      	nop
 801980c:	e002      	b.n	8019814 <CDC_Device_ProcessControlRequest+0x154>
        CDCInterfaceInfo->State.ControlLineStates.HostToDevice = USB_ControlRequest.wValue;

        EVENT_CDC_Device_ControLineStateChanged(CDCInterfaceInfo);
      }

      break;
 801980e:	bf00      	nop
 8019810:	e000      	b.n	8019814 <CDC_Device_ProcessControlRequest+0x154>
        Endpoint_ClearStatusStage();

        EVENT_CDC_Device_BreakSent(CDCInterfaceInfo, (uint8_t)USB_ControlRequest.wValue);
      }

      break;
 8019812:	bf00      	nop
  }
}
 8019814:	f107 0708 	add.w	r7, r7, #8
 8019818:	46bd      	mov	sp, r7
 801981a:	bd80      	pop	{r7, pc}

0801981c <CDC_Device_ConfigureEndpoints>:

bool CDC_Device_ConfigureEndpoints(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 801981c:	b590      	push	{r4, r7, lr}
 801981e:	b087      	sub	sp, #28
 8019820:	af02      	add	r7, sp, #8
 8019822:	6078      	str	r0, [r7, #4]
  memset(&CDCInterfaceInfo->State, 0x00, sizeof(CDCInterfaceInfo->State));
 8019824:	687b      	ldr	r3, [r7, #4]
 8019826:	f103 030e 	add.w	r3, r3, #14
 801982a:	4618      	mov	r0, r3
 801982c:	f04f 0100 	mov.w	r1, #0
 8019830:	f04f 0209 	mov.w	r2, #9
 8019834:	f00d fcee 	bl	8027214 <memset>

  for (uint8_t EndpointNum = 1; EndpointNum < ENDPOINT_TOTAL_ENDPOINTS; EndpointNum++)
 8019838:	f04f 0301 	mov.w	r3, #1
 801983c:	73fb      	strb	r3, [r7, #15]
 801983e:	e04d      	b.n	80198dc <CDC_Device_ConfigureEndpoints+0xc0>
    uint16_t Size;
    uint8_t  Type;
    uint8_t  Direction;
    bool     DoubleBanked;

    if (EndpointNum == CDCInterfaceInfo->Config.DataINEndpointNumber)
 8019840:	687b      	ldr	r3, [r7, #4]
 8019842:	785b      	ldrb	r3, [r3, #1]
 8019844:	7bfa      	ldrb	r2, [r7, #15]
 8019846:	429a      	cmp	r2, r3
 8019848:	d10c      	bne.n	8019864 <CDC_Device_ConfigureEndpoints+0x48>
    {
      Size         = CDCInterfaceInfo->Config.DataINEndpointSize;
 801984a:	687b      	ldr	r3, [r7, #4]
 801984c:	885b      	ldrh	r3, [r3, #2]
 801984e:	81bb      	strh	r3, [r7, #12]
      Direction    = ENDPOINT_DIR_IN;
 8019850:	f04f 0380 	mov.w	r3, #128	; 0x80
 8019854:	72bb      	strb	r3, [r7, #10]
      Type         = EP_TYPE_BULK;
 8019856:	f04f 0302 	mov.w	r3, #2
 801985a:	72fb      	strb	r3, [r7, #11]
      DoubleBanked = CDCInterfaceInfo->Config.DataINEndpointDoubleBank;
 801985c:	687b      	ldr	r3, [r7, #4]
 801985e:	791b      	ldrb	r3, [r3, #4]
 8019860:	727b      	strb	r3, [r7, #9]
 8019862:	e022      	b.n	80198aa <CDC_Device_ConfigureEndpoints+0x8e>
    }
    else if (EndpointNum == CDCInterfaceInfo->Config.DataOUTEndpointNumber)
 8019864:	687b      	ldr	r3, [r7, #4]
 8019866:	795b      	ldrb	r3, [r3, #5]
 8019868:	7bfa      	ldrb	r2, [r7, #15]
 801986a:	429a      	cmp	r2, r3
 801986c:	d10c      	bne.n	8019888 <CDC_Device_ConfigureEndpoints+0x6c>
    {
      Size         = CDCInterfaceInfo->Config.DataOUTEndpointSize;
 801986e:	687b      	ldr	r3, [r7, #4]
 8019870:	88db      	ldrh	r3, [r3, #6]
 8019872:	81bb      	strh	r3, [r7, #12]
      Direction    = ENDPOINT_DIR_OUT;
 8019874:	f04f 0300 	mov.w	r3, #0
 8019878:	72bb      	strb	r3, [r7, #10]
      Type         = EP_TYPE_BULK;
 801987a:	f04f 0302 	mov.w	r3, #2
 801987e:	72fb      	strb	r3, [r7, #11]
      DoubleBanked = CDCInterfaceInfo->Config.DataOUTEndpointDoubleBank;
 8019880:	687b      	ldr	r3, [r7, #4]
 8019882:	7a1b      	ldrb	r3, [r3, #8]
 8019884:	727b      	strb	r3, [r7, #9]
 8019886:	e010      	b.n	80198aa <CDC_Device_ConfigureEndpoints+0x8e>
    }
    else if (EndpointNum == CDCInterfaceInfo->Config.NotificationEndpointNumber)
 8019888:	687b      	ldr	r3, [r7, #4]
 801988a:	7a5b      	ldrb	r3, [r3, #9]
 801988c:	7bfa      	ldrb	r2, [r7, #15]
 801988e:	429a      	cmp	r2, r3
 8019890:	d11f      	bne.n	80198d2 <CDC_Device_ConfigureEndpoints+0xb6>
    {
      Size         = CDCInterfaceInfo->Config.NotificationEndpointSize;
 8019892:	687b      	ldr	r3, [r7, #4]
 8019894:	895b      	ldrh	r3, [r3, #10]
 8019896:	81bb      	strh	r3, [r7, #12]
      Direction    = ENDPOINT_DIR_IN;
 8019898:	f04f 0380 	mov.w	r3, #128	; 0x80
 801989c:	72bb      	strb	r3, [r7, #10]
      Type         = EP_TYPE_INTERRUPT;
 801989e:	f04f 0303 	mov.w	r3, #3
 80198a2:	72fb      	strb	r3, [r7, #11]
      DoubleBanked = CDCInterfaceInfo->Config.NotificationEndpointDoubleBank;
 80198a4:	687b      	ldr	r3, [r7, #4]
 80198a6:	7b1b      	ldrb	r3, [r3, #12]
 80198a8:	727b      	strb	r3, [r7, #9]
    else
    {
      continue;
    }

    if (!(Endpoint_ConfigureEndpoint(EndpointNum, Type, Direction, Size,
 80198aa:	7a7b      	ldrb	r3, [r7, #9]
 80198ac:	2b00      	cmp	r3, #0
 80198ae:	bf0c      	ite	eq
 80198b0:	2300      	moveq	r3, #0
 80198b2:	2301      	movne	r3, #1
 80198b4:	b2db      	uxtb	r3, r3
 80198b6:	461c      	mov	r4, r3
 80198b8:	7bf8      	ldrb	r0, [r7, #15]
 80198ba:	7af9      	ldrb	r1, [r7, #11]
 80198bc:	7aba      	ldrb	r2, [r7, #10]
 80198be:	89bb      	ldrh	r3, [r7, #12]
 80198c0:	9400      	str	r4, [sp, #0]
 80198c2:	f7ff fb09 	bl	8018ed8 <Endpoint_ConfigureEndpoint>
 80198c6:	4603      	mov	r3, r0
 80198c8:	2b00      	cmp	r3, #0
 80198ca:	d103      	bne.n	80198d4 <CDC_Device_ConfigureEndpoints+0xb8>
        DoubleBanked ? ENDPOINT_BANK_DOUBLE : ENDPOINT_BANK_SINGLE)))
    {
      return false;
 80198cc:	f04f 0300 	mov.w	r3, #0
 80198d0:	e009      	b.n	80198e6 <CDC_Device_ConfigureEndpoints+0xca>
      Type         = EP_TYPE_INTERRUPT;
      DoubleBanked = CDCInterfaceInfo->Config.NotificationEndpointDoubleBank;
    }
    else
    {
      continue;
 80198d2:	bf00      	nop

bool CDC_Device_ConfigureEndpoints(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
  memset(&CDCInterfaceInfo->State, 0x00, sizeof(CDCInterfaceInfo->State));

  for (uint8_t EndpointNum = 1; EndpointNum < ENDPOINT_TOTAL_ENDPOINTS; EndpointNum++)
 80198d4:	7bfb      	ldrb	r3, [r7, #15]
 80198d6:	f103 0301 	add.w	r3, r3, #1
 80198da:	73fb      	strb	r3, [r7, #15]
 80198dc:	7bfb      	ldrb	r3, [r7, #15]
 80198de:	2b07      	cmp	r3, #7
 80198e0:	d9ae      	bls.n	8019840 <CDC_Device_ConfigureEndpoints+0x24>
    {
      return false;
    }
  }

  return true;
 80198e2:	f04f 0301 	mov.w	r3, #1
}
 80198e6:	4618      	mov	r0, r3
 80198e8:	f107 0714 	add.w	r7, r7, #20
 80198ec:	46bd      	mov	sp, r7
 80198ee:	bd90      	pop	{r4, r7, pc}

080198f0 <CDC_Device_USBTask>:

void CDC_Device_USBTask(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 80198f0:	b580      	push	{r7, lr}
 80198f2:	b082      	sub	sp, #8
 80198f4:	af00      	add	r7, sp, #0
 80198f6:	6078      	str	r0, [r7, #4]
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 80198f8:	f640 43dd 	movw	r3, #3293	; 0xcdd
 80198fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019900:	781b      	ldrb	r3, [r3, #0]
 8019902:	b2db      	uxtb	r3, r3
 8019904:	2b04      	cmp	r3, #4
 8019906:	d107      	bne.n	8019918 <CDC_Device_USBTask+0x28>
 8019908:	687b      	ldr	r3, [r7, #4]
 801990a:	691b      	ldr	r3, [r3, #16]
 801990c:	2b00      	cmp	r3, #0
 801990e:	d003      	beq.n	8019918 <CDC_Device_USBTask+0x28>
    return;

#if !defined(NO_CLASS_DRIVER_AUTOFLUSH)
  CDC_Device_Flush(CDCInterfaceInfo);
 8019910:	6878      	ldr	r0, [r7, #4]
 8019912:	f000 f895 	bl	8019a40 <CDC_Device_Flush>
 8019916:	e000      	b.n	801991a <CDC_Device_USBTask+0x2a>
}

void CDC_Device_USBTask(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
    return;
 8019918:	bf00      	nop

#if !defined(NO_CLASS_DRIVER_AUTOFLUSH)
  CDC_Device_Flush(CDCInterfaceInfo);
#endif
}
 801991a:	f107 0708 	add.w	r7, r7, #8
 801991e:	46bd      	mov	sp, r7
 8019920:	bd80      	pop	{r7, pc}
 8019922:	bf00      	nop

08019924 <CDC_Device_SendString>:

uint8_t CDC_Device_SendString(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
    const char* const String)
{
 8019924:	b580      	push	{r7, lr}
 8019926:	b082      	sub	sp, #8
 8019928:	af00      	add	r7, sp, #0
 801992a:	6078      	str	r0, [r7, #4]
 801992c:	6039      	str	r1, [r7, #0]
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 801992e:	f640 43dd 	movw	r3, #3293	; 0xcdd
 8019932:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019936:	781b      	ldrb	r3, [r3, #0]
 8019938:	b2db      	uxtb	r3, r3
 801993a:	2b04      	cmp	r3, #4
 801993c:	d103      	bne.n	8019946 <CDC_Device_SendString+0x22>
 801993e:	687b      	ldr	r3, [r7, #4]
 8019940:	691b      	ldr	r3, [r3, #16]
 8019942:	2b00      	cmp	r3, #0
 8019944:	d102      	bne.n	801994c <CDC_Device_SendString+0x28>
    return ENDPOINT_RWSTREAM_DeviceDisconnected;
 8019946:	f04f 0302 	mov.w	r3, #2
 801994a:	e012      	b.n	8019972 <CDC_Device_SendString+0x4e>

  Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpointNumber, ENDPOINT_DIR_IN);
 801994c:	687b      	ldr	r3, [r7, #4]
 801994e:	785b      	ldrb	r3, [r3, #1]
 8019950:	4618      	mov	r0, r3
 8019952:	f04f 0180 	mov.w	r1, #128	; 0x80
 8019956:	f7ff f997 	bl	8018c88 <Endpoint_SelectEndpoint>
  return Endpoint_Write_Stream_LE(String, strlen(String), NULL);
 801995a:	6838      	ldr	r0, [r7, #0]
 801995c:	f00d fe86 	bl	802766c <strlen>
 8019960:	4603      	mov	r3, r0
 8019962:	b29b      	uxth	r3, r3
 8019964:	6838      	ldr	r0, [r7, #0]
 8019966:	4619      	mov	r1, r3
 8019968:	f04f 0200 	mov.w	r2, #0
 801996c:	f7ff fb7a 	bl	8019064 <Endpoint_Write_Stream_LE>
 8019970:	4603      	mov	r3, r0
}
 8019972:	4618      	mov	r0, r3
 8019974:	f107 0708 	add.w	r7, r7, #8
 8019978:	46bd      	mov	sp, r7
 801997a:	bd80      	pop	{r7, pc}

0801997c <CDC_Device_SendData>:

uint8_t CDC_Device_SendData(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
    const char* const Buffer,
    const uint16_t Length)
{
 801997c:	b580      	push	{r7, lr}
 801997e:	b084      	sub	sp, #16
 8019980:	af00      	add	r7, sp, #0
 8019982:	60f8      	str	r0, [r7, #12]
 8019984:	60b9      	str	r1, [r7, #8]
 8019986:	4613      	mov	r3, r2
 8019988:	80fb      	strh	r3, [r7, #6]
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 801998a:	f640 43dd 	movw	r3, #3293	; 0xcdd
 801998e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019992:	781b      	ldrb	r3, [r3, #0]
 8019994:	b2db      	uxtb	r3, r3
 8019996:	2b04      	cmp	r3, #4
 8019998:	d103      	bne.n	80199a2 <CDC_Device_SendData+0x26>
 801999a:	68fb      	ldr	r3, [r7, #12]
 801999c:	691b      	ldr	r3, [r3, #16]
 801999e:	2b00      	cmp	r3, #0
 80199a0:	d102      	bne.n	80199a8 <CDC_Device_SendData+0x2c>
    return ENDPOINT_RWSTREAM_DeviceDisconnected;
 80199a2:	f04f 0302 	mov.w	r3, #2
 80199a6:	e00e      	b.n	80199c6 <CDC_Device_SendData+0x4a>

  Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpointNumber, ENDPOINT_DIR_IN);
 80199a8:	68fb      	ldr	r3, [r7, #12]
 80199aa:	785b      	ldrb	r3, [r3, #1]
 80199ac:	4618      	mov	r0, r3
 80199ae:	f04f 0180 	mov.w	r1, #128	; 0x80
 80199b2:	f7ff f969 	bl	8018c88 <Endpoint_SelectEndpoint>
  return Endpoint_Write_Stream_LE(Buffer, Length, NULL);
 80199b6:	88fb      	ldrh	r3, [r7, #6]
 80199b8:	68b8      	ldr	r0, [r7, #8]
 80199ba:	4619      	mov	r1, r3
 80199bc:	f04f 0200 	mov.w	r2, #0
 80199c0:	f7ff fb50 	bl	8019064 <Endpoint_Write_Stream_LE>
 80199c4:	4603      	mov	r3, r0
}
 80199c6:	4618      	mov	r0, r3
 80199c8:	f107 0710 	add.w	r7, r7, #16
 80199cc:	46bd      	mov	sp, r7
 80199ce:	bd80      	pop	{r7, pc}

080199d0 <CDC_Device_SendByte>:

uint8_t CDC_Device_SendByte(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
    const uint8_t Data)
{
 80199d0:	b580      	push	{r7, lr}
 80199d2:	b084      	sub	sp, #16
 80199d4:	af00      	add	r7, sp, #0
 80199d6:	6078      	str	r0, [r7, #4]
 80199d8:	460b      	mov	r3, r1
 80199da:	70fb      	strb	r3, [r7, #3]
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 80199dc:	f640 43dd 	movw	r3, #3293	; 0xcdd
 80199e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80199e4:	781b      	ldrb	r3, [r3, #0]
 80199e6:	b2db      	uxtb	r3, r3
 80199e8:	2b04      	cmp	r3, #4
 80199ea:	d103      	bne.n	80199f4 <CDC_Device_SendByte+0x24>
 80199ec:	687b      	ldr	r3, [r7, #4]
 80199ee:	691b      	ldr	r3, [r3, #16]
 80199f0:	2b00      	cmp	r3, #0
 80199f2:	d102      	bne.n	80199fa <CDC_Device_SendByte+0x2a>
    return ENDPOINT_RWSTREAM_DeviceDisconnected;
 80199f4:	f04f 0302 	mov.w	r3, #2
 80199f8:	e01c      	b.n	8019a34 <CDC_Device_SendByte+0x64>

  Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpointNumber, ENDPOINT_DIR_IN);
 80199fa:	687b      	ldr	r3, [r7, #4]
 80199fc:	785b      	ldrb	r3, [r3, #1]
 80199fe:	4618      	mov	r0, r3
 8019a00:	f04f 0180 	mov.w	r1, #128	; 0x80
 8019a04:	f7ff f940 	bl	8018c88 <Endpoint_SelectEndpoint>

  if (!(Endpoint_IsReadWriteAllowed()))
 8019a08:	f7ff fc4a 	bl	80192a0 <Endpoint_IsReadWriteAllowed>
 8019a0c:	4603      	mov	r3, r0
 8019a0e:	2b00      	cmp	r3, #0
 8019a10:	d10a      	bne.n	8019a28 <CDC_Device_SendByte+0x58>
  {
    Endpoint_ClearIN();
 8019a12:	f7fe ff91 	bl	8018938 <Endpoint_ClearIN>

    uint8_t ErrorCode;

    if ((ErrorCode = Endpoint_WaitUntilReady()) != ENDPOINT_READYWAIT_NoError)
 8019a16:	f7ff fca5 	bl	8019364 <Endpoint_WaitUntilReady>
 8019a1a:	4603      	mov	r3, r0
 8019a1c:	73fb      	strb	r3, [r7, #15]
 8019a1e:	7bfb      	ldrb	r3, [r7, #15]
 8019a20:	2b00      	cmp	r3, #0
 8019a22:	d001      	beq.n	8019a28 <CDC_Device_SendByte+0x58>
      return ErrorCode;
 8019a24:	7bfb      	ldrb	r3, [r7, #15]
 8019a26:	e005      	b.n	8019a34 <CDC_Device_SendByte+0x64>
  }

  Endpoint_Write_8(Data);
 8019a28:	78fb      	ldrb	r3, [r7, #3]
 8019a2a:	4618      	mov	r0, r3
 8019a2c:	f7ff fca2 	bl	8019374 <Endpoint_Write_8>
  return ENDPOINT_READYWAIT_NoError;
 8019a30:	f04f 0300 	mov.w	r3, #0
}
 8019a34:	4618      	mov	r0, r3
 8019a36:	f107 0710 	add.w	r7, r7, #16
 8019a3a:	46bd      	mov	sp, r7
 8019a3c:	bd80      	pop	{r7, pc}
 8019a3e:	bf00      	nop

08019a40 <CDC_Device_Flush>:

uint8_t CDC_Device_Flush(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8019a40:	b580      	push	{r7, lr}
 8019a42:	b084      	sub	sp, #16
 8019a44:	af00      	add	r7, sp, #0
 8019a46:	6078      	str	r0, [r7, #4]
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8019a48:	f640 43dd 	movw	r3, #3293	; 0xcdd
 8019a4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019a50:	781b      	ldrb	r3, [r3, #0]
 8019a52:	b2db      	uxtb	r3, r3
 8019a54:	2b04      	cmp	r3, #4
 8019a56:	d103      	bne.n	8019a60 <CDC_Device_Flush+0x20>
 8019a58:	687b      	ldr	r3, [r7, #4]
 8019a5a:	691b      	ldr	r3, [r3, #16]
 8019a5c:	2b00      	cmp	r3, #0
 8019a5e:	d102      	bne.n	8019a66 <CDC_Device_Flush+0x26>
    return ENDPOINT_RWSTREAM_DeviceDisconnected;
 8019a60:	f04f 0302 	mov.w	r3, #2
 8019a64:	e029      	b.n	8019aba <CDC_Device_Flush+0x7a>

  uint8_t ErrorCode;

  Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpointNumber, ENDPOINT_DIR_IN);
 8019a66:	687b      	ldr	r3, [r7, #4]
 8019a68:	785b      	ldrb	r3, [r3, #1]
 8019a6a:	4618      	mov	r0, r3
 8019a6c:	f04f 0180 	mov.w	r1, #128	; 0x80
 8019a70:	f7ff f90a 	bl	8018c88 <Endpoint_SelectEndpoint>

  if (!(Endpoint_BytesInEndpoint()))
 8019a74:	f7ff f93e 	bl	8018cf4 <Endpoint_BytesInEndpoint>
 8019a78:	4603      	mov	r3, r0
 8019a7a:	2b00      	cmp	r3, #0
 8019a7c:	d102      	bne.n	8019a84 <CDC_Device_Flush+0x44>
    return ENDPOINT_READYWAIT_NoError;
 8019a7e:	f04f 0300 	mov.w	r3, #0
 8019a82:	e01a      	b.n	8019aba <CDC_Device_Flush+0x7a>

  bool BankFull = !(Endpoint_IsReadWriteAllowed());
 8019a84:	f7ff fc0c 	bl	80192a0 <Endpoint_IsReadWriteAllowed>
 8019a88:	4603      	mov	r3, r0
 8019a8a:	2b00      	cmp	r3, #0
 8019a8c:	bf14      	ite	ne
 8019a8e:	2300      	movne	r3, #0
 8019a90:	2301      	moveq	r3, #1
 8019a92:	b2db      	uxtb	r3, r3
 8019a94:	73fb      	strb	r3, [r7, #15]

  Endpoint_ClearIN();
 8019a96:	f7fe ff4f 	bl	8018938 <Endpoint_ClearIN>

  if (BankFull)
 8019a9a:	7bfb      	ldrb	r3, [r7, #15]
 8019a9c:	2b00      	cmp	r3, #0
 8019a9e:	d00a      	beq.n	8019ab6 <CDC_Device_Flush+0x76>
  {
    if ((ErrorCode = Endpoint_WaitUntilReady()) != ENDPOINT_READYWAIT_NoError)
 8019aa0:	f7ff fc60 	bl	8019364 <Endpoint_WaitUntilReady>
 8019aa4:	4603      	mov	r3, r0
 8019aa6:	73bb      	strb	r3, [r7, #14]
 8019aa8:	7bbb      	ldrb	r3, [r7, #14]
 8019aaa:	2b00      	cmp	r3, #0
 8019aac:	d001      	beq.n	8019ab2 <CDC_Device_Flush+0x72>
      return ErrorCode;
 8019aae:	7bbb      	ldrb	r3, [r7, #14]
 8019ab0:	e003      	b.n	8019aba <CDC_Device_Flush+0x7a>

    Endpoint_ClearIN();
 8019ab2:	f7fe ff41 	bl	8018938 <Endpoint_ClearIN>
  }

  return ENDPOINT_READYWAIT_NoError;
 8019ab6:	f04f 0300 	mov.w	r3, #0
}
 8019aba:	4618      	mov	r0, r3
 8019abc:	f107 0710 	add.w	r7, r7, #16
 8019ac0:	46bd      	mov	sp, r7
 8019ac2:	bd80      	pop	{r7, pc}

08019ac4 <CDC_Device_BytesReceived>:

uint16_t CDC_Device_BytesReceived(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8019ac4:	b580      	push	{r7, lr}
 8019ac6:	b082      	sub	sp, #8
 8019ac8:	af00      	add	r7, sp, #0
 8019aca:	6078      	str	r0, [r7, #4]
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8019acc:	f640 43dd 	movw	r3, #3293	; 0xcdd
 8019ad0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019ad4:	781b      	ldrb	r3, [r3, #0]
 8019ad6:	b2db      	uxtb	r3, r3
 8019ad8:	2b04      	cmp	r3, #4
 8019ada:	d103      	bne.n	8019ae4 <CDC_Device_BytesReceived+0x20>
 8019adc:	687b      	ldr	r3, [r7, #4]
 8019ade:	691b      	ldr	r3, [r3, #16]
 8019ae0:	2b00      	cmp	r3, #0
 8019ae2:	d102      	bne.n	8019aea <CDC_Device_BytesReceived+0x26>
    return 0;
 8019ae4:	f04f 0300 	mov.w	r3, #0
 8019ae8:	e01b      	b.n	8019b22 <CDC_Device_BytesReceived+0x5e>

  Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataOUTEndpointNumber, ENDPOINT_DIR_OUT);
 8019aea:	687b      	ldr	r3, [r7, #4]
 8019aec:	795b      	ldrb	r3, [r3, #5]
 8019aee:	4618      	mov	r0, r3
 8019af0:	f04f 0100 	mov.w	r1, #0
 8019af4:	f7ff f8c8 	bl	8018c88 <Endpoint_SelectEndpoint>

  if (Endpoint_IsOUTReceived())
 8019af8:	f7ff f952 	bl	8018da0 <Endpoint_IsOUTReceived>
 8019afc:	4603      	mov	r3, r0
 8019afe:	2b00      	cmp	r3, #0
 8019b00:	d00d      	beq.n	8019b1e <CDC_Device_BytesReceived+0x5a>
  {
    if (!(Endpoint_BytesInEndpoint()))
 8019b02:	f7ff f8f7 	bl	8018cf4 <Endpoint_BytesInEndpoint>
 8019b06:	4603      	mov	r3, r0
 8019b08:	2b00      	cmp	r3, #0
 8019b0a:	d104      	bne.n	8019b16 <CDC_Device_BytesReceived+0x52>
    {
      Endpoint_ClearOUT();
 8019b0c:	f7fe fe60 	bl	80187d0 <Endpoint_ClearOUT>
      return 0;
 8019b10:	f04f 0300 	mov.w	r3, #0
 8019b14:	e005      	b.n	8019b22 <CDC_Device_BytesReceived+0x5e>
    }
    else
    {
      return Endpoint_BytesInEndpoint();
 8019b16:	f7ff f8ed 	bl	8018cf4 <Endpoint_BytesInEndpoint>
 8019b1a:	4603      	mov	r3, r0
 8019b1c:	e001      	b.n	8019b22 <CDC_Device_BytesReceived+0x5e>
    }
  }
  else
  {
    return 0;
 8019b1e:	f04f 0300 	mov.w	r3, #0
  }
}
 8019b22:	4618      	mov	r0, r3
 8019b24:	f107 0708 	add.w	r7, r7, #8
 8019b28:	46bd      	mov	sp, r7
 8019b2a:	bd80      	pop	{r7, pc}

08019b2c <CDC_Device_ReceiveByte>:

int16_t CDC_Device_ReceiveByte(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8019b2c:	b580      	push	{r7, lr}
 8019b2e:	b084      	sub	sp, #16
 8019b30:	af00      	add	r7, sp, #0
 8019b32:	6078      	str	r0, [r7, #4]
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8019b34:	f640 43dd 	movw	r3, #3293	; 0xcdd
 8019b38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019b3c:	781b      	ldrb	r3, [r3, #0]
 8019b3e:	b2db      	uxtb	r3, r3
 8019b40:	2b04      	cmp	r3, #4
 8019b42:	d103      	bne.n	8019b4c <CDC_Device_ReceiveByte+0x20>
 8019b44:	687b      	ldr	r3, [r7, #4]
 8019b46:	691b      	ldr	r3, [r3, #16]
 8019b48:	2b00      	cmp	r3, #0
 8019b4a:	d102      	bne.n	8019b52 <CDC_Device_ReceiveByte+0x26>
    return -1;
 8019b4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8019b50:	e01f      	b.n	8019b92 <CDC_Device_ReceiveByte+0x66>

  int16_t ReceivedByte = -1;
 8019b52:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8019b56:	81fb      	strh	r3, [r7, #14]

  Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataOUTEndpointNumber, ENDPOINT_DIR_OUT);
 8019b58:	687b      	ldr	r3, [r7, #4]
 8019b5a:	795b      	ldrb	r3, [r3, #5]
 8019b5c:	4618      	mov	r0, r3
 8019b5e:	f04f 0100 	mov.w	r1, #0
 8019b62:	f7ff f891 	bl	8018c88 <Endpoint_SelectEndpoint>

  if (Endpoint_IsOUTReceived())
 8019b66:	f7ff f91b 	bl	8018da0 <Endpoint_IsOUTReceived>
 8019b6a:	4603      	mov	r3, r0
 8019b6c:	2b00      	cmp	r3, #0
 8019b6e:	d00f      	beq.n	8019b90 <CDC_Device_ReceiveByte+0x64>
  {
    if (Endpoint_BytesInEndpoint())
 8019b70:	f7ff f8c0 	bl	8018cf4 <Endpoint_BytesInEndpoint>
 8019b74:	4603      	mov	r3, r0
 8019b76:	2b00      	cmp	r3, #0
 8019b78:	d003      	beq.n	8019b82 <CDC_Device_ReceiveByte+0x56>
      ReceivedByte = Endpoint_Read_8();
 8019b7a:	f7ff f951 	bl	8018e20 <Endpoint_Read_8>
 8019b7e:	4603      	mov	r3, r0
 8019b80:	81fb      	strh	r3, [r7, #14]

    if (!(Endpoint_BytesInEndpoint()))
 8019b82:	f7ff f8b7 	bl	8018cf4 <Endpoint_BytesInEndpoint>
 8019b86:	4603      	mov	r3, r0
 8019b88:	2b00      	cmp	r3, #0
 8019b8a:	d101      	bne.n	8019b90 <CDC_Device_ReceiveByte+0x64>
      Endpoint_ClearOUT();
 8019b8c:	f7fe fe20 	bl	80187d0 <Endpoint_ClearOUT>
  }

  return ReceivedByte;
 8019b90:	89fb      	ldrh	r3, [r7, #14]
 8019b92:	b21b      	sxth	r3, r3
}
 8019b94:	4618      	mov	r0, r3
 8019b96:	f107 0710 	add.w	r7, r7, #16
 8019b9a:	46bd      	mov	sp, r7
 8019b9c:	bd80      	pop	{r7, pc}
 8019b9e:	bf00      	nop

08019ba0 <CDC_Device_SendControlLineStateChange>:

void CDC_Device_SendControlLineStateChange(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8019ba0:	b580      	push	{r7, lr}
 8019ba2:	b084      	sub	sp, #16
 8019ba4:	af00      	add	r7, sp, #0
 8019ba6:	6078      	str	r0, [r7, #4]
  if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8019ba8:	f640 43dd 	movw	r3, #3293	; 0xcdd
 8019bac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8019bb0:	781b      	ldrb	r3, [r3, #0]
 8019bb2:	b2db      	uxtb	r3, r3
 8019bb4:	2b04      	cmp	r3, #4
 8019bb6:	d128      	bne.n	8019c0a <CDC_Device_SendControlLineStateChange+0x6a>
 8019bb8:	687b      	ldr	r3, [r7, #4]
 8019bba:	691b      	ldr	r3, [r3, #16]
 8019bbc:	2b00      	cmp	r3, #0
 8019bbe:	d024      	beq.n	8019c0a <CDC_Device_SendControlLineStateChange+0x6a>
    return;

  Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.NotificationEndpointNumber, ENDPOINT_DIR_IN);
 8019bc0:	687b      	ldr	r3, [r7, #4]
 8019bc2:	7a5b      	ldrb	r3, [r3, #9]
 8019bc4:	4618      	mov	r0, r3
 8019bc6:	f04f 0180 	mov.w	r1, #128	; 0x80
 8019bca:	f7ff f85d 	bl	8018c88 <Endpoint_SelectEndpoint>

  USB_Request_Header_t Notification = (USB_Request_Header_t)
 8019bce:	f24d 029c 	movw	r2, #53404	; 0xd09c
 8019bd2:	f6c0 0202 	movt	r2, #2050	; 0x802
 8019bd6:	f107 0308 	add.w	r3, r7, #8
 8019bda:	6810      	ldr	r0, [r2, #0]
 8019bdc:	6851      	ldr	r1, [r2, #4]
 8019bde:	c303      	stmia	r3!, {r0, r1}
        .wValue        = 0,
        .wIndex        = 0,
        .wLength       = sizeof(CDCInterfaceInfo->State.ControlLineStates.DeviceToHost),
        };

  Endpoint_Write_Stream_LE(&Notification, sizeof(USB_Request_Header_t), NULL);
 8019be0:	f107 0308 	add.w	r3, r7, #8
 8019be4:	4618      	mov	r0, r3
 8019be6:	f04f 0108 	mov.w	r1, #8
 8019bea:	f04f 0200 	mov.w	r2, #0
 8019bee:	f7ff fa39 	bl	8019064 <Endpoint_Write_Stream_LE>
  Endpoint_Write_Stream_LE(&CDCInterfaceInfo->State.ControlLineStates.DeviceToHost,
 8019bf2:	687b      	ldr	r3, [r7, #4]
 8019bf4:	f103 030f 	add.w	r3, r3, #15
 8019bf8:	4618      	mov	r0, r3
 8019bfa:	f04f 0101 	mov.w	r1, #1
 8019bfe:	f04f 0200 	mov.w	r2, #0
 8019c02:	f7ff fa2f 	bl	8019064 <Endpoint_Write_Stream_LE>
      sizeof(CDCInterfaceInfo->State.ControlLineStates.DeviceToHost),
      NULL);
  Endpoint_ClearIN();
 8019c06:	f7fe fe97 	bl	8018938 <Endpoint_ClearIN>
}
 8019c0a:	f107 0710 	add.w	r7, r7, #16
 8019c0e:	46bd      	mov	sp, r7
 8019c10:	bd80      	pop	{r7, pc}
 8019c12:	bf00      	nop

08019c14 <CDC_Device_Event_Stub>:
  return ReceivedByte;
}
#endif

void CDC_Device_Event_Stub(void)
{
 8019c14:	b480      	push	{r7}
 8019c16:	af00      	add	r7, sp, #0

}
 8019c18:	46bd      	mov	sp, r7
 8019c1a:	bc80      	pop	{r7}
 8019c1c:	4770      	bx	lr
 8019c1e:	bf00      	nop

08019c20 <UART001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lInit (const UART001_HandleType* Handle)
{
 8019c20:	b480      	push	{r7}
 8019c22:	b085      	sub	sp, #20
 8019c24:	af00      	add	r7, sp, #0
 8019c26:	6078      	str	r0, [r7, #4]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8019c28:	687b      	ldr	r3, [r7, #4]
 8019c2a:	681b      	ldr	r3, [r3, #0]
 8019c2c:	60fb      	str	r3, [r7, #12]
 
  /** UART initialisation  */

  /* Disable UART mode before configuring all USIC registers to avoid 
   * unintended edges */ 
  UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk))); 
 8019c2e:	68fb      	ldr	r3, [r7, #12]
 8019c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8019c32:	f023 0202 	bic.w	r2, r3, #2
 8019c36:	68fb      	ldr	r3, [r7, #12]
 8019c38:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable the USIC Channel */
  UartRegs->KSCFG |= ((((uint32_t)MASK_ONE  & USIC_CH_KSCFG_MODEN_Msk)) | \
 8019c3a:	68fb      	ldr	r3, [r7, #12]
 8019c3c:	68db      	ldr	r3, [r3, #12]
 8019c3e:	f043 0203 	orr.w	r2, r3, #3
 8019c42:	68fb      	ldr	r3, [r7, #12]
 8019c44:	60da      	str	r2, [r3, #12]
                         USIC_CH_KSCFG_BPMODEN_Msk)); 
   
  /* Configuration of USIC Channel Fractional Divider */

  /* Fractional divider mode selected */
  UartRegs->FDR |= (((uint32_t)SHIFT_TWO << USIC_CH_FDR_DM_Pos) \
 8019c46:	68fb      	ldr	r3, [r7, #12]
 8019c48:	691b      	ldr	r3, [r3, #16]
 8019c4a:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8019c4e:	68fb      	ldr	r3, [r7, #12]
 8019c50:	611a      	str	r2, [r3, #16]
                                                     & USIC_CH_FDR_DM_Msk);
  
  /* Step value */
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
 8019c52:	68fb      	ldr	r3, [r7, #12]
 8019c54:	691a      	ldr	r2, [r3, #16]
 8019c56:	687b      	ldr	r3, [r7, #4]
 8019c58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8019c5a:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8019c5e:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8019c62:	431a      	orrs	r2, r3
 8019c64:	68fb      	ldr	r3, [r7, #12]
 8019c66:	611a      	str	r2, [r3, #16]
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 8019c68:	68fb      	ldr	r3, [r7, #12]
 8019c6a:	695a      	ldr	r2, [r3, #20]
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
 8019c6c:	687b      	ldr	r3, [r7, #4]
 8019c6e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8019c72:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8019c76:	f403 7140 	and.w	r1, r3, #768	; 0x300
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
 8019c7a:	687b      	ldr	r3, [r7, #4]
 8019c7c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8019c7e:	ea4f 2383 	mov.w	r3, r3, lsl #10
 8019c82:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
 8019c86:	4319      	orrs	r1, r3
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_PDIV) << USIC_CH_BRG_PDIV_Pos) &  \
 8019c88:	687b      	ldr	r3, [r7, #4]
 8019c8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8019c8c:	ea4f 4003 	mov.w	r0, r3, lsl #16
 8019c90:	f04f 0300 	mov.w	r3, #0
 8019c94:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8019c98:	4003      	ands	r3, r0
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
 8019c9a:	430b      	orrs	r3, r1
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 8019c9c:	431a      	orrs	r2, r3
 8019c9e:	68fb      	ldr	r3, [r7, #12]
 8019ca0:	615a      	str	r2, [r3, #20]
  /* Configuration of USIC Shift Control */
  
  /* Transmit/Receive LSB first is selected  */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
 8019ca2:	68fb      	ldr	r3, [r7, #12]
 8019ca4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8019ca6:	f443 7281 	orr.w	r2, r3, #258	; 0x102
 8019caa:	68fb      	ldr	r3, [r7, #12]
 8019cac:	635a      	str	r2, [r3, #52]	; 0x34
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 8019cae:	68fb      	ldr	r3, [r7, #12]
 8019cb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8019cb2:	687b      	ldr	r3, [r7, #4]
 8019cb4:	8b9b      	ldrh	r3, [r3, #28]
 8019cb6:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8019cba:	f403 117c 	and.w	r1, r3, #4128768	; 0x3f0000
                      USIC_CH_SCTR_FLE_Msk ) | \
                     (((uint32_t)Handle->DataBits  << USIC_CH_SCTR_WLE_Pos) & \
 8019cbe:	687b      	ldr	r3, [r7, #4]
 8019cc0:	8b9b      	ldrh	r3, [r3, #28]
 8019cc2:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8019cc6:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
                      USIC_CH_SCTR_FLE_Msk ) | \
 8019cca:	430b      	orrs	r3, r1
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 8019ccc:	431a      	orrs	r2, r3
 8019cce:	68fb      	ldr	r3, [r7, #12]
 8019cd0:	635a      	str	r2, [r3, #52]	; 0x34
       
  /* Configuration of USIC Transmit Control/Status Register */ 
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
	
  UartRegs->TCSR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_TCSR_TDEN_Pos) & \
 8019cd2:	68fb      	ldr	r3, [r7, #12]
 8019cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8019cd6:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 8019cda:	68fb      	ldr	r3, [r7, #12]
 8019cdc:	639a      	str	r2, [r3, #56]	; 0x38
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 8019cde:	68fb      	ldr	r3, [r7, #12]
 8019ce0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 8019ce2:	687b      	ldr	r3, [r7, #4]
 8019ce4:	7d5b      	ldrb	r3, [r3, #21]
 8019ce6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8019cea:	f003 0102 	and.w	r1, r3, #2
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
 8019cee:	687b      	ldr	r3, [r7, #4]
 8019cf0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8019cf2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8019cf6:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
 8019cfa:	430b      	orrs	r3, r1
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 8019cfc:	4313      	orrs	r3, r2
 8019cfe:	f043 0201 	orr.w	r2, r3, #1
 8019d02:	68fb      	ldr	r3, [r7, #12]
 8019d04:	63da      	str	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
    USIC_CH_PCR_ASCMode_SP_Msk));
      
  if(Handle->RecvNoiseEn)
 8019d06:	687b      	ldr	r3, [r7, #4]
 8019d08:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8019d0c:	2b00      	cmp	r3, #0
 8019d0e:	d005      	beq.n	8019d1c <UART001_lInit+0xfc>
  {
   	/* Enable Receiver Noise Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR5_Pos) & \
 8019d10:	68fb      	ldr	r3, [r7, #12]
 8019d12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8019d14:	f043 0220 	orr.w	r2, r3, #32
 8019d18:	68fb      	ldr	r3, [r7, #12]
 8019d1a:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	  USIC_CH_PCR_CTR5_Msk); 
  }
  
  if(Handle->FormatErrEn)
 8019d1c:	687b      	ldr	r3, [r7, #4]
 8019d1e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8019d22:	2b00      	cmp	r3, #0
 8019d24:	d005      	beq.n	8019d32 <UART001_lInit+0x112>
  {
   	/* Enable Format Error Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR6_Pos) & \
 8019d26:	68fb      	ldr	r3, [r7, #12]
 8019d28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8019d2a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8019d2e:	68fb      	ldr	r3, [r7, #12]
 8019d30:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	                             USIC_CH_PCR_CTR6_Msk); 
  }
  
  if(Handle->FrameFinEn)
 8019d32:	687b      	ldr	r3, [r7, #4]
 8019d34:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8019d38:	2b00      	cmp	r3, #0
 8019d3a:	d005      	beq.n	8019d48 <UART001_lInit+0x128>
  {
   	/* Enable Frame Finished Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR7_Pos) & \
 8019d3c:	68fb      	ldr	r3, [r7, #12]
 8019d3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8019d40:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8019d44:	68fb      	ldr	r3, [r7, #12]
 8019d46:	63da      	str	r2, [r3, #60]	; 0x3c
		  	                                   	  	 USIC_CH_PCR_CTR7_Msk); 
  } 
  
  if (Handle->TxFifoEn)
 8019d48:	687b      	ldr	r3, [r7, #4]
 8019d4a:	7f9b      	ldrb	r3, [r3, #30]
 8019d4c:	2b00      	cmp	r3, #0
 8019d4e:	d00e      	beq.n	8019d6e <UART001_lInit+0x14e>
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 8019d50:	68fb      	ldr	r3, [r7, #12]
 8019d52:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8019d56:	687b      	ldr	r3, [r7, #4]
 8019d58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8019d5c:	ea4f 2303 	mov.w	r3, r3, lsl #8
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
 8019d60:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  } 
  
  if (Handle->TxFifoEn)
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 8019d64:	431a      	orrs	r2, r3
 8019d66:	68fb      	ldr	r3, [r7, #12]
 8019d68:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 8019d6c:	e005      	b.n	8019d7a <UART001_lInit+0x15a>
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
  }
  else
  {
	  /* TBIF is set to simplify polling*/
	  UartRegs->PSR_ASCMode |= (((uint32_t)SHIFT_ONE  << USIC_CH_PSR_TBIF_Pos) & \
 8019d6e:	68fb      	ldr	r3, [r7, #12]
 8019d70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8019d72:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8019d76:	68fb      	ldr	r3, [r7, #12]
 8019d78:	649a      	str	r2, [r3, #72]	; 0x48
	 		  (uint32_t)USIC_CH_PSR_TBIF_Msk);
  }
  
  if (Handle->RxFifoEn)
 8019d7a:	687b      	ldr	r3, [r7, #4]
 8019d7c:	7fdb      	ldrb	r3, [r3, #31]
 8019d7e:	2b00      	cmp	r3, #0
 8019d80:	d00f      	beq.n	8019da2 <UART001_lInit+0x182>
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 8019d82:	68fb      	ldr	r3, [r7, #12]
 8019d84:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 8019d88:	687b      	ldr	r3, [r7, #4]
 8019d8a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8019d8e:	ea4f 2303 	mov.w	r3, r3, lsl #8
						   USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk) | \
 8019d92:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  }
  
  if (Handle->RxFifoEn)
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 8019d96:	4313      	orrs	r3, r2
 8019d98:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8019d9c:	68fb      	ldr	r3, [r7, #12]
 8019d9e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8019da2:	68fb      	ldr	r3, [r7, #12]
 8019da4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
 8019da6:	687b      	ldr	r3, [r7, #4]
 8019da8:	7d9b      	ldrb	r3, [r3, #22]
 8019daa:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8019dae:	f403 7340 	and.w	r3, r3, #768	; 0x300
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8019db2:	4313      	orrs	r3, r2
 8019db4:	f043 0202 	orr.w	r2, r3, #2
 8019db8:	68fb      	ldr	r3, [r7, #12]
 8019dba:	641a      	str	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
                     USIC_CH_CCR_PM_Msk));

}
 8019dbc:	f107 0714 	add.w	r7, r7, #20
 8019dc0:	46bd      	mov	sp, r7
 8019dc2:	bc80      	pop	{r7}
 8019dc4:	4770      	bx	lr
 8019dc6:	bf00      	nop

08019dc8 <UART001_lConfigTXPin>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
 8019dc8:	b480      	push	{r7}
 8019dca:	b085      	sub	sp, #20
 8019dcc:	af00      	add	r7, sp, #0
 8019dce:	6078      	str	r0, [r7, #4]
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 8019dd0:	687b      	ldr	r3, [r7, #4]
 8019dd2:	685b      	ldr	r3, [r3, #4]
 8019dd4:	687a      	ldr	r2, [r7, #4]
 8019dd6:	6852      	ldr	r2, [r2, #4]
 8019dd8:	6851      	ldr	r1, [r2, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
 8019dda:	687a      	ldr	r2, [r7, #4]
 8019ddc:	7a12      	ldrb	r2, [r2, #8]
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 8019dde:	f04f 0001 	mov.w	r0, #1
 8019de2:	fa00 f202 	lsl.w	r2, r0, r2
 8019de6:	430a      	orrs	r2, r1
 8019de8:	605a      	str	r2, [r3, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
     
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;
 8019dea:	687b      	ldr	r3, [r7, #4]
 8019dec:	7a1b      	ldrb	r3, [r3, #8]
 8019dee:	60fb      	str	r3, [r7, #12]

    if (FIRST_NIBBLE > TempPortPin)
 8019df0:	68fb      	ldr	r3, [r7, #12]
 8019df2:	2b03      	cmp	r3, #3
 8019df4:	d810      	bhi.n	8019e18 <UART001_lConfigTXPin+0x50>
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 8019df6:	687b      	ldr	r3, [r7, #4]
 8019df8:	685b      	ldr	r3, [r3, #4]
 8019dfa:	687a      	ldr	r2, [r7, #4]
 8019dfc:	6852      	ldr	r2, [r2, #4]
 8019dfe:	6911      	ldr	r1, [r2, #16]
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8019e00:	68fa      	ldr	r2, [r7, #12]
 8019e02:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8019e06:	f102 0203 	add.w	r2, r2, #3
 8019e0a:	f04f 0018 	mov.w	r0, #24
 8019e0e:	fa00 f202 	lsl.w	r2, r0, r2
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 8019e12:	430a      	orrs	r2, r1
 8019e14:	611a      	str	r2, [r3, #16]
 8019e16:	e04f      	b.n	8019eb8 <UART001_lConfigTXPin+0xf0>
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
 8019e18:	68fb      	ldr	r3, [r7, #12]
 8019e1a:	2b03      	cmp	r3, #3
 8019e1c:	d917      	bls.n	8019e4e <UART001_lConfigTXPin+0x86>
 8019e1e:	68fb      	ldr	r3, [r7, #12]
 8019e20:	2b07      	cmp	r3, #7
 8019e22:	d814      	bhi.n	8019e4e <UART001_lConfigTXPin+0x86>
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
 8019e24:	68fb      	ldr	r3, [r7, #12]
 8019e26:	f1a3 0304 	sub.w	r3, r3, #4
 8019e2a:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 8019e2c:	687b      	ldr	r3, [r7, #4]
 8019e2e:	685b      	ldr	r3, [r3, #4]
 8019e30:	687a      	ldr	r2, [r7, #4]
 8019e32:	6852      	ldr	r2, [r2, #4]
 8019e34:	6951      	ldr	r1, [r2, #20]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8019e36:	68fa      	ldr	r2, [r7, #12]
 8019e38:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8019e3c:	f102 0203 	add.w	r2, r2, #3
 8019e40:	f04f 0018 	mov.w	r0, #24
 8019e44:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 8019e48:	430a      	orrs	r2, r1
 8019e4a:	615a      	str	r2, [r3, #20]
 8019e4c:	e034      	b.n	8019eb8 <UART001_lConfigTXPin+0xf0>
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
 8019e4e:	68fb      	ldr	r3, [r7, #12]
 8019e50:	2b07      	cmp	r3, #7
 8019e52:	d917      	bls.n	8019e84 <UART001_lConfigTXPin+0xbc>
 8019e54:	68fb      	ldr	r3, [r7, #12]
 8019e56:	2b0b      	cmp	r3, #11
 8019e58:	d814      	bhi.n	8019e84 <UART001_lConfigTXPin+0xbc>
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 8019e5a:	68fb      	ldr	r3, [r7, #12]
 8019e5c:	f1a3 0308 	sub.w	r3, r3, #8
 8019e60:	60fb      	str	r3, [r7, #12]
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 8019e62:	687b      	ldr	r3, [r7, #4]
 8019e64:	685b      	ldr	r3, [r3, #4]
 8019e66:	687a      	ldr	r2, [r7, #4]
 8019e68:	6852      	ldr	r2, [r2, #4]
 8019e6a:	6991      	ldr	r1, [r2, #24]
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8019e6c:	68fa      	ldr	r2, [r7, #12]
 8019e6e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8019e72:	f102 0203 	add.w	r2, r2, #3
 8019e76:	f04f 0018 	mov.w	r0, #24
 8019e7a:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 8019e7e:	430a      	orrs	r2, r1
 8019e80:	619a      	str	r2, [r3, #24]
 8019e82:	e019      	b.n	8019eb8 <UART001_lConfigTXPin+0xf0>
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
 8019e84:	68fb      	ldr	r3, [r7, #12]
 8019e86:	2b0b      	cmp	r3, #11
 8019e88:	d916      	bls.n	8019eb8 <UART001_lConfigTXPin+0xf0>
 8019e8a:	68fb      	ldr	r3, [r7, #12]
 8019e8c:	2b0f      	cmp	r3, #15
 8019e8e:	d813      	bhi.n	8019eb8 <UART001_lConfigTXPin+0xf0>
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
 8019e90:	68fb      	ldr	r3, [r7, #12]
 8019e92:	f1a3 030c 	sub.w	r3, r3, #12
 8019e96:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 8019e98:	687b      	ldr	r3, [r7, #4]
 8019e9a:	685b      	ldr	r3, [r3, #4]
 8019e9c:	687a      	ldr	r2, [r7, #4]
 8019e9e:	6852      	ldr	r2, [r2, #4]
 8019ea0:	69d1      	ldr	r1, [r2, #28]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8019ea2:	68fa      	ldr	r2, [r7, #12]
 8019ea4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8019ea8:	f102 0203 	add.w	r2, r2, #3
 8019eac:	f04f 0018 	mov.w	r0, #24
 8019eb0:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 8019eb4:	430a      	orrs	r2, r1
 8019eb6:	61da      	str	r2, [r3, #28]
							(TempPortPin * 8U)));
    }
	else
	{}

}
 8019eb8:	f107 0714 	add.w	r7, r7, #20
 8019ebc:	46bd      	mov	sp, r7
 8019ebe:	bc80      	pop	{r7}
 8019ec0:	4770      	bx	lr
 8019ec2:	bf00      	nop

08019ec4 <UART001_labsRealType>:
 * 				 -ve float value if Number is >= 0.0 <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
float UART001_labsRealType(float Number)
{
 8019ec4:	b480      	push	{r7}
 8019ec6:	b085      	sub	sp, #20
 8019ec8:	af00      	add	r7, sp, #0
 8019eca:	6078      	str	r0, [r7, #4]
   float return_value;
	if (Number < 0.0F){
 8019ecc:	edd7 7a01 	vldr	s15, [r7, #4]
 8019ed0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8019ed4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019ed8:	d506      	bpl.n	8019ee8 <UART001_labsRealType+0x24>
		return_value = -Number;
 8019eda:	edd7 7a01 	vldr	s15, [r7, #4]
 8019ede:	eef1 7a67 	vneg.f32	s15, s15
 8019ee2:	edc7 7a03 	vstr	s15, [r7, #12]
 8019ee6:	e001      	b.n	8019eec <UART001_labsRealType+0x28>
	}
	else{
		return_value = Number;
 8019ee8:	687b      	ldr	r3, [r7, #4]
 8019eea:	60fb      	str	r3, [r7, #12]
	}
	return return_value;
 8019eec:	68fb      	ldr	r3, [r7, #12]
}
 8019eee:	4618      	mov	r0, r3
 8019ef0:	f107 0714 	add.w	r7, r7, #20
 8019ef4:	46bd      	mov	sp, r7
 8019ef6:	bc80      	pop	{r7}
 8019ef8:	4770      	bx	lr
 8019efa:	bf00      	nop

08019efc <UART001_lConfigureBaudRate>:
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
void UART001_lConfigureBaudRate\
                              (uint32_t BaudRate,uint32_t* Pdiv,uint32_t* Step)
{
 8019efc:	b580      	push	{r7, lr}
 8019efe:	ed2d 8b02 	vpush	{d8}
 8019f02:	b0ae      	sub	sp, #184	; 0xb8
 8019f04:	af00      	add	r7, sp, #0
 8019f06:	60f8      	str	r0, [r7, #12]
 8019f08:	60b9      	str	r1, [r7, #8]
 8019f0a:	607a      	str	r2, [r7, #4]
	uint32_t fdr_step = 0x00U;
 8019f0c:	f04f 0300 	mov.w	r3, #0
 8019f10:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	uint32_t brg_pdiv = 0x00U;
 8019f14:	f04f 0300 	mov.w	r3, #0
 8019f18:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	uint32_t divisor_in = BaudRate ;
 8019f1c:	68fb      	ldr	r3, [r7, #12]
 8019f1e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	/* fPB / 1024 * (Brg_dctq + 1) */
	uint32_t dividend_in = 0U;
 8019f22:	f04f 0300 	mov.w	r3, #0
 8019f26:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	uint32_t divisor_array[4];
	uint32_t dividend_array[4];
	uint32_t div_array[4];
	uint32_t max, frac,divisor1,divisor2,dividend1,dividend2;
	uint32_t array_count,array_count_1,array_count_2;
	uint32_t do_while_break = 0U;
 8019f2a:	f04f 0300 	mov.w	r3, #0
 8019f2e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	uint32_t temp = 0U;
 8019f32:	f04f 0300 	mov.w	r3, #0
 8019f36:	67fb      	str	r3, [r7, #124]	; 0x7c
	float div_factor;
	uint32_t loop_cnt;
	bool swapped;
	dividend_in = (uint32_t)((uint32_t)(UART001_CLOCK * 1000000)/ \
 8019f38:	f642 53c6 	movw	r3, #11718	; 0x2dc6
 8019f3c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
                    	(UART001_MAX_VALUE * UART001_DCTQ_VALUE)); 
	/* swap if divisor_in/dividend_in > max_divisor/max_dividend */
	div_factor = (float) divisor_in/(float) dividend_in;
 8019f40:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8019f44:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8019f48:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8019f4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8019f50:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8019f54:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	if ( div_factor > 1.0F)
 8019f58:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8019f5c:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8019f60:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8019f64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019f68:	dd12      	ble.n	8019f90 <UART001_lConfigureBaudRate+0x94>
	{
		max = UART001_MAX_VALUE;
 8019f6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019f6e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		swapped = 1U;
 8019f72:	f04f 0301 	mov.w	r3, #1
 8019f76:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		temp = divisor_in;
 8019f7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8019f7e:	67fb      	str	r3, [r7, #124]	; 0x7c
		divisor_in = dividend_in;
 8019f80:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8019f84:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		dividend_in = temp;
 8019f88:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8019f8a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8019f8e:	e007      	b.n	8019fa0 <UART001_lConfigureBaudRate+0xa4>
	}
	else
	{
		swapped = 0U;
 8019f90:	f04f 0300 	mov.w	r3, #0
 8019f94:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		max = UART001_MAX_VALUE;
 8019f98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019f9c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	}
	/*Init parameters*/
	loop_cnt = 0U;
 8019fa0:	f04f 0300 	mov.w	r3, #0
 8019fa4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	array_count = 0U;
 8019fa8:	f04f 0300 	mov.w	r3, #0
 8019fac:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	array_count_1 = 0U;
 8019fb0:	f04f 0300 	mov.w	r3, #0
 8019fb4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	divisor[0] = divisor_in;
 8019fb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8019fbc:	663b      	str	r3, [r7, #96]	; 0x60
	remainder[0] = dividend_in;
 8019fbe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8019fc2:	643b      	str	r3, [r7, #64]	; 0x40
	divisor_array[0] = 1U;
 8019fc4:	f04f 0301 	mov.w	r3, #1
 8019fc8:	633b      	str	r3, [r7, #48]	; 0x30
	dividend_array[0] = 0U;
 8019fca:	f04f 0300 	mov.w	r3, #0
 8019fce:	623b      	str	r3, [r7, #32]
	do {
			++loop_cnt;
 8019fd0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8019fd4:	f103 0301 	add.w	r3, r3, #1
 8019fd8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			array_count_2 = array_count_1; /* on first loop is not used */
 8019fdc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8019fe0:	677b      	str	r3, [r7, #116]	; 0x74
			array_count_1 = array_count;
 8019fe2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8019fe6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			array_count = loop_cnt % 4U;
 8019fea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8019fee:	f003 0303 	and.w	r3, r3, #3
 8019ff2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			dividend[array_count] = divisor[array_count_1];
 8019ff6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8019ffa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8019ffe:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 801a002:	18cb      	adds	r3, r1, r3
 801a004:	f853 2c58 	ldr.w	r2, [r3, #-88]
 801a008:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a00c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a010:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 801a014:	18cb      	adds	r3, r1, r3
 801a016:	f843 2c68 	str.w	r2, [r3, #-104]
			
			divisor[array_count] = remainder[array_count_1];
 801a01a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801a01e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a022:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 801a026:	18d3      	adds	r3, r2, r3
 801a028:	f853 2c78 	ldr.w	r2, [r3, #-120]
 801a02c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a030:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a034:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 801a038:	18cb      	adds	r3, r1, r3
 801a03a:	f843 2c58 	str.w	r2, [r3, #-88]
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
 801a03e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a042:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a046:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 801a04a:	18d3      	adds	r3, r2, r3
 801a04c:	f853 2c68 	ldr.w	r2, [r3, #-104]
 801a050:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a054:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a058:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 801a05c:	18cb      	adds	r3, r1, r3
 801a05e:	f853 3c58 	ldr.w	r3, [r3, #-88]
 801a062:	fbb2 f2f3 	udiv	r2, r2, r3
			array_count = loop_cnt % 4U;
			dividend[array_count] = divisor[array_count_1];
			
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
 801a066:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a06a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a06e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 801a072:	18cb      	adds	r3, r1, r3
 801a074:	f843 2ca8 	str.w	r2, [r3, #-168]
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
			                       dividend[array_count] % divisor[array_count];
 801a078:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a07c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a080:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 801a084:	18d3      	adds	r3, r2, r3
 801a086:	f853 2c68 	ldr.w	r2, [r3, #-104]
 801a08a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a08e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a092:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 801a096:	18cb      	adds	r3, r1, r3
 801a098:	f853 3c58 	ldr.w	r3, [r3, #-88]
 801a09c:	fbb2 f1f3 	udiv	r1, r2, r3
 801a0a0:	fb03 f301 	mul.w	r3, r3, r1
 801a0a4:	1ad2      	subs	r2, r2, r3
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
 801a0a6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a0aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a0ae:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 801a0b2:	18cb      	adds	r3, r1, r3
 801a0b4:	f843 2c78 	str.w	r2, [r3, #-120]
			                       dividend[array_count] % divisor[array_count];
			
			/* This executed only on first loop */
			if (loop_cnt == 1U)
 801a0b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801a0bc:	2b01      	cmp	r3, #1
 801a0be:	d105      	bne.n	801a0cc <UART001_lConfigureBaudRate+0x1d0>
			{ 
				divisor_array[1] = div_array[1];
 801a0c0:	697b      	ldr	r3, [r7, #20]
 801a0c2:	637b      	str	r3, [r7, #52]	; 0x34
				dividend_array[1] = 1U;
 801a0c4:	f04f 0301 	mov.w	r3, #1
 801a0c8:	627b      	str	r3, [r7, #36]	; 0x24
 801a0ca:	e04b      	b.n	801a164 <UART001_lConfigureBaudRate+0x268>
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 801a0cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a0d0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a0d4:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 801a0d8:	18d3      	adds	r3, r2, r3
 801a0da:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 801a0de:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801a0e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a0e6:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 801a0ea:	18cb      	adds	r3, r1, r3
 801a0ec:	f853 3c88 	ldr.w	r3, [r3, #-136]
 801a0f0:	fb03 f202 	mul.w	r2, r3, r2
				       divisor_array[array_count_2];
 801a0f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801a0f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a0fa:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 801a0fe:	18cb      	adds	r3, r1, r3
 801a100:	f853 3c88 	ldr.w	r3, [r3, #-136]
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 801a104:	18d2      	adds	r2, r2, r3
				divisor_array[1] = div_array[1];
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
 801a106:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a10a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a10e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 801a112:	18cb      	adds	r3, r1, r3
 801a114:	f843 2c88 	str.w	r2, [r3, #-136]
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 801a118:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a11c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a120:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 801a124:	18d3      	adds	r3, r2, r3
 801a126:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 801a12a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801a12e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a132:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 801a136:	18cb      	adds	r3, r1, r3
 801a138:	f853 3c98 	ldr.w	r3, [r3, #-152]
 801a13c:	fb03 f202 	mul.w	r2, r3, r2
				       dividend_array[array_count_2];
 801a140:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801a142:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a146:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 801a14a:	18cb      	adds	r3, r1, r3
 801a14c:	f853 3c98 	ldr.w	r3, [r3, #-152]
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 801a150:	18d2      	adds	r2, r2, r3
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
 801a152:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a156:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a15a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 801a15e:	18cb      	adds	r3, r1, r3
 801a160:	f843 2c98 	str.w	r2, [r3, #-152]
				      (div_array[array_count] * dividend_array[array_count_1]) + \
				       dividend_array[array_count_2];
			}
			if (dividend_array[array_count] > max) 
 801a164:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a168:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a16c:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 801a170:	18d3      	adds	r3, r2, r3
 801a172:	f853 2c98 	ldr.w	r2, [r3, #-152]
 801a176:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801a17a:	429a      	cmp	r2, r3
 801a17c:	f240 80df 	bls.w	801a33e <UART001_lConfigureBaudRate+0x442>
			{
				divisor1 = divisor_array[array_count_1];
 801a180:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801a184:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a188:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 801a18c:	18cb      	adds	r3, r1, r3
 801a18e:	f853 3c88 	ldr.w	r3, [r3, #-136]
 801a192:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
				dividend1 = dividend_array[array_count_1];
 801a196:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801a19a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a19e:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 801a1a2:	18d3      	adds	r3, r2, r3
 801a1a4:	f853 3c98 	ldr.w	r3, [r3, #-152]
 801a1a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				frac = (max - dividend_array[array_count_2]) / \
 801a1ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801a1ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a1b2:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 801a1b6:	18cb      	adds	r3, r1, r3
 801a1b8:	f853 3c98 	ldr.w	r3, [r3, #-152]
 801a1bc:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 801a1c0:	1ad2      	subs	r2, r2, r3
				                               dividend_array[array_count_1];
 801a1c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801a1c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a1ca:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 801a1ce:	18cb      	adds	r3, r1, r3
 801a1d0:	f853 3c98 	ldr.w	r3, [r3, #-152]
			}
			if (dividend_array[array_count] > max) 
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
 801a1d4:	fbb2 f3f3 	udiv	r3, r2, r3
 801a1d8:	673b      	str	r3, [r7, #112]	; 0x70
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 801a1da:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a1de:	f103 33ff 	add.w	r3, r3, #4294967295
 801a1e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a1e6:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 801a1ea:	18d3      	adds	r3, r2, r3
 801a1ec:	f853 3c88 	ldr.w	r3, [r3, #-136]
 801a1f0:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 801a1f2:	fb02 f203 	mul.w	r2, r2, r3
				                                divisor_array[array_count-2U];
 801a1f6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a1fa:	f1a3 0302 	sub.w	r3, r3, #2
 801a1fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a202:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 801a206:	18cb      	adds	r3, r1, r3
 801a208:	f853 3c88 	ldr.w	r3, [r3, #-136]
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 801a20c:	18d3      	adds	r3, r2, r3
 801a20e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 801a212:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a216:	f103 33ff 	add.w	r3, r3, #4294967295
 801a21a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a21e:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 801a222:	18d3      	adds	r3, r2, r3
 801a224:	f853 3c98 	ldr.w	r3, [r3, #-152]
 801a228:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 801a22a:	fb02 f203 	mul.w	r2, r2, r3
				                               dividend_array[array_count_2];
 801a22e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801a230:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a234:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 801a238:	18cb      	adds	r3, r1, r3
 801a23a:	f853 3c98 	ldr.w	r3, [r3, #-152]
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 801a23e:	18d3      	adds	r3, r2, r3
 801a240:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				                               dividend_array[array_count_2];
				/* Swap if required */
				if (swapped) {
 801a244:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801a248:	2b00      	cmp	r3, #0
 801a24a:	d013      	beq.n	801a274 <UART001_lConfigureBaudRate+0x378>
						/* Swap divisor1 and dividend1 */
						temp = divisor1;
 801a24c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801a250:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor1 = dividend1;
 801a252:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801a256:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						dividend1 = temp;
 801a25a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801a25c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						/* Swap divisor2 and dividend2 */
						temp = divisor2;
 801a260:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 801a264:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor2 = dividend2;
 801a266:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801a26a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						dividend2 = temp;
 801a26e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801a270:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
					}
				/* Remove if one of has divisor 0 */
				if ((dividend1 == 0U) || (divisor1 == 0U)) {
 801a274:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801a278:	2b00      	cmp	r3, #0
 801a27a:	d003      	beq.n	801a284 <UART001_lConfigureBaudRate+0x388>
 801a27c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801a280:	2b00      	cmp	r3, #0
 801a282:	d108      	bne.n	801a296 <UART001_lConfigureBaudRate+0x39a>
					fdr_step = divisor2;
 801a284:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 801a288:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend2;
 801a28c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801a290:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 801a294:	e04e      	b.n	801a334 <UART001_lConfigureBaudRate+0x438>
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
 801a296:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801a29a:	2b00      	cmp	r3, #0
 801a29c:	d003      	beq.n	801a2a6 <UART001_lConfigureBaudRate+0x3aa>
 801a29e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 801a2a2:	2b00      	cmp	r3, #0
 801a2a4:	d108      	bne.n	801a2b8 <UART001_lConfigureBaudRate+0x3bc>
					fdr_step = divisor1;
 801a2a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801a2aa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend1;
 801a2ae:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801a2b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 801a2b6:	e03d      	b.n	801a334 <UART001_lConfigureBaudRate+0x438>
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
 801a2b8:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 801a2bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801a2c0:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 801a2c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801a2c8:	eec7 7a27 	vdiv.f32	s15, s14, s15
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 801a2cc:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 801a2d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 801a2d4:	ee17 0a90 	vmov	r0, s15
 801a2d8:	f7ff fdf4 	bl	8019ec4 <UART001_labsRealType>
 801a2dc:	ee08 0a10 	vmov	s16, r0
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
 801a2e0:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 801a2e4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801a2e8:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 801a2ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801a2f0:	eec7 7a27 	vdiv.f32	s15, s14, s15
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
 801a2f4:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 801a2f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 801a2fc:	ee17 0a90 	vmov	r0, s15
 801a300:	f7ff fde0 	bl	8019ec4 <UART001_labsRealType>
 801a304:	ee07 0a90 	vmov	s15, r0
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 801a308:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801a30c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a310:	dd08      	ble.n	801a324 <UART001_lConfigureBaudRate+0x428>
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
					{
						fdr_step = divisor2;
 801a312:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 801a316:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend2;
 801a31a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801a31e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 801a322:	e007      	b.n	801a334 <UART001_lConfigureBaudRate+0x438>
					}else {
						fdr_step = divisor1;
 801a324:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801a328:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend1;
 801a32c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801a330:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
					}
				}
				do_while_break = 0x05U;
 801a334:	f04f 0305 	mov.w	r3, #5
 801a338:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 801a33c:	e032      	b.n	801a3a4 <UART001_lConfigureBaudRate+0x4a8>
			}
			else if (remainder[array_count]== 0U) 
 801a33e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a342:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a346:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 801a34a:	18d3      	adds	r3, r2, r3
 801a34c:	f853 3c78 	ldr.w	r3, [r3, #-120]
 801a350:	2b00      	cmp	r3, #0
 801a352:	d127      	bne.n	801a3a4 <UART001_lConfigureBaudRate+0x4a8>
			{
				fdr_step = divisor_array[array_count];
 801a354:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a358:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a35c:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 801a360:	18cb      	adds	r3, r1, r3
 801a362:	f853 3c88 	ldr.w	r3, [r3, #-136]
 801a366:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
				brg_pdiv = dividend_array[array_count];
 801a36a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801a36e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801a372:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 801a376:	18d3      	adds	r3, r2, r3
 801a378:	f853 3c98 	ldr.w	r3, [r3, #-152]
 801a37c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				if (swapped)
 801a380:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801a384:	2b00      	cmp	r3, #0
 801a386:	d009      	beq.n	801a39c <UART001_lConfigureBaudRate+0x4a0>
				{
					/* Swap fdr_step and brg_pdiv */
					temp = fdr_step;
 801a388:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 801a38c:	67fb      	str	r3, [r7, #124]	; 0x7c
					fdr_step = brg_pdiv;
 801a38e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 801a392:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = temp;
 801a396:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801a398:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				}
				do_while_break = 0x05U;
 801a39c:	f04f 0305 	mov.w	r3, #5
 801a3a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			}
			else {
			  /* Do Nothing */
			}
		} while (do_while_break != 0x05U);
 801a3a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 801a3a8:	2b05      	cmp	r3, #5
 801a3aa:	f47f ae11 	bne.w	8019fd0 <UART001_lConfigureBaudRate+0xd4>

	if(fdr_step >= UART001_MAX_VALUE)
 801a3ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 801a3b2:	f240 33ff 	movw	r3, #1023	; 0x3ff
 801a3b6:	429a      	cmp	r2, r3
 801a3b8:	d903      	bls.n	801a3c2 <UART001_lConfigureBaudRate+0x4c6>
	{
	   fdr_step = 1023U;
 801a3ba:	f240 33ff 	movw	r3, #1023	; 0x3ff
 801a3be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	}

	*Step = fdr_step;
 801a3c2:	687b      	ldr	r3, [r7, #4]
 801a3c4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 801a3c8:	601a      	str	r2, [r3, #0]

	*Pdiv = brg_pdiv - 1U;
 801a3ca:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 801a3ce:	f103 32ff 	add.w	r2, r3, #4294967295
 801a3d2:	68bb      	ldr	r3, [r7, #8]
 801a3d4:	601a      	str	r2, [r3, #0]
}
 801a3d6:	f107 07b8 	add.w	r7, r7, #184	; 0xb8
 801a3da:	46bd      	mov	sp, r7
 801a3dc:	ecbd 8b02 	vpop	{d8}
 801a3e0:	bd80      	pop	{r7, pc}
 801a3e2:	bf00      	nop

0801a3e4 <UART001_Init>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
void UART001_Init(void)
{
 801a3e4:	b580      	push	{r7, lr}
 801a3e6:	b082      	sub	sp, #8
 801a3e8:	af00      	add	r7, sp, #0
   #if ((__TARGET_DEVICE__ == XMC45) || \
	    (__TARGET_DEVICE__ == XMC44) || \
	    (__TARGET_DEVICE__ == XMC42))
	  /* Reset the Peripheral*/
   #if defined(UART001_PER0_USIC0_ENABLED)
	  RESET001_DeassertReset(PER0_USIC0);
 801a3ea:	f44f 6000 	mov.w	r0, #2048	; 0x800
 801a3ee:	f001 fdb7 	bl	801bf60 <RESET001_DeassertReset>
   #endif
   #if defined(UART001_PER1_USIC1_ENABLED)
	  RESET001_DeassertReset(PER1_USIC1); 
 801a3f2:	f04f 0080 	mov.w	r0, #128	; 0x80
 801a3f6:	f2c1 0000 	movt	r0, #4096	; 0x1000
 801a3fa:	f001 fdb1 	bl	801bf60 <RESET001_DeassertReset>
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 801a3fe:	f04f 0300 	mov.w	r3, #0
 801a402:	607b      	str	r3, [r7, #4]
 801a404:	e021      	b.n	801a44a <UART001_Init+0x66>
	                           LoopIndex++)
   {
	  if (UART001_HandleArray[LoopIndex]->Mode == UART_HALFDUPLEX)
 801a406:	f240 1378 	movw	r3, #376	; 0x178
 801a40a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a40e:	687a      	ldr	r2, [r7, #4]
 801a410:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801a414:	7d1b      	ldrb	r3, [r3, #20]
 801a416:	2b01      	cmp	r3, #1
 801a418:	d109      	bne.n	801a42e <UART001_Init+0x4a>
	  {
	   /*Configure TX Pin in Open-drain mode to allow the Wired-AND connection*/
		UART001_lConfigTXPin(UART001_HandleArray[LoopIndex]);
 801a41a:	f240 1378 	movw	r3, #376	; 0x178
 801a41e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a422:	687a      	ldr	r2, [r7, #4]
 801a424:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801a428:	4618      	mov	r0, r3
 801a42a:	f7ff fccd 	bl	8019dc8 <UART001_lConfigTXPin>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
 801a42e:	f240 1378 	movw	r3, #376	; 0x178
 801a432:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801a436:	687a      	ldr	r2, [r7, #4]
 801a438:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801a43c:	4618      	mov	r0, r3
 801a43e:	f7ff fbef 	bl	8019c20 <UART001_lInit>
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
	                           LoopIndex++)
 801a442:	687b      	ldr	r3, [r7, #4]
 801a444:	f103 0301 	add.w	r3, r3, #1
 801a448:	607b      	str	r3, [r7, #4]
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 801a44a:	687b      	ldr	r3, [r7, #4]
 801a44c:	2b02      	cmp	r3, #2
 801a44e:	d9da      	bls.n	801a406 <UART001_Init+0x22>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
   }
   
}
 801a450:	f107 0708 	add.w	r7, r7, #8
 801a454:	46bd      	mov	sp, r7
 801a456:	bd80      	pop	{r7, pc}

0801a458 <UART001_DeInit>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
 void  UART001_DeInit (const UART001_HandleType* Handle)
{
 801a458:	b480      	push	{r7}
 801a45a:	b083      	sub	sp, #12
 801a45c:	af00      	add	r7, sp, #0
 801a45e:	6078      	str	r0, [r7, #4]
  /* <<<DD_UART001_API_2>>> */
  /* Place holder function */      
}
 801a460:	f107 070c 	add.w	r7, r7, #12
 801a464:	46bd      	mov	sp, r7
 801a466:	bc80      	pop	{r7}
 801a468:	4770      	bx	lr
 801a46a:	bf00      	nop

0801a46c <UART001_Configure>:
  const UART001_HandleType* Handle,
  uint32_t BaudRate,
  UART_ParityType Parity,
  UART_StopBitType Stopbit
)
{
 801a46c:	b580      	push	{r7, lr}
 801a46e:	b08a      	sub	sp, #40	; 0x28
 801a470:	af00      	add	r7, sp, #0
 801a472:	60f8      	str	r0, [r7, #12]
 801a474:	60b9      	str	r1, [r7, #8]
 801a476:	71fa      	strb	r2, [r7, #7]
 801a478:	71bb      	strb	r3, [r7, #6]
   uint32_t Brg_Pdiv = 0x00U;
 801a47a:	f04f 0300 	mov.w	r3, #0
 801a47e:	617b      	str	r3, [r7, #20]
   uint32_t Fdr_Step = 0x00U;
 801a480:	f04f 0300 	mov.w	r3, #0
 801a484:	613b      	str	r3, [r7, #16]
   uint32_t TXIDLE_status;
   uint32_t RXIDLE_status;
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 801a486:	68fb      	ldr	r3, [r7, #12]
 801a488:	681b      	ldr	r3, [r3, #0]
 801a48a:	623b      	str	r3, [r7, #32]
   status_t Status = (status_t)UART001_ERROR;
 801a48c:	f04f 0305 	mov.w	r3, #5
 801a490:	627b      	str	r3, [r7, #36]	; 0x24
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
 801a492:	6a3b      	ldr	r3, [r7, #32]
 801a494:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
   status_t Status = (status_t)UART001_ERROR;
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
 801a496:	f003 0301 	and.w	r3, r3, #1
 801a49a:	61fb      	str	r3, [r7, #28]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
 801a49c:	6a3b      	ldr	r3, [r7, #32]
 801a49e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801a4a0:	f003 0302 	and.w	r3, r3, #2

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
 801a4a4:	ea4f 0353 	mov.w	r3, r3, lsr #1
 801a4a8:	61bb      	str	r3, [r7, #24]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_RXIDLE_Pos);
   if(( TXIDLE_status & RXIDLE_status) == 0x01U)
 801a4aa:	69fa      	ldr	r2, [r7, #28]
 801a4ac:	69bb      	ldr	r3, [r7, #24]
 801a4ae:	4013      	ands	r3, r2
 801a4b0:	2b01      	cmp	r3, #1
 801a4b2:	d15b      	bne.n	801a56c <UART001_Configure+0x100>
    {
      /* Disable UART mode before configuring all USIC registers to avoid 
       * unintended edges */ 
      UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)));  
 801a4b4:	6a3b      	ldr	r3, [r7, #32]
 801a4b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801a4b8:	f023 0202 	bic.w	r2, r3, #2
 801a4bc:	6a3b      	ldr	r3, [r7, #32]
 801a4be:	641a      	str	r2, [r3, #64]	; 0x40
	  
      /* Configuration of USIC Channel Fractional Divider */
      UART001_lConfigureBaudRate(BaudRate,&Brg_Pdiv,&Fdr_Step);
 801a4c0:	f107 0214 	add.w	r2, r7, #20
 801a4c4:	f107 0310 	add.w	r3, r7, #16
 801a4c8:	68b8      	ldr	r0, [r7, #8]
 801a4ca:	4611      	mov	r1, r2
 801a4cc:	461a      	mov	r2, r3
 801a4ce:	f7ff fd15 	bl	8019efc <UART001_lConfigureBaudRate>

      /* Step value: 0x3FF */
      UartRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 801a4d2:	6a3b      	ldr	r3, [r7, #32]
 801a4d4:	691b      	ldr	r3, [r3, #16]
 801a4d6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 801a4da:	f023 0303 	bic.w	r3, r3, #3
 801a4de:	6a3a      	ldr	r2, [r7, #32]
 801a4e0:	6113      	str	r3, [r2, #16]
      UartRegs->FDR |= ( Fdr_Step & USIC_CH_FDR_STEP_Msk);
 801a4e2:	6a3b      	ldr	r3, [r7, #32]
 801a4e4:	691a      	ldr	r2, [r3, #16]
 801a4e6:	693b      	ldr	r3, [r7, #16]
 801a4e8:	ea4f 5383 	mov.w	r3, r3, lsl #22
 801a4ec:	ea4f 5393 	mov.w	r3, r3, lsr #22
 801a4f0:	431a      	orrs	r2, r3
 801a4f2:	6a3b      	ldr	r3, [r7, #32]
 801a4f4:	611a      	str	r2, [r3, #16]
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
 801a4f6:	6a3b      	ldr	r3, [r7, #32]
 801a4f8:	695b      	ldr	r3, [r3, #20]
 801a4fa:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 801a4fe:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 801a502:	6a3a      	ldr	r2, [r7, #32]
 801a504:	6153      	str	r3, [r2, #20]
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 801a506:	6a3b      	ldr	r3, [r7, #32]
 801a508:	695a      	ldr	r2, [r3, #20]
 801a50a:	697b      	ldr	r3, [r7, #20]
 801a50c:	ea4f 4103 	mov.w	r1, r3, lsl #16
    		                                          &  USIC_CH_BRG_PDIV_Msk));
 801a510:	f04f 0300 	mov.w	r3, #0
 801a514:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 801a518:	400b      	ands	r3, r1
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 801a51a:	431a      	orrs	r2, r3
 801a51c:	6a3b      	ldr	r3, [r7, #32]
 801a51e:	615a      	str	r2, [r3, #20]
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
 801a520:	6a3b      	ldr	r3, [r7, #32]
 801a522:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801a524:	f023 0202 	bic.w	r2, r3, #2
 801a528:	6a3b      	ldr	r3, [r7, #32]
 801a52a:	63da      	str	r2, [r3, #60]	; 0x3c
      UartRegs->PCR_ASCMode |= \
 801a52c:	6a3b      	ldr	r3, [r7, #32]
 801a52e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 801a530:	79bb      	ldrb	r3, [r7, #6]
 801a532:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801a536:	f003 0302 	and.w	r3, r3, #2
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
      UartRegs->PCR_ASCMode |= \
 801a53a:	431a      	orrs	r2, r3
 801a53c:	6a3b      	ldr	r3, [r7, #32]
 801a53e:	63da      	str	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
 801a540:	6a3b      	ldr	r3, [r7, #32]
 801a542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801a544:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 801a548:	6a3b      	ldr	r3, [r7, #32]
 801a54a:	641a      	str	r2, [r3, #64]	; 0x40
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 801a54c:	6a3b      	ldr	r3, [r7, #32]
 801a54e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
 801a550:	79fb      	ldrb	r3, [r7, #7]
 801a552:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801a556:	f403 7340 	and.w	r3, r3, #768	; 0x300
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 801a55a:	4313      	orrs	r3, r2
 801a55c:	f043 0202 	orr.w	r2, r3, #2
 801a560:	6a3b      	ldr	r3, [r7, #32]
 801a562:	641a      	str	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
                                                       USIC_CH_CCR_PM_Msk));

      Status = (status_t)DAVEApp_SUCCESS;
 801a564:	f04f 0300 	mov.w	r3, #0
 801a568:	627b      	str	r3, [r7, #36]	; 0x24
 801a56a:	e002      	b.n	801a572 <UART001_Configure+0x106>
    }
    else
    {
      Status = (status_t)UART001_BUSY;
 801a56c:	f04f 0303 	mov.w	r3, #3
 801a570:	627b      	str	r3, [r7, #36]	; 0x24
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
    }
  
  return Status;
 801a572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801a574:	4618      	mov	r0, r3
 801a576:	f107 0728 	add.w	r7, r7, #40	; 0x28
 801a57a:	46bd      	mov	sp, r7
 801a57c:	bd80      	pop	{r7, pc}
 801a57e:	bf00      	nop

0801a580 <UART001_ReadDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{ 
 801a580:	b480      	push	{r7}
 801a582:	b087      	sub	sp, #28
 801a584:	af00      	add	r7, sp, #0
 801a586:	60f8      	str	r0, [r7, #12]
 801a588:	60b9      	str	r1, [r7, #8]
 801a58a:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 801a58c:	f04f 0300 	mov.w	r3, #0
 801a590:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 801a592:	68fb      	ldr	r3, [r7, #12]
 801a594:	681b      	ldr	r3, [r3, #0]
 801a596:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 801a598:	68fb      	ldr	r3, [r7, #12]
 801a59a:	7fdb      	ldrb	r3, [r3, #31]
 801a59c:	2b00      	cmp	r3, #0
 801a59e:	d01f      	beq.n	801a5e0 <UART001_ReadDataMultiple+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 801a5a0:	e011      	b.n	801a5c6 <UART001_ReadDataMultiple+0x46>
	  {
		*DataPtr = (uint16_t)UartRegs->OUTR;
 801a5a2:	693b      	ldr	r3, [r7, #16]
 801a5a4:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 801a5a8:	b29a      	uxth	r2, r3
 801a5aa:	68bb      	ldr	r3, [r7, #8]
 801a5ac:	801a      	strh	r2, [r3, #0]
		Count--;
 801a5ae:	687b      	ldr	r3, [r7, #4]
 801a5b0:	f103 33ff 	add.w	r3, r3, #4294967295
 801a5b4:	607b      	str	r3, [r7, #4]
		ReadCount++;
 801a5b6:	697b      	ldr	r3, [r7, #20]
 801a5b8:	f103 0301 	add.w	r3, r3, #1
 801a5bc:	617b      	str	r3, [r7, #20]
		DataPtr++;
 801a5be:	68bb      	ldr	r3, [r7, #8]
 801a5c0:	f103 0302 	add.w	r3, r3, #2
 801a5c4:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 801a5c6:	693b      	ldr	r3, [r7, #16]
 801a5c8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801a5cc:	f003 0308 	and.w	r3, r3, #8
 801a5d0:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801a5d4:	2b00      	cmp	r3, #0
 801a5d6:	d10c      	bne.n	801a5f2 <UART001_ReadDataMultiple+0x72>
 801a5d8:	687b      	ldr	r3, [r7, #4]
 801a5da:	2b00      	cmp	r3, #0
 801a5dc:	d1e1      	bne.n	801a5a2 <UART001_ReadDataMultiple+0x22>
 801a5de:	e008      	b.n	801a5f2 <UART001_ReadDataMultiple+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint16_t)UartRegs->RBUF;
 801a5e0:	693b      	ldr	r3, [r7, #16]
 801a5e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801a5e4:	b29a      	uxth	r2, r3
 801a5e6:	68bb      	ldr	r3, [r7, #8]
 801a5e8:	801a      	strh	r2, [r3, #0]
	  ReadCount++;
 801a5ea:	697b      	ldr	r3, [r7, #20]
 801a5ec:	f103 0301 	add.w	r3, r3, #1
 801a5f0:	617b      	str	r3, [r7, #20]
  }
  return ReadCount;
 801a5f2:	697b      	ldr	r3, [r7, #20]
}
 801a5f4:	4618      	mov	r0, r3
 801a5f6:	f107 071c 	add.w	r7, r7, #28
 801a5fa:	46bd      	mov	sp, r7
 801a5fc:	bc80      	pop	{r7}
 801a5fe:	4770      	bx	lr

0801a600 <UART001_ReadDataBytes>:
(
  const UART001_HandleType* Handle,
  uint8_t* DataPtr,
  uint32_t Count
)
{ 
 801a600:	b480      	push	{r7}
 801a602:	b087      	sub	sp, #28
 801a604:	af00      	add	r7, sp, #0
 801a606:	60f8      	str	r0, [r7, #12]
 801a608:	60b9      	str	r1, [r7, #8]
 801a60a:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 801a60c:	f04f 0300 	mov.w	r3, #0
 801a610:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 801a612:	68fb      	ldr	r3, [r7, #12]
 801a614:	681b      	ldr	r3, [r3, #0]
 801a616:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 801a618:	68fb      	ldr	r3, [r7, #12]
 801a61a:	7fdb      	ldrb	r3, [r3, #31]
 801a61c:	2b00      	cmp	r3, #0
 801a61e:	d01f      	beq.n	801a660 <UART001_ReadDataBytes+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 801a620:	e011      	b.n	801a646 <UART001_ReadDataBytes+0x46>
	  {
		*DataPtr = (uint8_t)UartRegs->OUTR;
 801a622:	693b      	ldr	r3, [r7, #16]
 801a624:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 801a628:	b2da      	uxtb	r2, r3
 801a62a:	68bb      	ldr	r3, [r7, #8]
 801a62c:	701a      	strb	r2, [r3, #0]
		Count--;
 801a62e:	687b      	ldr	r3, [r7, #4]
 801a630:	f103 33ff 	add.w	r3, r3, #4294967295
 801a634:	607b      	str	r3, [r7, #4]
		ReadCount++;
 801a636:	697b      	ldr	r3, [r7, #20]
 801a638:	f103 0301 	add.w	r3, r3, #1
 801a63c:	617b      	str	r3, [r7, #20]
		DataPtr++;
 801a63e:	68bb      	ldr	r3, [r7, #8]
 801a640:	f103 0301 	add.w	r3, r3, #1
 801a644:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 801a646:	693b      	ldr	r3, [r7, #16]
 801a648:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801a64c:	f003 0308 	and.w	r3, r3, #8
 801a650:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801a654:	2b00      	cmp	r3, #0
 801a656:	d10c      	bne.n	801a672 <UART001_ReadDataBytes+0x72>
 801a658:	687b      	ldr	r3, [r7, #4]
 801a65a:	2b00      	cmp	r3, #0
 801a65c:	d1e1      	bne.n	801a622 <UART001_ReadDataBytes+0x22>
 801a65e:	e008      	b.n	801a672 <UART001_ReadDataBytes+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint8_t)UartRegs->RBUF;
 801a660:	693b      	ldr	r3, [r7, #16]
 801a662:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801a664:	b2da      	uxtb	r2, r3
 801a666:	68bb      	ldr	r3, [r7, #8]
 801a668:	701a      	strb	r2, [r3, #0]
	  ReadCount++;
 801a66a:	697b      	ldr	r3, [r7, #20]
 801a66c:	f103 0301 	add.w	r3, r3, #1
 801a670:	617b      	str	r3, [r7, #20]
  }  
  return ReadCount;
 801a672:	697b      	ldr	r3, [r7, #20]
}
 801a674:	4618      	mov	r0, r3
 801a676:	f107 071c 	add.w	r7, r7, #28
 801a67a:	46bd      	mov	sp, r7
 801a67c:	bc80      	pop	{r7}
 801a67e:	4770      	bx	lr

0801a680 <UART001_WriteDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{
 801a680:	b480      	push	{r7}
 801a682:	b087      	sub	sp, #28
 801a684:	af00      	add	r7, sp, #0
 801a686:	60f8      	str	r0, [r7, #12]
 801a688:	60b9      	str	r1, [r7, #8]
 801a68a:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 801a68c:	f04f 0300 	mov.w	r3, #0
 801a690:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 801a692:	68fb      	ldr	r3, [r7, #12]
 801a694:	681b      	ldr	r3, [r3, #0]
 801a696:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
 801a698:	68fb      	ldr	r3, [r7, #12]
 801a69a:	7f9b      	ldrb	r3, [r3, #30]
 801a69c:	2b00      	cmp	r3, #0
 801a69e:	d01f      	beq.n	801a6e0 <UART001_WriteDataMultiple+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 801a6a0:	e011      	b.n	801a6c6 <UART001_WriteDataMultiple+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 801a6a2:	68bb      	ldr	r3, [r7, #8]
 801a6a4:	881b      	ldrh	r3, [r3, #0]
 801a6a6:	461a      	mov	r2, r3
 801a6a8:	693b      	ldr	r3, [r7, #16]
 801a6aa:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 801a6ae:	687b      	ldr	r3, [r7, #4]
 801a6b0:	f103 33ff 	add.w	r3, r3, #4294967295
 801a6b4:	607b      	str	r3, [r7, #4]
		WriteCount++;
 801a6b6:	697b      	ldr	r3, [r7, #20]
 801a6b8:	f103 0301 	add.w	r3, r3, #1
 801a6bc:	617b      	str	r3, [r7, #20]
		DataPtr++;
 801a6be:	68bb      	ldr	r3, [r7, #8]
 801a6c0:	f103 0302 	add.w	r3, r3, #2
 801a6c4:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 801a6c6:	693b      	ldr	r3, [r7, #16]
 801a6c8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801a6cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 801a6d0:	ea4f 3313 	mov.w	r3, r3, lsr #12
 801a6d4:	2b00      	cmp	r3, #0
 801a6d6:	d113      	bne.n	801a700 <UART001_WriteDataMultiple+0x80>
 801a6d8:	687b      	ldr	r3, [r7, #4]
 801a6da:	2b00      	cmp	r3, #0
 801a6dc:	d1e1      	bne.n	801a6a2 <UART001_WriteDataMultiple+0x22>
 801a6de:	e00f      	b.n	801a700 <UART001_WriteDataMultiple+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 801a6e0:	693b      	ldr	r3, [r7, #16]
 801a6e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801a6e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801a6e8:	2b00      	cmp	r3, #0
 801a6ea:	d109      	bne.n	801a700 <UART001_WriteDataMultiple+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 801a6ec:	68bb      	ldr	r3, [r7, #8]
 801a6ee:	881b      	ldrh	r3, [r3, #0]
 801a6f0:	461a      	mov	r2, r3
 801a6f2:	693b      	ldr	r3, [r7, #16]
 801a6f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 801a6f8:	697b      	ldr	r3, [r7, #20]
 801a6fa:	f103 0301 	add.w	r3, r3, #1
 801a6fe:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 801a700:	697b      	ldr	r3, [r7, #20]
}
 801a702:	4618      	mov	r0, r3
 801a704:	f107 071c 	add.w	r7, r7, #28
 801a708:	46bd      	mov	sp, r7
 801a70a:	bc80      	pop	{r7}
 801a70c:	4770      	bx	lr
 801a70e:	bf00      	nop

0801a710 <UART001_WriteDataBytes>:
(
  const UART001_HandleType* Handle,
  const uint8_t* DataPtr,
  uint32_t Count
)
{
 801a710:	b480      	push	{r7}
 801a712:	b087      	sub	sp, #28
 801a714:	af00      	add	r7, sp, #0
 801a716:	60f8      	str	r0, [r7, #12]
 801a718:	60b9      	str	r1, [r7, #8]
 801a71a:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 801a71c:	f04f 0300 	mov.w	r3, #0
 801a720:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 801a722:	68fb      	ldr	r3, [r7, #12]
 801a724:	681b      	ldr	r3, [r3, #0]
 801a726:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
 801a728:	68fb      	ldr	r3, [r7, #12]
 801a72a:	7f9b      	ldrb	r3, [r3, #30]
 801a72c:	2b00      	cmp	r3, #0
 801a72e:	d01f      	beq.n	801a770 <UART001_WriteDataBytes+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 801a730:	e011      	b.n	801a756 <UART001_WriteDataBytes+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 801a732:	68bb      	ldr	r3, [r7, #8]
 801a734:	781b      	ldrb	r3, [r3, #0]
 801a736:	461a      	mov	r2, r3
 801a738:	693b      	ldr	r3, [r7, #16]
 801a73a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 801a73e:	687b      	ldr	r3, [r7, #4]
 801a740:	f103 33ff 	add.w	r3, r3, #4294967295
 801a744:	607b      	str	r3, [r7, #4]
		WriteCount++;
 801a746:	697b      	ldr	r3, [r7, #20]
 801a748:	f103 0301 	add.w	r3, r3, #1
 801a74c:	617b      	str	r3, [r7, #20]
		DataPtr++;
 801a74e:	68bb      	ldr	r3, [r7, #8]
 801a750:	f103 0301 	add.w	r3, r3, #1
 801a754:	60bb      	str	r3, [r7, #8]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 801a756:	693b      	ldr	r3, [r7, #16]
 801a758:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801a75c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 801a760:	ea4f 3313 	mov.w	r3, r3, lsr #12
 801a764:	2b00      	cmp	r3, #0
 801a766:	d113      	bne.n	801a790 <UART001_WriteDataBytes+0x80>
 801a768:	687b      	ldr	r3, [r7, #4]
 801a76a:	2b00      	cmp	r3, #0
 801a76c:	d1e1      	bne.n	801a732 <UART001_WriteDataBytes+0x22>
 801a76e:	e00f      	b.n	801a790 <UART001_WriteDataBytes+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */  
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 801a770:	693b      	ldr	r3, [r7, #16]
 801a772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801a774:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801a778:	2b00      	cmp	r3, #0
 801a77a:	d109      	bne.n	801a790 <UART001_WriteDataBytes+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 801a77c:	68bb      	ldr	r3, [r7, #8]
 801a77e:	781b      	ldrb	r3, [r3, #0]
 801a780:	461a      	mov	r2, r3
 801a782:	693b      	ldr	r3, [r7, #16]
 801a784:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 801a788:	697b      	ldr	r3, [r7, #20]
 801a78a:	f103 0301 	add.w	r3, r3, #1
 801a78e:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 801a790:	697b      	ldr	r3, [r7, #20]
}
 801a792:	4618      	mov	r0, r3
 801a794:	f107 071c 	add.w	r7, r7, #28
 801a798:	46bd      	mov	sp, r7
 801a79a:	bc80      	pop	{r7}
 801a79c:	4770      	bx	lr
 801a79e:	bf00      	nop

0801a7a0 <UART001_GetFlagStatus>:
status_t UART001_GetFlagStatus 
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 801a7a0:	b480      	push	{r7}
 801a7a2:	b087      	sub	sp, #28
 801a7a4:	af00      	add	r7, sp, #0
 801a7a6:	6078      	str	r0, [r7, #4]
 801a7a8:	460b      	mov	r3, r1
 801a7aa:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)UART001_RESET;
 801a7ac:	f04f 0301 	mov.w	r3, #1
 801a7b0:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 801a7b2:	f04f 0300 	mov.w	r3, #0
 801a7b6:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 801a7b8:	687b      	ldr	r3, [r7, #4]
 801a7ba:	681b      	ldr	r3, [r3, #0]
 801a7bc:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_7>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 801a7be:	78fb      	ldrb	r3, [r7, #3]
 801a7c0:	2b0f      	cmp	r3, #15
 801a7c2:	d80b      	bhi.n	801a7dc <UART001_GetFlagStatus+0x3c>
  {
    TempValue = UartRegs->PSR_ASCMode;
 801a7c4:	68fb      	ldr	r3, [r7, #12]
 801a7c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801a7c8:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 801a7ca:	78fb      	ldrb	r3, [r7, #3]
 801a7cc:	f04f 0201 	mov.w	r2, #1
 801a7d0:	fa02 f303 	lsl.w	r3, r2, r3
 801a7d4:	693a      	ldr	r2, [r7, #16]
 801a7d6:	4013      	ands	r3, r2
 801a7d8:	613b      	str	r3, [r7, #16]
 801a7da:	e01f      	b.n	801a81c <UART001_GetFlagStatus+0x7c>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 801a7dc:	78fb      	ldrb	r3, [r7, #3]
 801a7de:	2b12      	cmp	r3, #18
 801a7e0:	d80e      	bhi.n	801a800 <UART001_GetFlagStatus+0x60>
  {
    TempValue = UartRegs->TRBSR;
 801a7e2:	68fb      	ldr	r3, [r7, #12]
 801a7e4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801a7e8:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
 801a7ea:	78fb      	ldrb	r3, [r7, #3]
 801a7ec:	f1a3 0310 	sub.w	r3, r3, #16
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 801a7f0:	f04f 0201 	mov.w	r2, #1
 801a7f4:	fa02 f303 	lsl.w	r3, r2, r3
 801a7f8:	693a      	ldr	r2, [r7, #16]
 801a7fa:	4013      	ands	r3, r2
 801a7fc:	613b      	str	r3, [r7, #16]
 801a7fe:	e00d      	b.n	801a81c <UART001_GetFlagStatus+0x7c>
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
 801a800:	68fb      	ldr	r3, [r7, #12]
 801a802:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801a806:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
 801a808:	78fb      	ldrb	r3, [r7, #3]
 801a80a:	f1a3 030b 	sub.w	r3, r3, #11
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 801a80e:	f04f 0201 	mov.w	r2, #1
 801a812:	fa02 f303 	lsl.w	r3, r2, r3
 801a816:	693a      	ldr	r2, [r7, #16]
 801a818:	4013      	ands	r3, r2
 801a81a:	613b      	str	r3, [r7, #16]
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
  } 

  if(TempValue)
 801a81c:	693b      	ldr	r3, [r7, #16]
 801a81e:	2b00      	cmp	r3, #0
 801a820:	d002      	beq.n	801a828 <UART001_GetFlagStatus+0x88>
  {
    Status = (status_t)UART001_SET;
 801a822:	f04f 0302 	mov.w	r3, #2
 801a826:	617b      	str	r3, [r7, #20]
  }
  return Status;
 801a828:	697b      	ldr	r3, [r7, #20]
}
 801a82a:	4618      	mov	r0, r3
 801a82c:	f107 071c 	add.w	r7, r7, #28
 801a830:	46bd      	mov	sp, r7
 801a832:	bc80      	pop	{r7}
 801a834:	4770      	bx	lr
 801a836:	bf00      	nop

0801a838 <UART001_ClearFlag>:
void UART001_ClearFlag
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 801a838:	b480      	push	{r7}
 801a83a:	b085      	sub	sp, #20
 801a83c:	af00      	add	r7, sp, #0
 801a83e:	6078      	str	r0, [r7, #4]
 801a840:	460b      	mov	r3, r1
 801a842:	70fb      	strb	r3, [r7, #3]

  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 801a844:	687b      	ldr	r3, [r7, #4]
 801a846:	681b      	ldr	r3, [r3, #0]
 801a848:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_8>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 801a84a:	78fb      	ldrb	r3, [r7, #3]
 801a84c:	2b0f      	cmp	r3, #15
 801a84e:	d80a      	bhi.n	801a866 <UART001_ClearFlag+0x2e>
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 801a850:	68fb      	ldr	r3, [r7, #12]
 801a852:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801a854:	78fb      	ldrb	r3, [r7, #3]
 801a856:	f04f 0101 	mov.w	r1, #1
 801a85a:	fa01 f303 	lsl.w	r3, r1, r3
 801a85e:	431a      	orrs	r2, r3
 801a860:	68fb      	ldr	r3, [r7, #12]
 801a862:	64da      	str	r2, [r3, #76]	; 0x4c
 801a864:	e01f      	b.n	801a8a6 <UART001_ClearFlag+0x6e>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 801a866:	78fb      	ldrb	r3, [r7, #3]
 801a868:	2b12      	cmp	r3, #18
 801a86a:	d80e      	bhi.n	801a88a <UART001_ClearFlag+0x52>
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 801a86c:	68fb      	ldr	r3, [r7, #12]
 801a86e:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
 801a872:	78fb      	ldrb	r3, [r7, #3]
 801a874:	f1a3 0310 	sub.w	r3, r3, #16
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 801a878:	f04f 0101 	mov.w	r1, #1
 801a87c:	fa01 f303 	lsl.w	r3, r1, r3
 801a880:	431a      	orrs	r2, r3
 801a882:	68fb      	ldr	r3, [r7, #12]
 801a884:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
 801a888:	e00d      	b.n	801a8a6 <UART001_ClearFlag+0x6e>
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 801a88a:	68fb      	ldr	r3, [r7, #12]
 801a88c:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
 801a890:	78fb      	ldrb	r3, [r7, #3]
 801a892:	f1a3 030b 	sub.w	r3, r3, #11
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 801a896:	f04f 0101 	mov.w	r1, #1
 801a89a:	fa01 f303 	lsl.w	r3, r1, r3
 801a89e:	431a      	orrs	r2, r3
 801a8a0:	68fb      	ldr	r3, [r7, #12]
 801a8a2:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
                                                       UART001_FLAG_OFFSET ));
  }  
  
}
 801a8a6:	f107 0714 	add.w	r7, r7, #20
 801a8aa:	46bd      	mov	sp, r7
 801a8ac:	bc80      	pop	{r7}
 801a8ae:	4770      	bx	lr

0801a8b0 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 801a8b0:	b480      	push	{r7}
 801a8b2:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 801a8b4:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 801a8b8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801a8bc:	68db      	ldr	r3, [r3, #12]
 801a8be:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801a8c2:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 801a8c6:	4618      	mov	r0, r3
 801a8c8:	46bd      	mov	sp, r7
 801a8ca:	bc80      	pop	{r7}
 801a8cc:	4770      	bx	lr
 801a8ce:	bf00      	nop

0801a8d0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 801a8d0:	b480      	push	{r7}
 801a8d2:	b083      	sub	sp, #12
 801a8d4:	af00      	add	r7, sp, #0
 801a8d6:	4603      	mov	r3, r0
 801a8d8:	6039      	str	r1, [r7, #0]
 801a8da:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 801a8dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a8e0:	2b00      	cmp	r3, #0
 801a8e2:	da10      	bge.n	801a906 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 801a8e4:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 801a8e8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801a8ec:	79fa      	ldrb	r2, [r7, #7]
 801a8ee:	f002 020f 	and.w	r2, r2, #15
 801a8f2:	f1a2 0104 	sub.w	r1, r2, #4
 801a8f6:	683a      	ldr	r2, [r7, #0]
 801a8f8:	b2d2      	uxtb	r2, r2
 801a8fa:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801a8fe:	b2d2      	uxtb	r2, r2
 801a900:	185b      	adds	r3, r3, r1
 801a902:	761a      	strb	r2, [r3, #24]
 801a904:	e00d      	b.n	801a922 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 801a906:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 801a90a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801a90e:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801a912:	683a      	ldr	r2, [r7, #0]
 801a914:	b2d2      	uxtb	r2, r2
 801a916:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801a91a:	b2d2      	uxtb	r2, r2
 801a91c:	185b      	adds	r3, r3, r1
 801a91e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 801a922:	f107 070c 	add.w	r7, r7, #12
 801a926:	46bd      	mov	sp, r7
 801a928:	bc80      	pop	{r7}
 801a92a:	4770      	bx	lr

0801a92c <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 801a92c:	b480      	push	{r7}
 801a92e:	b089      	sub	sp, #36	; 0x24
 801a930:	af00      	add	r7, sp, #0
 801a932:	60f8      	str	r0, [r7, #12]
 801a934:	60b9      	str	r1, [r7, #8]
 801a936:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 801a938:	68fb      	ldr	r3, [r7, #12]
 801a93a:	f003 0307 	and.w	r3, r3, #7
 801a93e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 801a940:	69fb      	ldr	r3, [r7, #28]
 801a942:	f1c3 0307 	rsb	r3, r3, #7
 801a946:	2b06      	cmp	r3, #6
 801a948:	bf28      	it	cs
 801a94a:	2306      	movcs	r3, #6
 801a94c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 801a94e:	69fb      	ldr	r3, [r7, #28]
 801a950:	f103 0306 	add.w	r3, r3, #6
 801a954:	2b06      	cmp	r3, #6
 801a956:	d903      	bls.n	801a960 <NVIC_EncodePriority+0x34>
 801a958:	69fb      	ldr	r3, [r7, #28]
 801a95a:	f103 33ff 	add.w	r3, r3, #4294967295
 801a95e:	e001      	b.n	801a964 <NVIC_EncodePriority+0x38>
 801a960:	f04f 0300 	mov.w	r3, #0
 801a964:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 801a966:	69bb      	ldr	r3, [r7, #24]
 801a968:	f04f 0201 	mov.w	r2, #1
 801a96c:	fa02 f303 	lsl.w	r3, r2, r3
 801a970:	f103 33ff 	add.w	r3, r3, #4294967295
 801a974:	461a      	mov	r2, r3
 801a976:	68bb      	ldr	r3, [r7, #8]
 801a978:	401a      	ands	r2, r3
 801a97a:	697b      	ldr	r3, [r7, #20]
 801a97c:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 801a980:	697b      	ldr	r3, [r7, #20]
 801a982:	f04f 0101 	mov.w	r1, #1
 801a986:	fa01 f303 	lsl.w	r3, r1, r3
 801a98a:	f103 33ff 	add.w	r3, r3, #4294967295
 801a98e:	4619      	mov	r1, r3
 801a990:	687b      	ldr	r3, [r7, #4]
 801a992:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 801a994:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 801a996:	4618      	mov	r0, r3
 801a998:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801a99c:	46bd      	mov	sp, r7
 801a99e:	bc80      	pop	{r7}
 801a9a0:	4770      	bx	lr
 801a9a2:	bf00      	nop

0801a9a4 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 801a9a4:	b580      	push	{r7, lr}
 801a9a6:	b082      	sub	sp, #8
 801a9a8:	af00      	add	r7, sp, #0
 801a9aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 801a9ac:	687b      	ldr	r3, [r7, #4]
 801a9ae:	f103 32ff 	add.w	r2, r3, #4294967295
 801a9b2:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 801a9b6:	429a      	cmp	r2, r3
 801a9b8:	d902      	bls.n	801a9c0 <SysTick_Config+0x1c>
 801a9ba:	f04f 0301 	mov.w	r3, #1
 801a9be:	e01d      	b.n	801a9fc <SysTick_Config+0x58>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 801a9c0:	f24e 0310 	movw	r3, #57360	; 0xe010
 801a9c4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801a9c8:	687a      	ldr	r2, [r7, #4]
 801a9ca:	f102 32ff 	add.w	r2, r2, #4294967295
 801a9ce:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 801a9d0:	f04f 30ff 	mov.w	r0, #4294967295
 801a9d4:	f04f 013f 	mov.w	r1, #63	; 0x3f
 801a9d8:	f7ff ff7a 	bl	801a8d0 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 801a9dc:	f24e 0310 	movw	r3, #57360	; 0xe010
 801a9e0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801a9e4:	f04f 0200 	mov.w	r2, #0
 801a9e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 801a9ea:	f24e 0310 	movw	r3, #57360	; 0xe010
 801a9ee:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801a9f2:	f04f 0207 	mov.w	r2, #7
 801a9f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 801a9f8:	f04f 0300 	mov.w	r3, #0
}
 801a9fc:	4618      	mov	r0, r3
 801a9fe:	f107 0708 	add.w	r7, r7, #8
 801aa02:	46bd      	mov	sp, r7
 801aa04:	bd80      	pop	{r7, pc}
 801aa06:	bf00      	nop

0801aa08 <SYSTM001_lInsertTimerList>:

/*
 * This function is called to insert a timer into the timer list.
 */
static void  SYSTM001_lInsertTimerList (uint32_t Index)
{
 801aa08:	b480      	push	{r7}
 801aa0a:	b087      	sub	sp, #28
 801aa0c:	af00      	add	r7, sp, #0
 801aa0e:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  int32_t DeltaTicks;
  uint32_t TempTmrCnt;
   /* Get timer time */
  TempTmrCnt = TimerTbl[Index].TimerCount;
 801aa10:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801aa14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aa18:	687a      	ldr	r2, [r7, #4]
 801aa1a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801aa1e:	189b      	adds	r3, r3, r2
 801aa20:	f103 0308 	add.w	r3, r3, #8
 801aa24:	681b      	ldr	r3, [r3, #0]
 801aa26:	60fb      	str	r3, [r7, #12]
  /* Check if timer count is zero */
  /* <<<DD_SYSTM001_PRIV _API_1>>> */

  /* Check if Timer list is NULL */
  if(TimerList == NULL)
 801aa28:	f640 0340 	movw	r3, #2112	; 0x840
 801aa2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aa30:	681b      	ldr	r3, [r3, #0]
 801aa32:	2b00      	cmp	r3, #0
 801aa34:	d10d      	bne.n	801aa52 <SYSTM001_lInsertTimerList+0x4a>
  {
      /* Set this as first Timer */
      TimerList = &TimerTbl[Index];
 801aa36:	687b      	ldr	r3, [r7, #4]
 801aa38:	ea4f 1243 	mov.w	r2, r3, lsl #5
 801aa3c:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801aa40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aa44:	18d2      	adds	r2, r2, r3
 801aa46:	f640 0340 	movw	r3, #2112	; 0x840
 801aa4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aa4e:	601a      	str	r2, [r3, #0]
 801aa50:	e0de      	b.n	801ac10 <SYSTM001_lInsertTimerList+0x208>
  }
  /* IF Not, find the correct place ,and insert the specified timer */
  else
  {
    TmrObjPtr = TimerList;
 801aa52:	f640 0340 	movw	r3, #2112	; 0x840
 801aa56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aa5a:	681b      	ldr	r3, [r3, #0]
 801aa5c:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
 801aa5e:	68fb      	ldr	r3, [r7, #12]
 801aa60:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 801aa62:	e0d1      	b.n	801ac08 <SYSTM001_lInsertTimerList+0x200>
    {
      /* Get timer Count Difference  */
      DeltaTicks -= (int32_t)TmrObjPtr->TimerCount;
 801aa64:	697b      	ldr	r3, [r7, #20]
 801aa66:	689b      	ldr	r3, [r3, #8]
 801aa68:	693a      	ldr	r2, [r7, #16]
 801aa6a:	1ad3      	subs	r3, r2, r3
 801aa6c:	613b      	str	r3, [r7, #16]
      /* Is delta ticks<0? */
      if(DeltaTicks < 0)
 801aa6e:	693b      	ldr	r3, [r7, #16]
 801aa70:	2b00      	cmp	r3, #0
 801aa72:	f280 809c 	bge.w	801abae <SYSTM001_lInsertTimerList+0x1a6>
      {
        /*  Check If head item */
        if(TmrObjPtr->TimerPrev!= NULL)
 801aa76:	697b      	ldr	r3, [r7, #20]
 801aa78:	69db      	ldr	r3, [r3, #28]
 801aa7a:	2b00      	cmp	r3, #0
 801aa7c:	d02e      	beq.n	801aadc <SYSTM001_lInsertTimerList+0xd4>
        {
          /* If Insert to list */
          TmrObjPtr->TimerPrev->TimerNext = &TimerTbl[Index];
 801aa7e:	697b      	ldr	r3, [r7, #20]
 801aa80:	69da      	ldr	r2, [r3, #28]
 801aa82:	687b      	ldr	r3, [r7, #4]
 801aa84:	ea4f 1143 	mov.w	r1, r3, lsl #5
 801aa88:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801aa8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aa90:	18cb      	adds	r3, r1, r3
 801aa92:	6193      	str	r3, [r2, #24]
          TimerTbl[Index].TimerPrev = TmrObjPtr->TimerPrev;
 801aa94:	697b      	ldr	r3, [r7, #20]
 801aa96:	69da      	ldr	r2, [r3, #28]
 801aa98:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801aa9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aaa0:	6879      	ldr	r1, [r7, #4]
 801aaa2:	ea4f 1141 	mov.w	r1, r1, lsl #5
 801aaa6:	185b      	adds	r3, r3, r1
 801aaa8:	f103 031c 	add.w	r3, r3, #28
 801aaac:	601a      	str	r2, [r3, #0]
          TimerTbl[Index].TimerNext = TmrObjPtr;
 801aaae:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801aab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aab6:	687a      	ldr	r2, [r7, #4]
 801aab8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801aabc:	189b      	adds	r3, r3, r2
 801aabe:	f103 0318 	add.w	r3, r3, #24
 801aac2:	697a      	ldr	r2, [r7, #20]
 801aac4:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerPrev = &TimerTbl[Index];
 801aac6:	687b      	ldr	r3, [r7, #4]
 801aac8:	ea4f 1243 	mov.w	r2, r3, lsl #5
 801aacc:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801aad0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aad4:	18d2      	adds	r2, r2, r3
 801aad6:	697b      	ldr	r3, [r7, #20]
 801aad8:	61da      	str	r2, [r3, #28]
 801aada:	e02a      	b.n	801ab32 <SYSTM001_lInsertTimerList+0x12a>
        }
        else
        {
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
 801aadc:	f640 0340 	movw	r3, #2112	; 0x840
 801aae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aae4:	681a      	ldr	r2, [r3, #0]
 801aae6:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801aaea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aaee:	6879      	ldr	r1, [r7, #4]
 801aaf0:	ea4f 1141 	mov.w	r1, r1, lsl #5
 801aaf4:	185b      	adds	r3, r3, r1
 801aaf6:	f103 0318 	add.w	r3, r3, #24
 801aafa:	601a      	str	r2, [r3, #0]
          TimerList->TimerPrev = &TimerTbl[Index];
 801aafc:	f640 0340 	movw	r3, #2112	; 0x840
 801ab00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ab04:	681a      	ldr	r2, [r3, #0]
 801ab06:	687b      	ldr	r3, [r7, #4]
 801ab08:	ea4f 1143 	mov.w	r1, r3, lsl #5
 801ab0c:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801ab10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ab14:	18cb      	adds	r3, r1, r3
 801ab16:	61d3      	str	r3, [r2, #28]
          TimerList = &TimerTbl[Index];
 801ab18:	687b      	ldr	r3, [r7, #4]
 801ab1a:	ea4f 1243 	mov.w	r2, r3, lsl #5
 801ab1e:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801ab22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ab26:	18d2      	adds	r2, r2, r3
 801ab28:	f640 0340 	movw	r3, #2112	; 0x840
 801ab2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ab30:	601a      	str	r2, [r3, #0]
        }
        TimerTbl[Index].TimerCount = \
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
 801ab32:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801ab36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ab3a:	687a      	ldr	r2, [r7, #4]
 801ab3c:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801ab40:	189b      	adds	r3, r3, r2
 801ab42:	f103 0318 	add.w	r3, r3, #24
 801ab46:	681b      	ldr	r3, [r3, #0]
 801ab48:	689a      	ldr	r2, [r3, #8]
 801ab4a:	693b      	ldr	r3, [r7, #16]
 801ab4c:	18d2      	adds	r2, r2, r3
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
          TimerList->TimerPrev = &TimerTbl[Index];
          TimerList = &TimerTbl[Index];
        }
        TimerTbl[Index].TimerCount = \
 801ab4e:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801ab52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ab56:	6879      	ldr	r1, [r7, #4]
 801ab58:	ea4f 1141 	mov.w	r1, r1, lsl #5
 801ab5c:	185b      	adds	r3, r3, r1
 801ab5e:	f103 0308 	add.w	r3, r3, #8
 801ab62:	601a      	str	r2, [r3, #0]
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
        TimerTbl[Index].TimerNext->TimerCount  -= TimerTbl[Index].TimerCount;
 801ab64:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801ab68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ab6c:	687a      	ldr	r2, [r7, #4]
 801ab6e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801ab72:	189b      	adds	r3, r3, r2
 801ab74:	f103 0318 	add.w	r3, r3, #24
 801ab78:	681a      	ldr	r2, [r3, #0]
 801ab7a:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801ab7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ab82:	6879      	ldr	r1, [r7, #4]
 801ab84:	ea4f 1141 	mov.w	r1, r1, lsl #5
 801ab88:	185b      	adds	r3, r3, r1
 801ab8a:	f103 0318 	add.w	r3, r3, #24
 801ab8e:	681b      	ldr	r3, [r3, #0]
 801ab90:	6899      	ldr	r1, [r3, #8]
 801ab92:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801ab96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ab9a:	6878      	ldr	r0, [r7, #4]
 801ab9c:	ea4f 1040 	mov.w	r0, r0, lsl #5
 801aba0:	181b      	adds	r3, r3, r0
 801aba2:	f103 0308 	add.w	r3, r3, #8
 801aba6:	681b      	ldr	r3, [r3, #0]
 801aba8:	1acb      	subs	r3, r1, r3
 801abaa:	6093      	str	r3, [r2, #8]
        break;
 801abac:	e030      	b.n	801ac10 <SYSTM001_lInsertTimerList+0x208>
      }
      /* Is last item in list? */
      else
      {
        if((DeltaTicks >= 0) && (TmrObjPtr->TimerNext == NULL))
 801abae:	693b      	ldr	r3, [r7, #16]
 801abb0:	2b00      	cmp	r3, #0
 801abb2:	db26      	blt.n	801ac02 <SYSTM001_lInsertTimerList+0x1fa>
 801abb4:	697b      	ldr	r3, [r7, #20]
 801abb6:	699b      	ldr	r3, [r3, #24]
 801abb8:	2b00      	cmp	r3, #0
 801abba:	d122      	bne.n	801ac02 <SYSTM001_lInsertTimerList+0x1fa>
        {
          /* Yes,insert into */
          TimerTbl[Index].TimerPrev = TmrObjPtr;
 801abbc:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801abc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801abc4:	687a      	ldr	r2, [r7, #4]
 801abc6:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801abca:	189b      	adds	r3, r3, r2
 801abcc:	f103 031c 	add.w	r3, r3, #28
 801abd0:	697a      	ldr	r2, [r7, #20]
 801abd2:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerNext = &TimerTbl[Index];
 801abd4:	687b      	ldr	r3, [r7, #4]
 801abd6:	ea4f 1243 	mov.w	r2, r3, lsl #5
 801abda:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801abde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801abe2:	18d2      	adds	r2, r2, r3
 801abe4:	697b      	ldr	r3, [r7, #20]
 801abe6:	619a      	str	r2, [r3, #24]
          TimerTbl[Index].TimerCount = (uint32_t)DeltaTicks;
 801abe8:	693a      	ldr	r2, [r7, #16]
 801abea:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801abee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801abf2:	6879      	ldr	r1, [r7, #4]
 801abf4:	ea4f 1141 	mov.w	r1, r1, lsl #5
 801abf8:	185b      	adds	r3, r3, r1
 801abfa:	f103 0308 	add.w	r3, r3, #8
 801abfe:	601a      	str	r2, [r3, #0]
          break;
 801ac00:	e006      	b.n	801ac10 <SYSTM001_lInsertTimerList+0x208>
        }
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
 801ac02:	697b      	ldr	r3, [r7, #20]
 801ac04:	699b      	ldr	r3, [r3, #24]
 801ac06:	617b      	str	r3, [r7, #20]
  {
    TmrObjPtr = TimerList;
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 801ac08:	697b      	ldr	r3, [r7, #20]
 801ac0a:	2b00      	cmp	r3, #0
 801ac0c:	f47f af2a 	bne.w	801aa64 <SYSTM001_lInsertTimerList+0x5c>
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
    }
  }
}
 801ac10:	f107 071c 	add.w	r7, r7, #28
 801ac14:	46bd      	mov	sp, r7
 801ac16:	bc80      	pop	{r7}
 801ac18:	4770      	bx	lr
 801ac1a:	bf00      	nop

0801ac1c <SYSTM001_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void  SYSTM001_lRemoveTimerList(uint32_t Index)
{
 801ac1c:	b480      	push	{r7}
 801ac1e:	b085      	sub	sp, #20
 801ac20:	af00      	add	r7, sp, #0
 801ac22:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = &TimerTbl[Index];
 801ac24:	687b      	ldr	r3, [r7, #4]
 801ac26:	ea4f 1243 	mov.w	r2, r3, lsl #5
 801ac2a:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801ac2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ac32:	18d3      	adds	r3, r2, r3
 801ac34:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  /* <<<DD_SYSTM001_PRIV _API_2>>> */
  if((TmrObjPtr->TimerPrev == NULL) && (TmrObjPtr->TimerNext == NULL))
 801ac36:	68fb      	ldr	r3, [r7, #12]
 801ac38:	69db      	ldr	r3, [r3, #28]
 801ac3a:	2b00      	cmp	r3, #0
 801ac3c:	d10b      	bne.n	801ac56 <SYSTM001_lRemoveTimerList+0x3a>
 801ac3e:	68fb      	ldr	r3, [r7, #12]
 801ac40:	699b      	ldr	r3, [r3, #24]
 801ac42:	2b00      	cmp	r3, #0
 801ac44:	d107      	bne.n	801ac56 <SYSTM001_lRemoveTimerList+0x3a>
  {
    /* set timer list as NULL */ 
    TimerList = NULL;                 	
 801ac46:	f640 0340 	movw	r3, #2112	; 0x840
 801ac4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ac4e:	f04f 0200 	mov.w	r2, #0
 801ac52:	601a      	str	r2, [r3, #0]
 801ac54:	e049      	b.n	801acea <SYSTM001_lRemoveTimerList+0xce>
  }
   /* Check if the first item in timer list   */
  else if(TmrObjPtr->TimerPrev == NULL)     
 801ac56:	68fb      	ldr	r3, [r7, #12]
 801ac58:	69db      	ldr	r3, [r3, #28]
 801ac5a:	2b00      	cmp	r3, #0
 801ac5c:	d11c      	bne.n	801ac98 <SYSTM001_lRemoveTimerList+0x7c>
  {   
    /* Remove timer from list,and reset timer list */
    TimerList  = TmrObjPtr->TimerNext;
 801ac5e:	68fb      	ldr	r3, [r7, #12]
 801ac60:	699a      	ldr	r2, [r3, #24]
 801ac62:	f640 0340 	movw	r3, #2112	; 0x840
 801ac66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ac6a:	601a      	str	r2, [r3, #0]
    TimerList->TimerPrev = NULL;
 801ac6c:	f640 0340 	movw	r3, #2112	; 0x840
 801ac70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ac74:	681b      	ldr	r3, [r3, #0]
 801ac76:	f04f 0200 	mov.w	r2, #0
 801ac7a:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 801ac7c:	68fb      	ldr	r3, [r7, #12]
 801ac7e:	699b      	ldr	r3, [r3, #24]
 801ac80:	68fa      	ldr	r2, [r7, #12]
 801ac82:	6992      	ldr	r2, [r2, #24]
 801ac84:	6891      	ldr	r1, [r2, #8]
 801ac86:	68fa      	ldr	r2, [r7, #12]
 801ac88:	6892      	ldr	r2, [r2, #8]
 801ac8a:	188a      	adds	r2, r1, r2
 801ac8c:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext    = NULL;  
 801ac8e:	68fb      	ldr	r3, [r7, #12]
 801ac90:	f04f 0200 	mov.w	r2, #0
 801ac94:	619a      	str	r2, [r3, #24]
 801ac96:	e028      	b.n	801acea <SYSTM001_lRemoveTimerList+0xce>
  }
  /* Check if the last item in timer list   */
  else if(TmrObjPtr->TimerNext == NULL)      
 801ac98:	68fb      	ldr	r3, [r7, #12]
 801ac9a:	699b      	ldr	r3, [r3, #24]
 801ac9c:	2b00      	cmp	r3, #0
 801ac9e:	d109      	bne.n	801acb4 <SYSTM001_lRemoveTimerList+0x98>
  {
    /* Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext = NULL;	
 801aca0:	68fb      	ldr	r3, [r7, #12]
 801aca2:	69db      	ldr	r3, [r3, #28]
 801aca4:	f04f 0200 	mov.w	r2, #0
 801aca8:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 801acaa:	68fb      	ldr	r3, [r7, #12]
 801acac:	f04f 0200 	mov.w	r2, #0
 801acb0:	61da      	str	r2, [r3, #28]
 801acb2:	e01a      	b.n	801acea <SYSTM001_lRemoveTimerList+0xce>
  }
  else                                /*  remove timer from list         */
  {
    /*  Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext  =  TmrObjPtr->TimerNext;
 801acb4:	68fb      	ldr	r3, [r7, #12]
 801acb6:	69db      	ldr	r3, [r3, #28]
 801acb8:	68fa      	ldr	r2, [r7, #12]
 801acba:	6992      	ldr	r2, [r2, #24]
 801acbc:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 801acbe:	68fb      	ldr	r3, [r7, #12]
 801acc0:	699b      	ldr	r3, [r3, #24]
 801acc2:	68fa      	ldr	r2, [r7, #12]
 801acc4:	69d2      	ldr	r2, [r2, #28]
 801acc6:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 801acc8:	68fb      	ldr	r3, [r7, #12]
 801acca:	699b      	ldr	r3, [r3, #24]
 801accc:	68fa      	ldr	r2, [r7, #12]
 801acce:	6992      	ldr	r2, [r2, #24]
 801acd0:	6891      	ldr	r1, [r2, #8]
 801acd2:	68fa      	ldr	r2, [r7, #12]
 801acd4:	6892      	ldr	r2, [r2, #8]
 801acd6:	188a      	adds	r2, r1, r2
 801acd8:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext = NULL;
 801acda:	68fb      	ldr	r3, [r7, #12]
 801acdc:	f04f 0200 	mov.w	r2, #0
 801ace0:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 801ace2:	68fb      	ldr	r3, [r7, #12]
 801ace4:	f04f 0200 	mov.w	r2, #0
 801ace8:	61da      	str	r2, [r3, #28]
  }
}
 801acea:	f107 0714 	add.w	r7, r7, #20
 801acee:	46bd      	mov	sp, r7
 801acf0:	bc80      	pop	{r7}
 801acf2:	4770      	bx	lr

0801acf4 <SYSTM001_lTimerHandler>:

/*
 * Handler function  called from Systick event handler. 
 */
static void  SYSTM001_lTimerHandler (void)
{
 801acf4:	b580      	push	{r7, lr}
 801acf6:	b082      	sub	sp, #8
 801acf8:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
 801acfa:	f640 0340 	movw	r3, #2112	; 0x840
 801acfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ad02:	681b      	ldr	r3, [r3, #0]
 801ad04:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 801ad06:	e031      	b.n	801ad6c <SYSTM001_lTimerHandler+0x78>
  {	
    /* Check whether timer is a one shot timer */
    if(TmrObjPtr->TimerType == SYSTM001_ONE_SHOT)
 801ad08:	687b      	ldr	r3, [r7, #4]
 801ad0a:	791b      	ldrb	r3, [r3, #4]
 801ad0c:	2b00      	cmp	r3, #0
 801ad0e:	d10f      	bne.n	801ad30 <SYSTM001_lTimerHandler+0x3c>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 801ad10:	687b      	ldr	r3, [r7, #4]
 801ad12:	681b      	ldr	r3, [r3, #0]
 801ad14:	4618      	mov	r0, r3
 801ad16:	f7ff ff81 	bl	801ac1c <SYSTM001_lRemoveTimerList>
      /* Set timer status as SYSTM001_STATE_STOPPED */
      TmrObjPtr->TimerState = SYSTM001_STATE_STOPPED;
 801ad1a:	687b      	ldr	r3, [r7, #4]
 801ad1c:	f04f 0201 	mov.w	r2, #1
 801ad20:	715a      	strb	r2, [r3, #5]
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 801ad22:	687b      	ldr	r3, [r7, #4]
 801ad24:	691b      	ldr	r3, [r3, #16]
 801ad26:	687a      	ldr	r2, [r7, #4]
 801ad28:	6952      	ldr	r2, [r2, #20]
 801ad2a:	4610      	mov	r0, r2
 801ad2c:	4798      	blx	r3
 801ad2e:	e017      	b.n	801ad60 <SYSTM001_lTimerHandler+0x6c>
    }
    /* Check whether timer is SYSTM001_PERIODIC */
    else if(TmrObjPtr->TimerType == SYSTM001_PERIODIC)
 801ad30:	687b      	ldr	r3, [r7, #4]
 801ad32:	791b      	ldrb	r3, [r3, #4]
 801ad34:	2b01      	cmp	r3, #1
 801ad36:	d121      	bne.n	801ad7c <SYSTM001_lTimerHandler+0x88>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 801ad38:	687b      	ldr	r3, [r7, #4]
 801ad3a:	681b      	ldr	r3, [r3, #0]
 801ad3c:	4618      	mov	r0, r3
 801ad3e:	f7ff ff6d 	bl	801ac1c <SYSTM001_lRemoveTimerList>
      /* Reset timer tick             */
      TmrObjPtr->TimerCount = TmrObjPtr->TimerReload;
 801ad42:	687b      	ldr	r3, [r7, #4]
 801ad44:	68da      	ldr	r2, [r3, #12]
 801ad46:	687b      	ldr	r3, [r7, #4]
 801ad48:	609a      	str	r2, [r3, #8]
        /* Insert timer into timer list */
      SYSTM001_lInsertTimerList(TmrObjPtr->TimerID);
 801ad4a:	687b      	ldr	r3, [r7, #4]
 801ad4c:	681b      	ldr	r3, [r3, #0]
 801ad4e:	4618      	mov	r0, r3
 801ad50:	f7ff fe5a 	bl	801aa08 <SYSTM001_lInsertTimerList>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 801ad54:	687b      	ldr	r3, [r7, #4]
 801ad56:	691b      	ldr	r3, [r3, #16]
 801ad58:	687a      	ldr	r2, [r7, #4]
 801ad5a:	6952      	ldr	r2, [r2, #20]
 801ad5c:	4610      	mov	r0, r2
 801ad5e:	4798      	blx	r3
    else
    {
      break;
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
 801ad60:	f640 0340 	movw	r3, #2112	; 0x840
 801ad64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ad68:	681b      	ldr	r3, [r3, #0]
 801ad6a:	607b      	str	r3, [r7, #4]
{
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 801ad6c:	687b      	ldr	r3, [r7, #4]
 801ad6e:	2b00      	cmp	r3, #0
 801ad70:	d005      	beq.n	801ad7e <SYSTM001_lTimerHandler+0x8a>
 801ad72:	687b      	ldr	r3, [r7, #4]
 801ad74:	689b      	ldr	r3, [r3, #8]
 801ad76:	2b00      	cmp	r3, #0
 801ad78:	d0c6      	beq.n	801ad08 <SYSTM001_lTimerHandler+0x14>
 801ad7a:	e000      	b.n	801ad7e <SYSTM001_lTimerHandler+0x8a>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
    }
    else
    {
      break;
 801ad7c:	bf00      	nop
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
  }
}
 801ad7e:	f107 0708 	add.w	r7, r7, #8
 801ad82:	46bd      	mov	sp, r7
 801ad84:	bd80      	pop	{r7, pc}
 801ad86:	bf00      	nop

0801ad88 <SysTick_Handler>:

/*
 *  SysTick Event Handler 
 */
void  SysTick_Handler(void)
{ 
 801ad88:	b580      	push	{r7, lr}
 801ad8a:	b082      	sub	sp, #8
 801ad8c:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = TimerList;
 801ad8e:	f640 0340 	movw	r3, #2112	; 0x840
 801ad92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ad96:	681b      	ldr	r3, [r3, #0]
 801ad98:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_4>>> */
  SysTickCount++;
 801ad9a:	f640 0348 	movw	r3, #2120	; 0x848
 801ad9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ada2:	681b      	ldr	r3, [r3, #0]
 801ada4:	f103 0201 	add.w	r2, r3, #1
 801ada8:	f640 0348 	movw	r3, #2120	; 0x848
 801adac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801adb0:	601a      	str	r2, [r3, #0]
  if(TmrObjPtr == NULL)
 801adb2:	687b      	ldr	r3, [r7, #4]
 801adb4:	2b00      	cmp	r3, #0
 801adb6:	d010      	beq.n	801adda <SysTick_Handler+0x52>
    /* Not supposed to be here */
   ;  
  }
  else
  {
    if(TmrObjPtr->TimerCount > 1UL)
 801adb8:	687b      	ldr	r3, [r7, #4]
 801adba:	689b      	ldr	r3, [r3, #8]
 801adbc:	2b01      	cmp	r3, #1
 801adbe:	d906      	bls.n	801adce <SysTick_Handler+0x46>
    {
      TmrObjPtr->TimerCount--;
 801adc0:	687b      	ldr	r3, [r7, #4]
 801adc2:	689b      	ldr	r3, [r3, #8]
 801adc4:	f103 32ff 	add.w	r2, r3, #4294967295
 801adc8:	687b      	ldr	r3, [r7, #4]
 801adca:	609a      	str	r2, [r3, #8]
 801adcc:	e005      	b.n	801adda <SysTick_Handler+0x52>
    }
    else
    { 
      TmrObjPtr->TimerCount = 0;
 801adce:	687b      	ldr	r3, [r7, #4]
 801add0:	f04f 0200 	mov.w	r2, #0
 801add4:	609a      	str	r2, [r3, #8]
      SYSTM001_lTimerHandler();
 801add6:	f7ff ff8d 	bl	801acf4 <SYSTM001_lTimerHandler>
    }
  }
}
 801adda:	f107 0708 	add.w	r7, r7, #8
 801adde:	46bd      	mov	sp, r7
 801ade0:	bd80      	pop	{r7, pc}
 801ade2:	bf00      	nop

0801ade4 <SYSTM001_Init>:
/*
 *  Initialization function which initializes the App internal data
 *  structures to default values. 
 */
void  SYSTM001_Init( void)
{
 801ade4:	b580      	push	{r7, lr}
 801ade6:	b082      	sub	sp, #8
 801ade8:	af00      	add	r7, sp, #0
    uint32_t Status = 0UL;
 801adea:	f04f 0300 	mov.w	r3, #0
 801adee:	607b      	str	r3, [r7, #4]

  /** Initialize the header of the list */
  TimerList = NULL;
 801adf0:	f640 0340 	movw	r3, #2112	; 0x840
 801adf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801adf8:	f04f 0200 	mov.w	r2, #0
 801adfc:	601a      	str	r2, [r3, #0]
  /* Clock Initialization */
  CLK001_Init();     
 801adfe:	f006 f9a9 	bl	8021154 <CLK001_Init>
  /**   Initialize timer tracker  */
  Status = SysTick_Config((uint32_t)(SYSTM001_SYSTICK_INTERVAL * SYSTM001_SYS_CORE_CLOCK * 1000U));
 801ae02:	f24d 40c0 	movw	r0, #54464	; 0xd4c0
 801ae06:	f2c0 0001 	movt	r0, #1
 801ae0a:	f7ff fdcb 	bl	801a9a4 <SysTick_Config>
 801ae0e:	6078      	str	r0, [r7, #4]
  if(Status == 1U)
  {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
  }
    NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),10,0));
 801ae10:	f7ff fd4e 	bl	801a8b0 <NVIC_GetPriorityGrouping>
 801ae14:	4603      	mov	r3, r0
 801ae16:	4618      	mov	r0, r3
 801ae18:	f04f 010a 	mov.w	r1, #10
 801ae1c:	f04f 0200 	mov.w	r2, #0
 801ae20:	f7ff fd84 	bl	801a92c <NVIC_EncodePriority>
 801ae24:	4603      	mov	r3, r0
 801ae26:	f04f 30ff 	mov.w	r0, #4294967295
 801ae2a:	4619      	mov	r1, r3
 801ae2c:	f7ff fd50 	bl	801a8d0 <NVIC_SetPriority>
  TimerTracker = 0UL;
 801ae30:	f640 0344 	movw	r3, #2116	; 0x844
 801ae34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ae38:	f04f 0200 	mov.w	r2, #0
 801ae3c:	601a      	str	r2, [r3, #0]

}
 801ae3e:	f107 0708 	add.w	r7, r7, #8
 801ae42:	46bd      	mov	sp, r7
 801ae44:	bd80      	pop	{r7, pc}
 801ae46:	bf00      	nop

0801ae48 <SYSTM001_CreateTimer>:
  uint32_t Period,
  SYSTM001_TimerType TimerType, 
  SYSTM001_TimerCallBackPtr TimerCallBack, 
  void  * pCallBackArgPtr
)
{
 801ae48:	b480      	push	{r7}
 801ae4a:	b089      	sub	sp, #36	; 0x24
 801ae4c:	af00      	add	r7, sp, #0
 801ae4e:	60f8      	str	r0, [r7, #12]
 801ae50:	607a      	str	r2, [r7, #4]
 801ae52:	603b      	str	r3, [r7, #0]
 801ae54:	460b      	mov	r3, r1
 801ae56:	72fb      	strb	r3, [r7, #11]
  uint32_t TimerID = 0UL;
 801ae58:	f04f 0300 	mov.w	r3, #0
 801ae5c:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0UL;
 801ae5e:	f04f 0300 	mov.w	r3, #0
 801ae62:	61bb      	str	r3, [r7, #24]
  uint32_t Error = 0UL;  
 801ae64:	f04f 0300 	mov.w	r3, #0
 801ae68:	617b      	str	r3, [r7, #20]

  /* Check for input parameter */
    if((TimerType != SYSTM001_ONE_SHOT) && (TimerType != SYSTM001_PERIODIC))
 801ae6a:	7afb      	ldrb	r3, [r7, #11]
 801ae6c:	2b00      	cmp	r3, #0
 801ae6e:	d005      	beq.n	801ae7c <SYSTM001_CreateTimer+0x34>
 801ae70:	7afb      	ldrb	r3, [r7, #11]
 801ae72:	2b01      	cmp	r3, #1
 801ae74:	d002      	beq.n	801ae7c <SYSTM001_CreateTimer+0x34>
    {
      Error=(uint32_t)1UL;
 801ae76:	f04f 0301 	mov.w	r3, #1
 801ae7a:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
      
    }
    if(Period < (uint32_t)SYSTM001_SYSTICK_INTERVAL)
 801ae7c:	68fb      	ldr	r3, [r7, #12]
 801ae7e:	2b00      	cmp	r3, #0
 801ae80:	d102      	bne.n	801ae88 <SYSTM001_CreateTimer+0x40>
    {
      Error=(uint32_t)1UL;
 801ae82:	f04f 0301 	mov.w	r3, #1
 801ae86:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if(Period == 0)          /* Timer with '0' time is not allowed. */
 801ae88:	68fb      	ldr	r3, [r7, #12]
 801ae8a:	2b00      	cmp	r3, #0
 801ae8c:	d102      	bne.n	801ae94 <SYSTM001_CreateTimer+0x4c>
    {
      Error=(uint32_t)1UL;
 801ae8e:	f04f 0301 	mov.w	r3, #1
 801ae92:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }

    if(TimerCallBack == NULL)
 801ae94:	687b      	ldr	r3, [r7, #4]
 801ae96:	2b00      	cmp	r3, #0
 801ae98:	d102      	bne.n	801aea0 <SYSTM001_CreateTimer+0x58>
    {
      Error=(uint32_t)1UL;
 801ae9a:	f04f 0301 	mov.w	r3, #1
 801ae9e:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
 801aea0:	697b      	ldr	r3, [r7, #20]
 801aea2:	2b00      	cmp	r3, #0
 801aea4:	f040 8098 	bne.w	801afd8 <SYSTM001_CreateTimer+0x190>
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 801aea8:	f04f 0300 	mov.w	r3, #0
 801aeac:	61bb      	str	r3, [r7, #24]
 801aeae:	e08f      	b.n	801afd0 <SYSTM001_CreateTimer+0x188>
       {
           /* Check for free timer ID */
           if((TimerTracker & ((uint32_t)1U << Count)) == 0U)
 801aeb0:	f640 0344 	movw	r3, #2116	; 0x844
 801aeb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aeb8:	681a      	ldr	r2, [r3, #0]
 801aeba:	69bb      	ldr	r3, [r7, #24]
 801aebc:	fa22 f303 	lsr.w	r3, r2, r3
 801aec0:	f003 0301 	and.w	r3, r3, #1
 801aec4:	2b00      	cmp	r3, #0
 801aec6:	d17f      	bne.n	801afc8 <SYSTM001_CreateTimer+0x180>
           {
               /* If yes,assign ID to this timer      */
               TimerTracker |= ((uint32_t)1U << Count);
 801aec8:	69bb      	ldr	r3, [r7, #24]
 801aeca:	f04f 0201 	mov.w	r2, #1
 801aece:	fa02 f203 	lsl.w	r2, r2, r3
 801aed2:	f640 0344 	movw	r3, #2116	; 0x844
 801aed6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aeda:	681b      	ldr	r3, [r3, #0]
 801aedc:	431a      	orrs	r2, r3
 801aede:	f640 0344 	movw	r3, #2116	; 0x844
 801aee2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aee6:	601a      	str	r2, [r3, #0]
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
 801aee8:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801aeec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801aef0:	69ba      	ldr	r2, [r7, #24]
 801aef2:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801aef6:	189b      	adds	r3, r3, r2
 801aef8:	69ba      	ldr	r2, [r7, #24]
 801aefa:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerType   = TimerType;
 801aefc:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801af00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801af04:	69ba      	ldr	r2, [r7, #24]
 801af06:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801af0a:	189b      	adds	r3, r3, r2
 801af0c:	7afa      	ldrb	r2, [r7, #11]
 801af0e:	711a      	strb	r2, [r3, #4]
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
 801af10:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801af14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801af18:	69ba      	ldr	r2, [r7, #24]
 801af1a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801af1e:	189b      	adds	r3, r3, r2
 801af20:	f04f 0201 	mov.w	r2, #1
 801af24:	715a      	strb	r2, [r3, #5]
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
                                                    +HW_TIMER_ADDITIONAL_CNT);
 801af26:	68fb      	ldr	r3, [r7, #12]
 801af28:	f103 0201 	add.w	r2, r3, #1
               TimerTracker |= ((uint32_t)1U << Count);
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
               TimerTbl[Count].TimerType   = TimerType;
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
 801af2c:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801af30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801af34:	69b9      	ldr	r1, [r7, #24]
 801af36:	ea4f 1141 	mov.w	r1, r1, lsl #5
 801af3a:	185b      	adds	r3, r3, r1
 801af3c:	f103 0308 	add.w	r3, r3, #8
 801af40:	601a      	str	r2, [r3, #0]
                                                    +HW_TIMER_ADDITIONAL_CNT);
               TimerTbl[Count].TimerReload	= (Period / SYSTM001_SYSTICK_INTERVAL);
 801af42:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801af46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801af4a:	69ba      	ldr	r2, [r7, #24]
 801af4c:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801af50:	189b      	adds	r3, r3, r2
 801af52:	f103 030c 	add.w	r3, r3, #12
 801af56:	68fa      	ldr	r2, [r7, #12]
 801af58:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerCallBack = TimerCallBack;
 801af5a:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801af5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801af62:	69ba      	ldr	r2, [r7, #24]
 801af64:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801af68:	189b      	adds	r3, r3, r2
 801af6a:	f103 0310 	add.w	r3, r3, #16
 801af6e:	687a      	ldr	r2, [r7, #4]
 801af70:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].ParamToCallBack = pCallBackArgPtr;
 801af72:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801af76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801af7a:	69ba      	ldr	r2, [r7, #24]
 801af7c:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801af80:	189b      	adds	r3, r3, r2
 801af82:	f103 0314 	add.w	r3, r3, #20
 801af86:	683a      	ldr	r2, [r7, #0]
 801af88:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerPrev   = NULL;
 801af8a:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801af8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801af92:	69ba      	ldr	r2, [r7, #24]
 801af94:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801af98:	189b      	adds	r3, r3, r2
 801af9a:	f103 031c 	add.w	r3, r3, #28
 801af9e:	f04f 0200 	mov.w	r2, #0
 801afa2:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerNext   = NULL;
 801afa4:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801afa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801afac:	69ba      	ldr	r2, [r7, #24]
 801afae:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801afb2:	189b      	adds	r3, r3, r2
 801afb4:	f103 0318 	add.w	r3, r3, #24
 801afb8:	f04f 0200 	mov.w	r2, #0
 801afbc:	601a      	str	r2, [r3, #0]
               TimerID = Count + 1U;
 801afbe:	69bb      	ldr	r3, [r7, #24]
 801afc0:	f103 0301 	add.w	r3, r3, #1
 801afc4:	61fb      	str	r3, [r7, #28]
               break;
 801afc6:	e007      	b.n	801afd8 <SYSTM001_CreateTimer+0x190>
      Error=(uint32_t)1UL;
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 801afc8:	69bb      	ldr	r3, [r7, #24]
 801afca:	f103 0301 	add.w	r3, r3, #1
 801afce:	61bb      	str	r3, [r7, #24]
 801afd0:	69bb      	ldr	r3, [r7, #24]
 801afd2:	2b1f      	cmp	r3, #31
 801afd4:	f67f af6c 	bls.w	801aeb0 <SYSTM001_CreateTimer+0x68>
               break;
            }
        }
    }

  return (handle_t)TimerID;
 801afd8:	69fb      	ldr	r3, [r7, #28]
}  
 801afda:	4618      	mov	r0, r3
 801afdc:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801afe0:	46bd      	mov	sp, r7
 801afe2:	bc80      	pop	{r7}
 801afe4:	4770      	bx	lr
 801afe6:	bf00      	nop

0801afe8 <SYSTM001_StartTimer>:

/*
 *  Interface to start the software timer .
 */
status_t SYSTM001_StartTimer(handle_t  Handle) 
{
 801afe8:	b580      	push	{r7, lr}
 801afea:	b084      	sub	sp, #16
 801afec:	af00      	add	r7, sp, #0
 801afee:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 801aff0:	f04f 0300 	mov.w	r3, #0
 801aff4:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 801aff6:	687b      	ldr	r3, [r7, #4]
 801aff8:	2b20      	cmp	r3, #32
 801affa:	d902      	bls.n	801b002 <SYSTM001_StartTimer+0x1a>
  {
    Error = (status_t)SYSTM001_INVALID_HANDLE_ERROR;
 801affc:	f04f 0301 	mov.w	r3, #1
 801b000:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 801b002:	f640 0344 	movw	r3, #2116	; 0x844
 801b006:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801b00a:	681a      	ldr	r2, [r3, #0]
 801b00c:	687b      	ldr	r3, [r7, #4]
 801b00e:	f103 33ff 	add.w	r3, r3, #4294967295
 801b012:	fa22 f303 	lsr.w	r3, r2, r3
 801b016:	f003 0301 	and.w	r3, r3, #1
 801b01a:	2b00      	cmp	r3, #0
 801b01c:	d102      	bne.n	801b024 <SYSTM001_StartTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 801b01e:	f04f 0301 	mov.w	r3, #1
 801b022:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  /* Any timer with time '0', can't start again. */
  if(TimerTbl[Handle - 1U].TimerCount == 0UL)
 801b024:	687b      	ldr	r3, [r7, #4]
 801b026:	f103 32ff 	add.w	r2, r3, #4294967295
 801b02a:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801b02e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801b032:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801b036:	189b      	adds	r3, r3, r2
 801b038:	f103 0308 	add.w	r3, r3, #8
 801b03c:	681b      	ldr	r3, [r3, #0]
 801b03e:	2b00      	cmp	r3, #0
 801b040:	d102      	bne.n	801b048 <SYSTM001_StartTimer+0x60>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 801b042:	f04f 0301 	mov.w	r3, #1
 801b046:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  
  
  if(Error == (status_t)DAVEApp_SUCCESS)
 801b048:	68fb      	ldr	r3, [r7, #12]
 801b04a:	2b00      	cmp	r3, #0
 801b04c:	d11f      	bne.n	801b08e <SYSTM001_StartTimer+0xa6>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_RUNNING)
 801b04e:	687b      	ldr	r3, [r7, #4]
 801b050:	f103 32ff 	add.w	r2, r3, #4294967295
 801b054:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801b058:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801b05c:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801b060:	189b      	adds	r3, r3, r2
 801b062:	795b      	ldrb	r3, [r3, #5]
 801b064:	2b00      	cmp	r3, #0
 801b066:	d012      	beq.n	801b08e <SYSTM001_StartTimer+0xa6>
    {
      /* set timer status as SYSTM001_STATE_RUNNING */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_RUNNING;
 801b068:	687b      	ldr	r3, [r7, #4]
 801b06a:	f103 32ff 	add.w	r2, r3, #4294967295
 801b06e:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801b072:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801b076:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801b07a:	189b      	adds	r3, r3, r2
 801b07c:	f04f 0200 	mov.w	r2, #0
 801b080:	715a      	strb	r2, [r3, #5]
      /* Insert this timer into timer list  */
      SYSTM001_lInsertTimerList((Handle - 1U));
 801b082:	687b      	ldr	r3, [r7, #4]
 801b084:	f103 33ff 	add.w	r3, r3, #4294967295
 801b088:	4618      	mov	r0, r3
 801b08a:	f7ff fcbd 	bl	801aa08 <SYSTM001_lInsertTimerList>
    }
  }

  return Error;
 801b08e:	68fb      	ldr	r3, [r7, #12]
}
 801b090:	4618      	mov	r0, r3
 801b092:	f107 0710 	add.w	r7, r7, #16
 801b096:	46bd      	mov	sp, r7
 801b098:	bd80      	pop	{r7, pc}
 801b09a:	bf00      	nop

0801b09c <SYSTM001_StopTimer>:

/*
 *  Interface to stop the software timer.
 */
status_t SYSTM001_StopTimer(handle_t Handle) 
{
 801b09c:	b580      	push	{r7, lr}
 801b09e:	b084      	sub	sp, #16
 801b0a0:	af00      	add	r7, sp, #0
 801b0a2:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 801b0a4:	f04f 0300 	mov.w	r3, #0
 801b0a8:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 801b0aa:	687b      	ldr	r3, [r7, #4]
 801b0ac:	2b20      	cmp	r3, #32
 801b0ae:	d902      	bls.n	801b0b6 <SYSTM001_StopTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 801b0b0:	f04f 0301 	mov.w	r3, #1
 801b0b4:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 801b0b6:	f640 0344 	movw	r3, #2116	; 0x844
 801b0ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801b0be:	681a      	ldr	r2, [r3, #0]
 801b0c0:	687b      	ldr	r3, [r7, #4]
 801b0c2:	f103 33ff 	add.w	r3, r3, #4294967295
 801b0c6:	fa22 f303 	lsr.w	r3, r2, r3
 801b0ca:	f003 0301 	and.w	r3, r3, #1
 801b0ce:	2b00      	cmp	r3, #0
 801b0d0:	d102      	bne.n	801b0d8 <SYSTM001_StopTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 801b0d2:	f04f 0301 	mov.w	r3, #1
 801b0d6:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 801b0d8:	68fb      	ldr	r3, [r7, #12]
 801b0da:	2b00      	cmp	r3, #0
 801b0dc:	d11f      	bne.n	801b11e <SYSTM001_StopTimer+0x82>
  {
    /* Check whether Timer is in Stop state */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_STOPPED)
 801b0de:	687b      	ldr	r3, [r7, #4]
 801b0e0:	f103 32ff 	add.w	r2, r3, #4294967295
 801b0e4:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801b0e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801b0ec:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801b0f0:	189b      	adds	r3, r3, r2
 801b0f2:	795b      	ldrb	r3, [r3, #5]
 801b0f4:	2b01      	cmp	r3, #1
 801b0f6:	d012      	beq.n	801b11e <SYSTM001_StopTimer+0x82>
    {
      /* remove Timer from node list */
      SYSTM001_lRemoveTimerList((Handle - 1U));
 801b0f8:	687b      	ldr	r3, [r7, #4]
 801b0fa:	f103 33ff 	add.w	r3, r3, #4294967295
 801b0fe:	4618      	mov	r0, r3
 801b100:	f7ff fd8c 	bl	801ac1c <SYSTM001_lRemoveTimerList>

      /* Set timer status as SYSTM001_STATE_STOPPED  */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_STOPPED;
 801b104:	687b      	ldr	r3, [r7, #4]
 801b106:	f103 32ff 	add.w	r2, r3, #4294967295
 801b10a:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801b10e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801b112:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801b116:	189b      	adds	r3, r3, r2
 801b118:	f04f 0201 	mov.w	r2, #1
 801b11c:	715a      	strb	r2, [r3, #5]
    }
  }

  return Error;
 801b11e:	68fb      	ldr	r3, [r7, #12]
}
 801b120:	4618      	mov	r0, r3
 801b122:	f107 0710 	add.w	r7, r7, #16
 801b126:	46bd      	mov	sp, r7
 801b128:	bd80      	pop	{r7, pc}
 801b12a:	bf00      	nop

0801b12c <SYSTM001_DeleteTimer>:

/*
 *  Function to delete the Timer instance.
 */
status_t SYSTM001_DeleteTimer(handle_t Handle) 
{
 801b12c:	b580      	push	{r7, lr}
 801b12e:	b084      	sub	sp, #16
 801b130:	af00      	add	r7, sp, #0
 801b132:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 801b134:	f04f 0300 	mov.w	r3, #0
 801b138:	60fb      	str	r3, [r7, #12]

  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 801b13a:	687b      	ldr	r3, [r7, #4]
 801b13c:	2b20      	cmp	r3, #32
 801b13e:	d902      	bls.n	801b146 <SYSTM001_DeleteTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 801b140:	f04f 0301 	mov.w	r3, #1
 801b144:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 801b146:	f640 0344 	movw	r3, #2116	; 0x844
 801b14a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801b14e:	681a      	ldr	r2, [r3, #0]
 801b150:	687b      	ldr	r3, [r7, #4]
 801b152:	f103 33ff 	add.w	r3, r3, #4294967295
 801b156:	fa22 f303 	lsr.w	r3, r2, r3
 801b15a:	f003 0301 	and.w	r3, r3, #1
 801b15e:	2b00      	cmp	r3, #0
 801b160:	d102      	bne.n	801b168 <SYSTM001_DeleteTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 801b162:	f04f 0301 	mov.w	r3, #1
 801b166:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 801b168:	68fb      	ldr	r3, [r7, #12]
 801b16a:	2b00      	cmp	r3, #0
 801b16c:	d126      	bne.n	801b1bc <SYSTM001_DeleteTimer+0x90>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState == SYSTM001_STATE_RUNNING)
 801b16e:	687b      	ldr	r3, [r7, #4]
 801b170:	f103 32ff 	add.w	r2, r3, #4294967295
 801b174:	f640 43f0 	movw	r3, #3312	; 0xcf0
 801b178:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801b17c:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801b180:	189b      	adds	r3, r3, r2
 801b182:	795b      	ldrb	r3, [r3, #5]
 801b184:	2b00      	cmp	r3, #0
 801b186:	d105      	bne.n	801b194 <SYSTM001_DeleteTimer+0x68>
    {
      /* Yes,remove this timer from timer list*/
      SYSTM001_lRemoveTimerList((Handle - 1U));
 801b188:	687b      	ldr	r3, [r7, #4]
 801b18a:	f103 33ff 	add.w	r3, r3, #4294967295
 801b18e:	4618      	mov	r0, r3
 801b190:	f7ff fd44 	bl	801ac1c <SYSTM001_lRemoveTimerList>
    }

    /* Release resource that this timer hold*/
    TimerTracker &=~((uint32_t)1U << (Handle - 1U));
 801b194:	687b      	ldr	r3, [r7, #4]
 801b196:	f103 33ff 	add.w	r3, r3, #4294967295
 801b19a:	f04f 0201 	mov.w	r2, #1
 801b19e:	fa02 f303 	lsl.w	r3, r2, r3
 801b1a2:	ea6f 0203 	mvn.w	r2, r3
 801b1a6:	f640 0344 	movw	r3, #2116	; 0x844
 801b1aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801b1ae:	681b      	ldr	r3, [r3, #0]
 801b1b0:	401a      	ands	r2, r3
 801b1b2:	f640 0344 	movw	r3, #2116	; 0x844
 801b1b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801b1ba:	601a      	str	r2, [r3, #0]
  }

  return Error;
 801b1bc:	68fb      	ldr	r3, [r7, #12]

}
 801b1be:	4618      	mov	r0, r3
 801b1c0:	f107 0710 	add.w	r7, r7, #16
 801b1c4:	46bd      	mov	sp, r7
 801b1c6:	bd80      	pop	{r7, pc}

0801b1c8 <SYSTM001_GetTime>:

/*
 *  Interface to get the current system time.
 */
uint32_t  SYSTM001_GetTime(void)
{
 801b1c8:	b480      	push	{r7}
 801b1ca:	af00      	add	r7, sp, #0
  /* <<<DD_SYSTM001 _API_6>>> */
  return CONVERT_SYSTICK_COUNT_TO_MSEC(SysTickCount);
 801b1cc:	f640 0348 	movw	r3, #2120	; 0x848
 801b1d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801b1d4:	681b      	ldr	r3, [r3, #0]
}
 801b1d6:	4618      	mov	r0, r3
 801b1d8:	46bd      	mov	sp, r7
 801b1da:	bc80      	pop	{r7}
 801b1dc:	4770      	bx	lr
 801b1de:	bf00      	nop

0801b1e0 <SYSTM001_GetSysTickCount>:
/*
 *  Utility function to get the no of system ticks for the 
 *  specified period.
 */
uint32_t  SYSTM001_GetSysTickCount(uint32_t Period ) 
{
 801b1e0:	b480      	push	{r7}
 801b1e2:	b085      	sub	sp, #20
 801b1e4:	af00      	add	r7, sp, #0
 801b1e6:	6078      	str	r0, [r7, #4]
  /* <<<DD_SYSTM001 _API_7>>> */
  uint32_t	Count  = CONVERT_MSEC_TO_SYSICK_COUNT(Period);
 801b1e8:	687a      	ldr	r2, [r7, #4]
 801b1ea:	f24d 43c0 	movw	r3, #54464	; 0xd4c0
 801b1ee:	f2c0 0301 	movt	r3, #1
 801b1f2:	fb03 f302 	mul.w	r3, r3, r2
 801b1f6:	60fb      	str	r3, [r7, #12]
  return Count;
 801b1f8:	68fb      	ldr	r3, [r7, #12]
}
 801b1fa:	4618      	mov	r0, r3
 801b1fc:	f107 0714 	add.w	r7, r7, #20
 801b200:	46bd      	mov	sp, r7
 801b202:	bc80      	pop	{r7}
 801b204:	4770      	bx	lr
 801b206:	bf00      	nop

0801b208 <_malloc_r>:
 *  Size bytes of storage available. If the space is available, malloc returns a
 *  pointer to a newly allocated block as its result. *
 * This API is only applicable for XMC4500 device
 */
void* _malloc_r( struct _reent* Rptr, size_t Size )
{
 801b208:	b580      	push	{r7, lr}
 801b20a:	b082      	sub	sp, #8
 801b20c:	af00      	add	r7, sp, #0
 801b20e:	6078      	str	r0, [r7, #4]
 801b210:	6039      	str	r1, [r7, #0]
/* Call malloc function of GMM App. */
  return (GMM001_malloc(Size)); 
 801b212:	6838      	ldr	r0, [r7, #0]
 801b214:	f004 fdd0 	bl	801fdb8 <GMM001_malloc>
 801b218:	4603      	mov	r3, r0
}
 801b21a:	4618      	mov	r0, r3
 801b21c:	f107 0708 	add.w	r7, r7, #8
 801b220:	46bd      	mov	sp, r7
 801b222:	bd80      	pop	{r7, pc}

0801b224 <_calloc_r>:
 * but the memory block is initialized to all zero bytes. *
 * This API is only applicable for XMC4500 device
 */
/* <<<DD_SLTHA003_API_2>>> */
void* _calloc_r( struct _reent *Rptr, size_t NoOfElem, size_t ElemSize )
{
 801b224:	b580      	push	{r7, lr}
 801b226:	b086      	sub	sp, #24
 801b228:	af00      	add	r7, sp, #0
 801b22a:	60f8      	str	r0, [r7, #12]
 801b22c:	60b9      	str	r1, [r7, #8]
 801b22e:	607a      	str	r2, [r7, #4]
  void *MemPtr = NULL;
 801b230:	f04f 0300 	mov.w	r3, #0
 801b234:	617b      	str	r3, [r7, #20]
/* Call malloc function of GMM App. */
  MemPtr = GMM001_malloc( NoOfElem * ElemSize);
 801b236:	68bb      	ldr	r3, [r7, #8]
 801b238:	687a      	ldr	r2, [r7, #4]
 801b23a:	fb02 f303 	mul.w	r3, r2, r3
 801b23e:	4618      	mov	r0, r3
 801b240:	f004 fdba 	bl	801fdb8 <GMM001_malloc>
 801b244:	6178      	str	r0, [r7, #20]
  memset(MemPtr, 0, (NoOfElem * ElemSize));
 801b246:	68bb      	ldr	r3, [r7, #8]
 801b248:	687a      	ldr	r2, [r7, #4]
 801b24a:	fb02 f303 	mul.w	r3, r2, r3
 801b24e:	6978      	ldr	r0, [r7, #20]
 801b250:	f04f 0100 	mov.w	r1, #0
 801b254:	461a      	mov	r2, r3
 801b256:	f00b ffdd 	bl	8027214 <memset>
  return MemPtr;
 801b25a:	697b      	ldr	r3, [r7, #20]
}
 801b25c:	4618      	mov	r0, r3
 801b25e:	f107 0718 	add.w	r7, r7, #24
 801b262:	46bd      	mov	sp, r7
 801b264:	bd80      	pop	{r7, pc}
 801b266:	bf00      	nop

0801b268 <_free_r>:
 * object as the argument. *
 * This API is only applicable for XMC4500 device
 */ 
/* <<<DD_SLTHA003_API_3>>> */
void _free_r( struct _reent *Rptr, void *Ptr )
{
 801b268:	b580      	push	{r7, lr}
 801b26a:	b082      	sub	sp, #8
 801b26c:	af00      	add	r7, sp, #0
 801b26e:	6078      	str	r0, [r7, #4]
 801b270:	6039      	str	r1, [r7, #0]
/* Call free function of GMM App. */
  GMM001_free(Ptr);
 801b272:	6838      	ldr	r0, [r7, #0]
 801b274:	f004 fe3c 	bl	801fef0 <GMM001_free>
}
 801b278:	f107 0708 	add.w	r7, r7, #8
 801b27c:	46bd      	mov	sp, r7
 801b27e:	bd80      	pop	{r7, pc}

0801b280 <_realloc_r>:
 * object matches the contents of the original object. *
 * This API is only applicable for XMC4500 device
 */
/* <<<DD_SLTHA003_API_4>>> */
void* _realloc_r( struct _reent *Rptr, void *Ptr, size_t Size )
{
 801b280:	b580      	push	{r7, lr}
 801b282:	b084      	sub	sp, #16
 801b284:	af00      	add	r7, sp, #0
 801b286:	60f8      	str	r0, [r7, #12]
 801b288:	60b9      	str	r1, [r7, #8]
 801b28a:	607a      	str	r2, [r7, #4]
/* Call realloc function of GMM App. */
  return (GMM001_realloc( Size, Ptr));
 801b28c:	6878      	ldr	r0, [r7, #4]
 801b28e:	68b9      	ldr	r1, [r7, #8]
 801b290:	f004 fdbe 	bl	801fe10 <GMM001_realloc>
 801b294:	4603      	mov	r3, r0
}
 801b296:	4618      	mov	r0, r3
 801b298:	f107 0710 	add.w	r7, r7, #16
 801b29c:	46bd      	mov	sp, r7
 801b29e:	bd80      	pop	{r7, pc}

0801b2a0 <_gettimeofday_r>:
/* <<<DD_SLTHA003_API_5>>> */
/*
 * This function gets the calendar time in seconds.
 */
SLTHA003_Time()
{
 801b2a0:	b580      	push	{r7, lr}
 801b2a2:	b088      	sub	sp, #32
 801b2a4:	af00      	add	r7, sp, #0
 801b2a6:	60f8      	str	r0, [r7, #12]
 801b2a8:	60b9      	str	r1, [r7, #8]
 801b2aa:	607a      	str	r2, [r7, #4]
   time_t Seconds ;
   status_t Status;
#if defined (__GNUC__)
       struct timezone *TimeZonePtr;
#endif
   if (TimePtr)
 801b2ac:	68bb      	ldr	r3, [r7, #8]
 801b2ae:	2b00      	cmp	r3, #0
 801b2b0:	d00f      	beq.n	801b2d2 <_gettimeofday_r+0x32>
   {
     Status = RTC001_Time(&Seconds);
 801b2b2:	f107 0314 	add.w	r3, r7, #20
 801b2b6:	4618      	mov	r0, r3
 801b2b8:	f000 fc22 	bl	801bb00 <RTC001_Time>
 801b2bc:	61f8      	str	r0, [r7, #28]
     if (Status == (uint32_t)DAVEApp_SUCCESS)
 801b2be:	69fb      	ldr	r3, [r7, #28]
 801b2c0:	2b00      	cmp	r3, #0
 801b2c2:	d106      	bne.n	801b2d2 <_gettimeofday_r+0x32>
     {
#if defined (__GNUC__)
      TimePtr->tv_sec =  Seconds;
 801b2c4:	697a      	ldr	r2, [r7, #20]
 801b2c6:	68bb      	ldr	r3, [r7, #8]
 801b2c8:	601a      	str	r2, [r3, #0]
      TimePtr->tv_usec = 0;
 801b2ca:	68bb      	ldr	r3, [r7, #8]
 801b2cc:	f04f 0200 	mov.w	r2, #0
 801b2d0:	605a      	str	r2, [r3, #4]
#endif
    }
  }
#if defined (__GNUC__)
  /*  Return fixed data for the timezone */
  TimeZonePtr =  (struct timezone *)TimeZone;
 801b2d2:	687b      	ldr	r3, [r7, #4]
 801b2d4:	61bb      	str	r3, [r7, #24]
	TimeZonePtr->tz_minuteswest = 0;
 801b2d6:	69bb      	ldr	r3, [r7, #24]
 801b2d8:	f04f 0200 	mov.w	r2, #0
 801b2dc:	601a      	str	r2, [r3, #0]
  TimeZonePtr->tz_dsttime = 0;
 801b2de:	69bb      	ldr	r3, [r7, #24]
 801b2e0:	f04f 0200 	mov.w	r2, #0
 801b2e4:	605a      	str	r2, [r3, #4]
#endif
  return (int)Seconds;
 801b2e6:	697b      	ldr	r3, [r7, #20]
}
 801b2e8:	4618      	mov	r0, r3
 801b2ea:	f107 0720 	add.w	r7, r7, #32
 801b2ee:	46bd      	mov	sp, r7
 801b2f0:	bd80      	pop	{r7, pc}
 801b2f2:	bf00      	nop

0801b2f4 <_times_r>:
/* <<<DD_SLTHA003_API_6>>> */
/*
 * This function gets the processor time. 
 */
SLTHA003_Clock()
{
 801b2f4:	b480      	push	{r7}
 801b2f6:	b083      	sub	sp, #12
 801b2f8:	af00      	add	r7, sp, #0
 801b2fa:	6078      	str	r0, [r7, #4]
 801b2fc:	6039      	str	r1, [r7, #0]
#if  defined (__GNUC__)
  TmsPtr->tms_utime = 0;
 801b2fe:	683b      	ldr	r3, [r7, #0]
 801b300:	f04f 0200 	mov.w	r2, #0
 801b304:	601a      	str	r2, [r3, #0]
  TmsPtr->tms_stime = 0;
 801b306:	683b      	ldr	r3, [r7, #0]
 801b308:	f04f 0200 	mov.w	r2, #0
 801b30c:	605a      	str	r2, [r3, #4]
  TmsPtr->tms_cutime = 0;
 801b30e:	683b      	ldr	r3, [r7, #0]
 801b310:	f04f 0200 	mov.w	r2, #0
 801b314:	609a      	str	r2, [r3, #8]
  TmsPtr->tms_cstime = 0;
 801b316:	683b      	ldr	r3, [r7, #0]
 801b318:	f04f 0200 	mov.w	r2, #0
 801b31c:	60da      	str	r2, [r3, #12]
#endif
  return 0;
 801b31e:	f04f 0300 	mov.w	r3, #0
}
 801b322:	4618      	mov	r0, r3
 801b324:	f107 070c 	add.w	r7, r7, #12
 801b328:	46bd      	mov	sp, r7
 801b32a:	bc80      	pop	{r7}
 801b32c:	4770      	bx	lr
 801b32e:	bf00      	nop

0801b330 <RTC001_lInit>:
 *  Initialization function for the app. Configures the registers
 *  based on options selected in UI.
 */ 

static void  RTC001_lInit(const RTC001_HandleType* Handle)
{
 801b330:	b580      	push	{r7, lr}
 801b332:	b084      	sub	sp, #16
 801b334:	af00      	add	r7, sp, #0
 801b336:	6078      	str	r0, [r7, #4]
  
  /* Used to store the return status */
  uint32_t status = (uint32_t) RTC001App_SUCCESS;
 801b338:	f04f 0300 	mov.w	r3, #0
 801b33c:	60fb      	str	r3, [r7, #12]

  /* Used to store the value that needs to be loaded to register */
  uint32_t uRegValue = 0U;
 801b33e:	f04f 0300 	mov.w	r3, #0
 801b342:	60bb      	str	r3, [r7, #8]
   SCU_GENERAL->PASSWD = 0x000000C3UL;
   uRegValue = 0U;
  #endif
  
  /* Clear Mirror register update status of RTC registers in SCU*/
  SCU_INTERRUPT->SRCLR = \
 801b344:	f244 0374 	movw	r3, #16500	; 0x4074
 801b348:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b34c:	f04f 52f8 	mov.w	r2, #520093696	; 0x1f000000
 801b350:	60da      	str	r2, [r3, #12]
      (uint32_t)(SCU_INTERRUPT_SRCLR_RTC_CTR_Msk | \
	   SCU_INTERRUPT_SRCLR_RTC_ATIM0_Msk | SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk | \
  	   SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk | SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk);
	   
  if ((((RTC->CTR & RTC_CTR_ENB_Msk) >> RTC_CTR_ENB_Pos) == 0U ) || \
 801b352:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b356:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b35a:	685b      	ldr	r3, [r3, #4]
 801b35c:	f003 0301 	and.w	r3, r3, #1
 801b360:	2b00      	cmp	r3, #0
 801b362:	d003      	beq.n	801b36c <RTC001_lInit+0x3c>
     (Handle->RTCInitOnce != RTC001_INITONCE_ENABLE))
 801b364:	687b      	ldr	r3, [r7, #4]
 801b366:	785b      	ldrb	r3, [r3, #1]
  SCU_INTERRUPT->SRCLR = \
      (uint32_t)(SCU_INTERRUPT_SRCLR_RTC_CTR_Msk | \
	   SCU_INTERRUPT_SRCLR_RTC_ATIM0_Msk | SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk | \
  	   SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk | SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk);
	   
  if ((((RTC->CTR & RTC_CTR_ENB_Msk) >> RTC_CTR_ENB_Pos) == 0U ) || \
 801b368:	2b01      	cmp	r3, #1
 801b36a:	d009      	beq.n	801b380 <RTC001_lInit+0x50>
     (Handle->RTCInitOnce != RTC001_INITONCE_ENABLE))
  {
     /* <<<DD_RTC001_API_4>>> */
	 /* RTC disabled to set the time */
     status = RTC001_Disable();
 801b36c:	f000 f98e 	bl	801b68c <RTC001_Disable>
 801b370:	60f8      	str	r0, [r7, #12]
     /*Assert status == RTC001App_SUCCESS*/
     DBG002_I(status == RTC001App_SUCCESS);
     /* Calendar time and date set in RTC registers */
     status = RTC001_Clock_SetTime(&timeptr1);
 801b372:	f240 1084 	movw	r0, #388	; 0x184
 801b376:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801b37a:	f000 fb0f 	bl	801b99c <RTC001_Clock_SetTime>
 801b37e:	60f8      	str	r0, [r7, #12]
     /*Assert status == RTC001App_SUCCESS*/
     DBG002_I(status == RTC001App_SUCCESS);
  }
  
  /* Wait for Mirror register update */
  while(SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk)
 801b380:	bf00      	nop
 801b382:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b386:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b38a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801b38e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801b392:	2b00      	cmp	r3, #0
 801b394:	d1f5      	bne.n	801b382 <RTC001_lInit+0x52>
  {}
  /* Enable the RTC module */
  RTC->CTR |= (((uint32_t)Handle->RTCEnable) << RTC_CTR_ENB_Pos);
 801b396:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b39a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b39e:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801b3a2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b3a6:	6851      	ldr	r1, [r2, #4]
 801b3a8:	687a      	ldr	r2, [r7, #4]
 801b3aa:	7812      	ldrb	r2, [r2, #0]
 801b3ac:	430a      	orrs	r2, r1
 801b3ae:	605a      	str	r2, [r3, #4]
  
  /* Enable interrupt on alarm event  */
  RTC->MSKSR |= (((uint32_t)Handle->RTCAlarmInterrupt) << RTC_MSKSR_MAI_Pos);
 801b3b0:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b3b4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b3b8:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801b3bc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b3c0:	6911      	ldr	r1, [r2, #16]
 801b3c2:	687a      	ldr	r2, [r7, #4]
 801b3c4:	7ad2      	ldrb	r2, [r2, #11]
 801b3c6:	ea4f 2202 	mov.w	r2, r2, lsl #8
 801b3ca:	430a      	orrs	r2, r1
 801b3cc:	611a      	str	r2, [r3, #16]

  #if (UC_FAMILY == XMC4)
   
   /* Enable RTC alarm interrupt in SCU */
   SCU_INTERRUPT->SRMSK |= (((uint32_t)Handle->RTCAlarmInterrupt) << \
 801b3ce:	f244 0374 	movw	r3, #16500	; 0x4074
 801b3d2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b3d6:	f244 0274 	movw	r2, #16500	; 0x4074
 801b3da:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b3de:	6891      	ldr	r1, [r2, #8]
 801b3e0:	687a      	ldr	r2, [r7, #4]
 801b3e2:	7ad2      	ldrb	r2, [r2, #11]
 801b3e4:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801b3e8:	430a      	orrs	r2, r1
 801b3ea:	609a      	str	r2, [r3, #8]
   SCU_INTERRUPT_SRMSK_AI_Pos);   
  
   /*Enable wake up from hibernate mode on an RTC alarm, periodic second,
     minute, hour, day, month and year events	 
   */   
   uRegValue = (((uint32_t)Handle->RTCHibAlarmEvent << RTC_CTR_TAE_Pos) | \
 801b3ec:	687b      	ldr	r3, [r7, #4]
 801b3ee:	7b5b      	ldrb	r3, [r3, #13]
 801b3f0:	ea4f 0283 	mov.w	r2, r3, lsl #2
             ((uint32_t)Handle->RTCHibPeriodicSecEvent << RTC_CTR_ESEC_Pos) | \
 801b3f4:	687b      	ldr	r3, [r7, #4]
 801b3f6:	7b9b      	ldrb	r3, [r3, #14]
 801b3f8:	ea4f 2303 	mov.w	r3, r3, lsl #8
   SCU_INTERRUPT_SRMSK_AI_Pos);   
  
   /*Enable wake up from hibernate mode on an RTC alarm, periodic second,
     minute, hour, day, month and year events	 
   */   
   uRegValue = (((uint32_t)Handle->RTCHibAlarmEvent << RTC_CTR_TAE_Pos) | \
 801b3fc:	431a      	orrs	r2, r3
             ((uint32_t)Handle->RTCHibPeriodicSecEvent << RTC_CTR_ESEC_Pos) | \
             ((uint32_t)Handle->RTCHibPeriodicMinEvent << RTC_CTR_EMIC_Pos) | \
 801b3fe:	687b      	ldr	r3, [r7, #4]
 801b400:	7bdb      	ldrb	r3, [r3, #15]
 801b402:	ea4f 2343 	mov.w	r3, r3, lsl #9
  
   /*Enable wake up from hibernate mode on an RTC alarm, periodic second,
     minute, hour, day, month and year events	 
   */   
   uRegValue = (((uint32_t)Handle->RTCHibAlarmEvent << RTC_CTR_TAE_Pos) | \
             ((uint32_t)Handle->RTCHibPeriodicSecEvent << RTC_CTR_ESEC_Pos) | \
 801b406:	431a      	orrs	r2, r3
             ((uint32_t)Handle->RTCHibPeriodicMinEvent << RTC_CTR_EMIC_Pos) | \
			 ((uint32_t)Handle->RTCHibPeriodicHourEvent << RTC_CTR_EHOC_Pos)| \
 801b408:	687b      	ldr	r3, [r7, #4]
 801b40a:	7c1b      	ldrb	r3, [r3, #16]
 801b40c:	ea4f 2383 	mov.w	r3, r3, lsl #10
   /*Enable wake up from hibernate mode on an RTC alarm, periodic second,
     minute, hour, day, month and year events	 
   */   
   uRegValue = (((uint32_t)Handle->RTCHibAlarmEvent << RTC_CTR_TAE_Pos) | \
             ((uint32_t)Handle->RTCHibPeriodicSecEvent << RTC_CTR_ESEC_Pos) | \
             ((uint32_t)Handle->RTCHibPeriodicMinEvent << RTC_CTR_EMIC_Pos) | \
 801b410:	431a      	orrs	r2, r3
			 ((uint32_t)Handle->RTCHibPeriodicHourEvent << RTC_CTR_EHOC_Pos)| \
			 ((uint32_t)Handle->RTCHibPeriodicDayEvent << RTC_CTR_EDAC_Pos) | \
 801b412:	687b      	ldr	r3, [r7, #4]
 801b414:	7c5b      	ldrb	r3, [r3, #17]
 801b416:	ea4f 23c3 	mov.w	r3, r3, lsl #11
     minute, hour, day, month and year events	 
   */   
   uRegValue = (((uint32_t)Handle->RTCHibAlarmEvent << RTC_CTR_TAE_Pos) | \
             ((uint32_t)Handle->RTCHibPeriodicSecEvent << RTC_CTR_ESEC_Pos) | \
             ((uint32_t)Handle->RTCHibPeriodicMinEvent << RTC_CTR_EMIC_Pos) | \
			 ((uint32_t)Handle->RTCHibPeriodicHourEvent << RTC_CTR_EHOC_Pos)| \
 801b41a:	431a      	orrs	r2, r3
			 ((uint32_t)Handle->RTCHibPeriodicDayEvent << RTC_CTR_EDAC_Pos) | \
			 ((uint32_t)Handle->RTCHibPeriodicMonthEvent << RTC_CTR_EMOC_Pos)| \
 801b41c:	687b      	ldr	r3, [r7, #4]
 801b41e:	7c9b      	ldrb	r3, [r3, #18]
 801b420:	ea4f 3343 	mov.w	r3, r3, lsl #13
   */   
   uRegValue = (((uint32_t)Handle->RTCHibAlarmEvent << RTC_CTR_TAE_Pos) | \
             ((uint32_t)Handle->RTCHibPeriodicSecEvent << RTC_CTR_ESEC_Pos) | \
             ((uint32_t)Handle->RTCHibPeriodicMinEvent << RTC_CTR_EMIC_Pos) | \
			 ((uint32_t)Handle->RTCHibPeriodicHourEvent << RTC_CTR_EHOC_Pos)| \
			 ((uint32_t)Handle->RTCHibPeriodicDayEvent << RTC_CTR_EDAC_Pos) | \
 801b424:	431a      	orrs	r2, r3
			 ((uint32_t)Handle->RTCHibPeriodicMonthEvent << RTC_CTR_EMOC_Pos)| \
			 ((uint32_t)Handle->RTCHibPeriodicYearEvent << RTC_CTR_EYEC_Pos));
 801b426:	687b      	ldr	r3, [r7, #4]
 801b428:	7cdb      	ldrb	r3, [r3, #19]
 801b42a:	ea4f 3383 	mov.w	r3, r3, lsl #14
   SCU_INTERRUPT_SRMSK_AI_Pos);   
  
   /*Enable wake up from hibernate mode on an RTC alarm, periodic second,
     minute, hour, day, month and year events	 
   */   
   uRegValue = (((uint32_t)Handle->RTCHibAlarmEvent << RTC_CTR_TAE_Pos) | \
 801b42e:	4313      	orrs	r3, r2
 801b430:	60bb      	str	r3, [r7, #8]
			 ((uint32_t)Handle->RTCHibPeriodicYearEvent << RTC_CTR_EYEC_Pos));
   /**
    * Program Control Register (CTR)
    */
   /* Wait for Mirror register update */
   while(SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk)
 801b432:	bf00      	nop
 801b434:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b438:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b43c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801b440:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801b444:	2b00      	cmp	r3, #0
 801b446:	d1f5      	bne.n	801b434 <RTC001_lInit+0x104>
   {}
   RTC->CTR |= uRegValue;
 801b448:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b44c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b450:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801b454:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b458:	6851      	ldr	r1, [r2, #4]
 801b45a:	68ba      	ldr	r2, [r7, #8]
 801b45c:	430a      	orrs	r2, r1
 801b45e:	605a      	str	r2, [r3, #4]
   
  #endif

   while(SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk)
 801b460:	bf00      	nop
 801b462:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b466:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b46a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801b46e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801b472:	2b00      	cmp	r3, #0
 801b474:	d1f5      	bne.n	801b462 <RTC001_lInit+0x132>
   {}
   /*Configure RTC prescaler*/
   RTC->CTR = (((uint32_t)Handle->DividerValue << (uint32_t)RTC_CTR_DIV_Pos) & \
 801b476:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b47a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b47e:	687a      	ldr	r2, [r7, #4]
 801b480:	8852      	ldrh	r2, [r2, #2]
 801b482:	ea4f 4102 	mov.w	r1, r2, lsl #16
              (uint32_t)RTC_CTR_DIV_Msk) | \
    	      (RTC->CTR & ((uint32_t)~((uint32_t)RTC_CTR_DIV_Msk)));
 801b486:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801b48a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b48e:	6852      	ldr	r2, [r2, #4]
 801b490:	ea4f 4202 	mov.w	r2, r2, lsl #16
 801b494:	ea4f 4212 	mov.w	r2, r2, lsr #16

   while(SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk)
   {}
   /*Configure RTC prescaler*/
   RTC->CTR = (((uint32_t)Handle->DividerValue << (uint32_t)RTC_CTR_DIV_Pos) & \
              (uint32_t)RTC_CTR_DIV_Msk) | \
 801b498:	430a      	orrs	r2, r1
  #endif

   while(SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk)
   {}
   /*Configure RTC prescaler*/
   RTC->CTR = (((uint32_t)Handle->DividerValue << (uint32_t)RTC_CTR_DIV_Pos) & \
 801b49a:	605a      	str	r2, [r3, #4]
              (uint32_t)RTC_CTR_DIV_Msk) | \
    	      (RTC->CTR & ((uint32_t)~((uint32_t)RTC_CTR_DIV_Msk)));
					
  /* Reset the variable */
  uRegValue = 0U;
 801b49c:	f04f 0300 	mov.w	r3, #0
 801b4a0:	60bb      	str	r3, [r7, #8]
  
  /* Enable periodic seconds, minutes, hours 
	 days, months and years interrupts
   */
  uRegValue =(((uint32_t)Handle->RTCPeriodicSecInterrupt<<RTC_MSKSR_MPSE_Pos)| \
 801b4a2:	687b      	ldr	r3, [r7, #4]
 801b4a4:	795b      	ldrb	r3, [r3, #5]
 801b4a6:	461a      	mov	r2, r3
            ((uint32_t)Handle->RTCPeriodicMinInterrupt<<RTC_MSKSR_MPMI_Pos) | \
 801b4a8:	687b      	ldr	r3, [r7, #4]
 801b4aa:	799b      	ldrb	r3, [r3, #6]
 801b4ac:	ea4f 0343 	mov.w	r3, r3, lsl #1
  uRegValue = 0U;
  
  /* Enable periodic seconds, minutes, hours 
	 days, months and years interrupts
   */
  uRegValue =(((uint32_t)Handle->RTCPeriodicSecInterrupt<<RTC_MSKSR_MPSE_Pos)| \
 801b4b0:	431a      	orrs	r2, r3
            ((uint32_t)Handle->RTCPeriodicMinInterrupt<<RTC_MSKSR_MPMI_Pos) | \
            ((uint32_t)Handle->RTCPeriodicHourInterrupt<<RTC_MSKSR_MPHO_Pos) | \
 801b4b2:	687b      	ldr	r3, [r7, #4]
 801b4b4:	79db      	ldrb	r3, [r3, #7]
 801b4b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Enable periodic seconds, minutes, hours 
	 days, months and years interrupts
   */
  uRegValue =(((uint32_t)Handle->RTCPeriodicSecInterrupt<<RTC_MSKSR_MPSE_Pos)| \
            ((uint32_t)Handle->RTCPeriodicMinInterrupt<<RTC_MSKSR_MPMI_Pos) | \
 801b4ba:	431a      	orrs	r2, r3
            ((uint32_t)Handle->RTCPeriodicHourInterrupt<<RTC_MSKSR_MPHO_Pos) | \
			((uint32_t)Handle->RTCPeriodicDayInterrupt<<RTC_MSKSR_MPDA_Pos) | \
 801b4bc:	687b      	ldr	r3, [r7, #4]
 801b4be:	7a1b      	ldrb	r3, [r3, #8]
 801b4c0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  /* Enable periodic seconds, minutes, hours 
	 days, months and years interrupts
   */
  uRegValue =(((uint32_t)Handle->RTCPeriodicSecInterrupt<<RTC_MSKSR_MPSE_Pos)| \
            ((uint32_t)Handle->RTCPeriodicMinInterrupt<<RTC_MSKSR_MPMI_Pos) | \
            ((uint32_t)Handle->RTCPeriodicHourInterrupt<<RTC_MSKSR_MPHO_Pos) | \
 801b4c4:	431a      	orrs	r2, r3
			((uint32_t)Handle->RTCPeriodicDayInterrupt<<RTC_MSKSR_MPDA_Pos) | \
			((uint32_t)Handle->RTCPeriodicMonthInterrupt<< RTC_MSKSR_MPMO_Pos)|\
 801b4c6:	687b      	ldr	r3, [r7, #4]
 801b4c8:	7a5b      	ldrb	r3, [r3, #9]
 801b4ca:	ea4f 1343 	mov.w	r3, r3, lsl #5
	 days, months and years interrupts
   */
  uRegValue =(((uint32_t)Handle->RTCPeriodicSecInterrupt<<RTC_MSKSR_MPSE_Pos)| \
            ((uint32_t)Handle->RTCPeriodicMinInterrupt<<RTC_MSKSR_MPMI_Pos) | \
            ((uint32_t)Handle->RTCPeriodicHourInterrupt<<RTC_MSKSR_MPHO_Pos) | \
			((uint32_t)Handle->RTCPeriodicDayInterrupt<<RTC_MSKSR_MPDA_Pos) | \
 801b4ce:	431a      	orrs	r2, r3
			((uint32_t)Handle->RTCPeriodicMonthInterrupt<< RTC_MSKSR_MPMO_Pos)|\
			((uint32_t)Handle->RTCPeriodicYearInterrupt<< RTC_MSKSR_MPYE_Pos));
 801b4d0:	687b      	ldr	r3, [r7, #4]
 801b4d2:	7a9b      	ldrb	r3, [r3, #10]
 801b4d4:	ea4f 1383 	mov.w	r3, r3, lsl #6
  uRegValue = 0U;
  
  /* Enable periodic seconds, minutes, hours 
	 days, months and years interrupts
   */
  uRegValue =(((uint32_t)Handle->RTCPeriodicSecInterrupt<<RTC_MSKSR_MPSE_Pos)| \
 801b4d8:	4313      	orrs	r3, r2
 801b4da:	60bb      	str	r3, [r7, #8]
			((uint32_t)Handle->RTCPeriodicMonthInterrupt<< RTC_MSKSR_MPMO_Pos)|\
			((uint32_t)Handle->RTCPeriodicYearInterrupt<< RTC_MSKSR_MPYE_Pos));
  /**
   * Program Service Request Mask Register (MSKSR)
   */
  RTC->MSKSR |= uRegValue;
 801b4dc:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b4e0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b4e4:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801b4e8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b4ec:	6911      	ldr	r1, [r2, #16]
 801b4ee:	68ba      	ldr	r2, [r7, #8]
 801b4f0:	430a      	orrs	r2, r1
 801b4f2:	611a      	str	r2, [r3, #16]

  #if (UC_FAMILY == XMC4)
   /* Enable RTC periodic interrupt in SCU 
    * when any of the periodic interrupts are enabled
    */
   if (uRegValue != 0U)
 801b4f4:	68bb      	ldr	r3, [r7, #8]
 801b4f6:	2b00      	cmp	r3, #0
 801b4f8:	d00b      	beq.n	801b512 <RTC001_lInit+0x1e2>
   {
     SCU_INTERRUPT->SRMSK |= (uint32_t)SCU_INTERRUPT_SRMSK_PI_Msk;       
 801b4fa:	f244 0374 	movw	r3, #16500	; 0x4074
 801b4fe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b502:	f244 0274 	movw	r2, #16500	; 0x4074
 801b506:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b50a:	6892      	ldr	r2, [r2, #8]
 801b50c:	f042 0202 	orr.w	r2, r2, #2
 801b510:	609a      	str	r2, [r3, #8]
   }
   /* Register User defined Event Handler for Timer function
    * when user defines the handler name in the UI
    */
   #ifdef RTC001_EVENTTRIGTOSCU
   	if ((Handle->RTC001_PI_Listener != NULL) && (uRegValue != 0U))
 801b512:	687b      	ldr	r3, [r7, #4]
 801b514:	695b      	ldr	r3, [r3, #20]
 801b516:	2b00      	cmp	r3, #0
 801b518:	d00b      	beq.n	801b532 <RTC001_lInit+0x202>
 801b51a:	68bb      	ldr	r3, [r7, #8]
 801b51c:	2b00      	cmp	r3, #0
 801b51e:	d008      	beq.n	801b532 <RTC001_lInit+0x202>
	{
     NVIC_SCU001_RegisterCallback(NVIC_SCU001_PI,Handle->RTC001_PI_Listener,0U);
 801b520:	687b      	ldr	r3, [r7, #4]
 801b522:	695b      	ldr	r3, [r3, #20]
 801b524:	f04f 0001 	mov.w	r0, #1
 801b528:	4619      	mov	r1, r3
 801b52a:	f04f 0200 	mov.w	r2, #0
 801b52e:	f002 fbb5 	bl	801dc9c <NVIC_SCU001_RegisterCallback>
  if (status != (uint32_t)RTC001App_SUCCESS)
  {
    DBG002_ERROR(APP_GID, 0, 4,status);
  }
  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
}
 801b532:	f107 0710 	add.w	r7, r7, #16
 801b536:	46bd      	mov	sp, r7
 801b538:	bd80      	pop	{r7, pc}
 801b53a:	bf00      	nop

0801b53c <RTC001_Init>:
/*
 *  Initialization function for the app. Configures the registers
 *  based on options selected in UI.
 */
void RTC001_Init(void)
{
 801b53c:	b580      	push	{r7, lr}
 801b53e:	af00      	add	r7, sp, #0
	RTC001_lInit(&RTC001_Handle);
 801b540:	f24d 1084 	movw	r0, #53636	; 0xd184
 801b544:	f6c0 0002 	movt	r0, #2050	; 0x802
 801b548:	f7ff fef2 	bl	801b330 <RTC001_lInit>

}
 801b54c:	bd80      	pop	{r7, pc}
 801b54e:	bf00      	nop

0801b550 <RTC001_DeInit>:
/*
 *  Deinitialization function which initializes the App internal data
 *  structures to default values. 
 */
void  RTC001_DeInit(void)
{
 801b550:	b480      	push	{r7}
 801b552:	af00      	add	r7, sp, #0
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);
   /* <<<DD_RTC001_API_2>>> */
  /* Wait for Mirror register update */
  while(SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk)
 801b554:	bf00      	nop
 801b556:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b55a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b55e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801b562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801b566:	2b00      	cmp	r3, #0
 801b568:	d1f5      	bne.n	801b556 <RTC001_DeInit+0x6>
  {}
  /* Clear the RTC Control registers */
  RTC->CTR &= (0xFFFF0000U);
 801b56a:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b56e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b572:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801b576:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b57a:	6852      	ldr	r2, [r2, #4]
 801b57c:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801b580:	ea4f 4202 	mov.w	r2, r2, lsl #16
 801b584:	605a      	str	r2, [r3, #4]
  
  /* Clear the Service Request Mask Register */  
  RTC->MSKSR = 0x00000000U;
 801b586:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b58a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b58e:	f04f 0200 	mov.w	r2, #0
 801b592:	611a      	str	r2, [r3, #16]
  
  /* Clear the Clear Service Request Register */ 
  RTC->CLRSR |= 0x0000016FU;
 801b594:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b598:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b59c:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801b5a0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b5a4:	6952      	ldr	r2, [r2, #20]
 801b5a6:	f442 72b7 	orr.w	r2, r2, #366	; 0x16e
 801b5aa:	f042 0201 	orr.w	r2, r2, #1
 801b5ae:	615a      	str	r2, [r3, #20]
      	
  /* Clear the RTC Time registers */ 
  while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk | \
 801b5b0:	bf00      	nop
 801b5b2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b5b6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b5ba:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801b5be:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 801b5c2:	2b00      	cmp	r3, #0
 801b5c4:	d1f5      	bne.n	801b5b2 <RTC001_DeInit+0x62>
         SCU_GENERAL_MIRRSTS_RTC_TIM1_Msk))!= 0x0U)
  {}
  RTC->TIM0 = 0x00000000U;
 801b5c6:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b5ca:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b5ce:	f04f 0200 	mov.w	r2, #0
 801b5d2:	621a      	str	r2, [r3, #32]
  RTC->TIM1 = 0x00000000U;
 801b5d4:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b5d8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b5dc:	f04f 0200 	mov.w	r2, #0
 801b5e0:	625a      	str	r2, [r3, #36]	; 0x24
 
  /* Clear the Alarm registers */  
  while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_ATIM0_Msk | \
 801b5e2:	bf00      	nop
 801b5e4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b5e8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b5ec:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801b5f0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801b5f4:	2b00      	cmp	r3, #0
 801b5f6:	d1f5      	bne.n	801b5e4 <RTC001_DeInit+0x94>
         SCU_GENERAL_MIRRSTS_RTC_ATIM1_Msk))!= 0x0U)
  {}
  RTC->ATIM0 = 0x00000000U;
 801b5f8:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b5fc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b600:	f04f 0200 	mov.w	r2, #0
 801b604:	619a      	str	r2, [r3, #24]
  RTC->ATIM1 = 0x00000000U;
 801b606:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b60a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b60e:	f04f 0200 	mov.w	r2, #0
 801b612:	61da      	str	r2, [r3, #28]
  
  /* Clear Mirror register update status of RTC registers in SCU*/
  SCU_INTERRUPT->SRCLR |= (uint32_t)\
 801b614:	f244 0374 	movw	r3, #16500	; 0x4074
 801b618:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b61c:	f244 0274 	movw	r2, #16500	; 0x4074
 801b620:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b624:	68d2      	ldr	r2, [r2, #12]
 801b626:	f042 52f8 	orr.w	r2, r2, #520093696	; 0x1f000000
 801b62a:	60da      	str	r2, [r3, #12]
    (SCU_INTERRUPT_SRCLR_RTC_CTR_Msk | SCU_INTERRUPT_SRCLR_RTC_ATIM0_Msk | \
  	 SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk | SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk | \
  	 SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk);    
  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
}
 801b62c:	46bd      	mov	sp, r7
 801b62e:	bc80      	pop	{r7}
 801b630:	4770      	bx	lr
 801b632:	bf00      	nop

0801b634 <RTC001_Enable>:
 * Note : This function is not required after Initialization if the RTC Enable 
 *        UI option is checked. 
 *
 */
uint32_t  RTC001_Enable(void)
{  
 801b634:	b480      	push	{r7}
 801b636:	af00      	add	r7, sp, #0
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);
   /* <<<DD_RTC001_API_3>>> */
 
  /* Clear Mirror register update status of RTC registers in SCU*/
  SCU_INTERRUPT->SRCLR |= (uint32_t)\
 801b638:	f244 0374 	movw	r3, #16500	; 0x4074
 801b63c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b640:	f244 0274 	movw	r2, #16500	; 0x4074
 801b644:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b648:	68d2      	ldr	r2, [r2, #12]
 801b64a:	f042 52f8 	orr.w	r2, r2, #520093696	; 0x1f000000
 801b64e:	60da      	str	r2, [r3, #12]
    (SCU_INTERRUPT_SRCLR_RTC_CTR_Msk | SCU_INTERRUPT_SRCLR_RTC_ATIM0_Msk | \
  	 SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk | SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk | \
  	 SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk);
  /* Wait for Mirror register update */
  while(SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk)
 801b650:	bf00      	nop
 801b652:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b656:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b65a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801b65e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801b662:	2b00      	cmp	r3, #0
 801b664:	d1f5      	bne.n	801b652 <RTC001_Enable+0x1e>
  {}
  /* Enable the RTC module */
  RTC->CTR  |= ((uint32_t)(RTC_CTR_ENB_Msk));
 801b666:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b66a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b66e:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801b672:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b676:	6852      	ldr	r2, [r2, #4]
 801b678:	f042 0201 	orr.w	r2, r2, #1
 801b67c:	605a      	str	r2, [r3, #4]

  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
  return ((uint32_t)RTC001App_SUCCESS);
 801b67e:	f04f 0300 	mov.w	r3, #0
}
 801b682:	4618      	mov	r0, r3
 801b684:	46bd      	mov	sp, r7
 801b686:	bc80      	pop	{r7}
 801b688:	4770      	bx	lr
 801b68a:	bf00      	nop

0801b68c <RTC001_Disable>:
/*
 *  The function disables the RTC module.
 */
 
uint32_t  RTC001_Disable(void)
{
 801b68c:	b480      	push	{r7}
 801b68e:	af00      	add	r7, sp, #0
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);
   /* <<<DD_RTC001_API_4>>> */

  /* Wait for Mirror register update */
  while(SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk)
 801b690:	bf00      	nop
 801b692:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b696:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b69a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801b69e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801b6a2:	2b00      	cmp	r3, #0
 801b6a4:	d1f5      	bne.n	801b692 <RTC001_Disable+0x6>
  {}
  /* Disable the RTC module */
  RTC->CTR &= (uint32_t)(~(RTC_CTR_ENB_Msk));
 801b6a6:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b6aa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b6ae:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801b6b2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b6b6:	6852      	ldr	r2, [r2, #4]
 801b6b8:	f022 0201 	bic.w	r2, r2, #1
 801b6bc:	605a      	str	r2, [r3, #4]
      	
  /* Clear the RTC Time registers */ 
  while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk | \
 801b6be:	bf00      	nop
 801b6c0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b6c4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b6c8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801b6cc:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 801b6d0:	2b00      	cmp	r3, #0
 801b6d2:	d1f5      	bne.n	801b6c0 <RTC001_Disable+0x34>
         SCU_GENERAL_MIRRSTS_RTC_TIM1_Msk))!= 0x0U)
  {}
  RTC->TIM0 = 0x00000000U;
 801b6d4:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b6d8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b6dc:	f04f 0200 	mov.w	r2, #0
 801b6e0:	621a      	str	r2, [r3, #32]
  RTC->TIM1 = 0x00000000U;
 801b6e2:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b6e6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b6ea:	f04f 0200 	mov.w	r2, #0
 801b6ee:	625a      	str	r2, [r3, #36]	; 0x24
 
  /* Clear the Alarm registers */  
  while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_ATIM0_Msk | \
 801b6f0:	bf00      	nop
 801b6f2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b6f6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b6fa:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801b6fe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801b702:	2b00      	cmp	r3, #0
 801b704:	d1f5      	bne.n	801b6f2 <RTC001_Disable+0x66>
         SCU_GENERAL_MIRRSTS_RTC_ATIM1_Msk))!= 0x0U)
  {}
  RTC->ATIM0 = 0x00000000U;
 801b706:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b70a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b70e:	f04f 0200 	mov.w	r2, #0
 801b712:	619a      	str	r2, [r3, #24]
  RTC->ATIM1 = 0x00000000U;
 801b714:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b718:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b71c:	f04f 0200 	mov.w	r2, #0
 801b720:	61da      	str	r2, [r3, #28]
  
  /* Clear Mirror register update status of RTC registers in SCU*/
  SCU_INTERRUPT->SRCLR |= (uint32_t)\
 801b722:	f244 0374 	movw	r3, #16500	; 0x4074
 801b726:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b72a:	f244 0274 	movw	r2, #16500	; 0x4074
 801b72e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b732:	68d2      	ldr	r2, [r2, #12]
 801b734:	f042 52f8 	orr.w	r2, r2, #520093696	; 0x1f000000
 801b738:	60da      	str	r2, [r3, #12]
    (SCU_INTERRUPT_SRCLR_RTC_CTR_Msk | SCU_INTERRUPT_SRCLR_RTC_ATIM0_Msk | \
  	 SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk | SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk | \
  	 SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk);    
  							
  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
  return ((uint32_t)RTC001App_SUCCESS);
 801b73a:	f04f 0300 	mov.w	r3, #0
}
 801b73e:	4618      	mov	r0, r3
 801b740:	46bd      	mov	sp, r7
 801b742:	bc80      	pop	{r7}
 801b744:	4770      	bx	lr
 801b746:	bf00      	nop

0801b748 <RTC001_GetFlagStatus>:

/*
 *  The function gets RTC status flag for Alarm and Periodic Timer Events.
 */	
uint32_t  RTC001_GetFlagStatus(RTC001_FlagType Flag)
{
 801b748:	b480      	push	{r7}
 801b74a:	b085      	sub	sp, #20
 801b74c:	af00      	add	r7, sp, #0
 801b74e:	4603      	mov	r3, r0
 801b750:	80fb      	strh	r3, [r7, #6]
  uint32_t status = (uint32_t) RTC001_RESET;
 801b752:	f04f 0304 	mov.w	r3, #4
 801b756:	60fb      	str	r3, [r7, #12]
  uint32_t StatusValue = 0U;
 801b758:	f04f 0300 	mov.w	r3, #0
 801b75c:	60bb      	str	r3, [r7, #8]
  /* <<<DD_RTC001_API_6>>> */
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);

  /*Read the Status Service Request Register*/
  StatusValue = RTC->STSSR;
 801b75e:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b762:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b766:	68db      	ldr	r3, [r3, #12]
 801b768:	60bb      	str	r3, [r7, #8]
  
  /*Check the given flag*/
	if((StatusValue & (uint32_t) Flag) != 0U)
 801b76a:	88fa      	ldrh	r2, [r7, #6]
 801b76c:	68bb      	ldr	r3, [r7, #8]
 801b76e:	4013      	ands	r3, r2
 801b770:	2b00      	cmp	r3, #0
 801b772:	d002      	beq.n	801b77a <RTC001_GetFlagStatus+0x32>
	{
	  status = (uint32_t) RTC001_SET;
 801b774:	f04f 0303 	mov.w	r3, #3
 801b778:	60fb      	str	r3, [r7, #12]
	}

	DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
	return status;
 801b77a:	68fb      	ldr	r3, [r7, #12]
}
 801b77c:	4618      	mov	r0, r3
 801b77e:	f107 0714 	add.w	r7, r7, #20
 801b782:	46bd      	mov	sp, r7
 801b784:	bc80      	pop	{r7}
 801b786:	4770      	bx	lr

0801b788 <RTC001_ClearFlagStatus>:

/*
 *  The function clears RTC status flag for Alarm and Periodic Timer Events.
 */
void  RTC001_ClearFlagStatus(RTC001_FlagType Flag)
{
 801b788:	b480      	push	{r7}
 801b78a:	b083      	sub	sp, #12
 801b78c:	af00      	add	r7, sp, #0
 801b78e:	4603      	mov	r3, r0
 801b790:	80fb      	strh	r3, [r7, #6]
  /* <<<DD_RTC001_API_5>>> */
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);
  
  /*Write to the Clear Service Request Register*/
  RTC->CLRSR |= (uint32_t)Flag;
 801b792:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b796:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b79a:	f44f 4294 	mov.w	r2, #18944	; 0x4a00
 801b79e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801b7a2:	6951      	ldr	r1, [r2, #20]
 801b7a4:	88fa      	ldrh	r2, [r7, #6]
 801b7a6:	430a      	orrs	r2, r1
 801b7a8:	615a      	str	r2, [r3, #20]

  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
}
 801b7aa:	f107 070c 	add.w	r7, r7, #12
 801b7ae:	46bd      	mov	sp, r7
 801b7b0:	bc80      	pop	{r7}
 801b7b2:	4770      	bx	lr

0801b7b4 <RTC001_ConfigAlarm>:
 *  Interface to configure the RTC alarm.
 */

uint32_t RTC001_ConfigAlarm (const RTC001_HandleType* Handle,
    RTC001_TimeHandle* timeptr, AlarmCallBackPtr CallBack,uint32_t CbArg)
{
 801b7b4:	b580      	push	{r7, lr}
 801b7b6:	b088      	sub	sp, #32
 801b7b8:	af00      	add	r7, sp, #0
 801b7ba:	60f8      	str	r0, [r7, #12]
 801b7bc:	60b9      	str	r1, [r7, #8]
 801b7be:	607a      	str	r2, [r7, #4]
 801b7c0:	603b      	str	r3, [r7, #0]
  uint16_t month1 = 0U,year1 = 0U,day1 = 0U;
 801b7c2:	f04f 0300 	mov.w	r3, #0
 801b7c6:	837b      	strh	r3, [r7, #26]
 801b7c8:	f04f 0300 	mov.w	r3, #0
 801b7cc:	833b      	strh	r3, [r7, #24]
 801b7ce:	f04f 0300 	mov.w	r3, #0
 801b7d2:	82fb      	strh	r3, [r7, #22]
  uint8_t  sec1 = 0U, min1 = 0U, hour1 = 0U;
 801b7d4:	f04f 0300 	mov.w	r3, #0
 801b7d8:	757b      	strb	r3, [r7, #21]
 801b7da:	f04f 0300 	mov.w	r3, #0
 801b7de:	753b      	strb	r3, [r7, #20]
 801b7e0:	f04f 0300 	mov.w	r3, #0
 801b7e4:	74fb      	strb	r3, [r7, #19]
  uint32_t status = (uint32_t)RTC001_ERROR;
 801b7e6:	f04f 0302 	mov.w	r3, #2
 801b7ea:	61fb      	str	r3, [r7, #28]
  /* <<<DD_RTC001_API_7>>> */
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);
  do
  {
    /* Clear Mirror register update status of RTC registers in SCU*/
    SCU_INTERRUPT->SRCLR = (uint32_t)\
 801b7ec:	f244 0374 	movw	r3, #16500	; 0x4074
 801b7f0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b7f4:	f04f 52f8 	mov.w	r2, #520093696	; 0x1f000000
 801b7f8:	60da      	str	r2, [r3, #12]
  	   SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk | SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk | \
  	   SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk);  	

    #ifdef RTC001_EVENTTRIGTOSCU
	/* Register the call back function with NVIC_SCU001 Or NVIC_SR101 */		
    if (Handle->RTCAlarmInterrupt != RTC001_ALARMINT_DISABLE )
 801b7fa:	68fb      	ldr	r3, [r7, #12]
 801b7fc:	7adb      	ldrb	r3, [r3, #11]
 801b7fe:	2b00      	cmp	r3, #0
 801b800:	d008      	beq.n	801b814 <RTC001_ConfigAlarm+0x60>
	{
		if(CallBack != NULL)
 801b802:	687b      	ldr	r3, [r7, #4]
 801b804:	2b00      	cmp	r3, #0
 801b806:	d005      	beq.n	801b814 <RTC001_ConfigAlarm+0x60>
		{
            #if (UC_FAMILY == XMC4)
			  /* Register User defined Event Handler for Timer function */
			  NVIC_SCU001_RegisterCallback(NVIC_SCU001_AI,CallBack,CbArg);
 801b808:	f04f 0002 	mov.w	r0, #2
 801b80c:	6879      	ldr	r1, [r7, #4]
 801b80e:	683a      	ldr	r2, [r7, #0]
 801b810:	f002 fa44 	bl	801dc9c <NVIC_SCU001_RegisterCallback>
		} 
	}
	#endif
	
    /*   Write values into ATIM0 and ATIM1 registers  */
    month1 = timeptr->Month;
 801b814:	68bb      	ldr	r3, [r7, #8]
 801b816:	795b      	ldrb	r3, [r3, #5]
 801b818:	837b      	strh	r3, [r7, #26]
    year1 = timeptr->Year;
 801b81a:	68bb      	ldr	r3, [r7, #8]
 801b81c:	88db      	ldrh	r3, [r3, #6]
 801b81e:	833b      	strh	r3, [r7, #24]
    day1 = timeptr->Days;
 801b820:	68bb      	ldr	r3, [r7, #8]
 801b822:	78db      	ldrb	r3, [r3, #3]
 801b824:	82fb      	strh	r3, [r7, #22]
    /* Time value */
    hour1 = timeptr->Hours;
 801b826:	68bb      	ldr	r3, [r7, #8]
 801b828:	789b      	ldrb	r3, [r3, #2]
 801b82a:	74fb      	strb	r3, [r7, #19]
    min1 = timeptr->Min;
 801b82c:	68bb      	ldr	r3, [r7, #8]
 801b82e:	785b      	ldrb	r3, [r3, #1]
 801b830:	753b      	strb	r3, [r7, #20]
    sec1 = timeptr->Sec;
 801b832:	68bb      	ldr	r3, [r7, #8]
 801b834:	781b      	ldrb	r3, [r3, #0]
 801b836:	757b      	strb	r3, [r7, #21]
    /* Check whether the date entered is valid */
    if((RTC001_ldatevalid(month1,day1,year1)) && \
 801b838:	8b79      	ldrh	r1, [r7, #26]
 801b83a:	8afa      	ldrh	r2, [r7, #22]
 801b83c:	8b3b      	ldrh	r3, [r7, #24]
 801b83e:	4608      	mov	r0, r1
 801b840:	4611      	mov	r1, r2
 801b842:	461a      	mov	r2, r3
 801b844:	f000 fa44 	bl	801bcd0 <RTC001_ldatevalid>
 801b848:	4603      	mov	r3, r0
 801b84a:	2b00      	cmp	r3, #0
 801b84c:	d04b      	beq.n	801b8e6 <RTC001_ConfigAlarm+0x132>
       (RTC001_ltimevalid(sec1,min1,hour1)))
 801b84e:	7d79      	ldrb	r1, [r7, #21]
 801b850:	7d3a      	ldrb	r2, [r7, #20]
 801b852:	7cfb      	ldrb	r3, [r7, #19]
 801b854:	4608      	mov	r0, r1
 801b856:	4611      	mov	r1, r2
 801b858:	461a      	mov	r2, r3
 801b85a:	f000 fb33 	bl	801bec4 <RTC001_ltimevalid>
 801b85e:	4603      	mov	r3, r0
    /* Time value */
    hour1 = timeptr->Hours;
    min1 = timeptr->Min;
    sec1 = timeptr->Sec;
    /* Check whether the date entered is valid */
    if((RTC001_ldatevalid(month1,day1,year1)) && \
 801b860:	2b00      	cmp	r3, #0
 801b862:	d040      	beq.n	801b8e6 <RTC001_ConfigAlarm+0x132>
       (RTC001_ltimevalid(sec1,min1,hour1)))
    { 
       /*Wait until any transfer over serial interface to ATIM0 and ATIM1 is 
	     completed*/
       while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_ATIM0_Msk | \
 801b864:	bf00      	nop
 801b866:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801b86a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b86e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801b872:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801b876:	2b00      	cmp	r3, #0
 801b878:	d1f5      	bne.n	801b866 <RTC001_ConfigAlarm+0xb2>
              SCU_GENERAL_MIRRSTS_RTC_ATIM1_Msk))!= 0x0U)
       {}   
       /*Configure the Alarm Time Register 0 */
       RTC->ATIM0 = (uint32_t)\
 801b87a:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b87e:	f2c5 0300 	movt	r3, #20480	; 0x5000
               (((timeptr->Sec) & (uint32_t)RTC_ATIM0_ASE_Msk) | \
 801b882:	68ba      	ldr	r2, [r7, #8]
 801b884:	7812      	ldrb	r2, [r2, #0]
 801b886:	f002 013f 	and.w	r1, r2, #63	; 0x3f
              ((((uint32_t)timeptr->Min) << RTC_ATIM0_AMI_Pos) & \
 801b88a:	68ba      	ldr	r2, [r7, #8]
 801b88c:	7852      	ldrb	r2, [r2, #1]
 801b88e:	ea4f 2202 	mov.w	r2, r2, lsl #8
 801b892:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
       while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_ATIM0_Msk | \
              SCU_GENERAL_MIRRSTS_RTC_ATIM1_Msk))!= 0x0U)
       {}   
       /*Configure the Alarm Time Register 0 */
       RTC->ATIM0 = (uint32_t)\
               (((timeptr->Sec) & (uint32_t)RTC_ATIM0_ASE_Msk) | \
 801b896:	4311      	orrs	r1, r2
              ((((uint32_t)timeptr->Min) << RTC_ATIM0_AMI_Pos) & \
                                  (uint32_t)RTC_ATIM0_AMI_Msk) | \
            ((((uint32_t)timeptr->Hours) << RTC_ATIM0_AHO_Pos) & \
 801b898:	68ba      	ldr	r2, [r7, #8]
 801b89a:	7892      	ldrb	r2, [r2, #2]
 801b89c:	ea4f 4202 	mov.w	r2, r2, lsl #16
 801b8a0:	f402 12f8 	and.w	r2, r2, #2031616	; 0x1f0000
       {}   
       /*Configure the Alarm Time Register 0 */
       RTC->ATIM0 = (uint32_t)\
               (((timeptr->Sec) & (uint32_t)RTC_ATIM0_ASE_Msk) | \
              ((((uint32_t)timeptr->Min) << RTC_ATIM0_AMI_Pos) & \
                                  (uint32_t)RTC_ATIM0_AMI_Msk) | \
 801b8a4:	4311      	orrs	r1, r2
            ((((uint32_t)timeptr->Hours) << RTC_ATIM0_AHO_Pos) & \
                                  (uint32_t)RTC_ATIM0_AHO_Msk) | \
        (((((uint32_t)timeptr->Days)-1U) << RTC_ATIM0_ADA_Pos) & \
 801b8a6:	68ba      	ldr	r2, [r7, #8]
 801b8a8:	78d2      	ldrb	r2, [r2, #3]
 801b8aa:	f102 32ff 	add.w	r2, r2, #4294967295
 801b8ae:	ea4f 6202 	mov.w	r2, r2, lsl #24
 801b8b2:	f002 52f8 	and.w	r2, r2, #520093696	; 0x1f000000
	     completed*/
       while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_ATIM0_Msk | \
              SCU_GENERAL_MIRRSTS_RTC_ATIM1_Msk))!= 0x0U)
       {}   
       /*Configure the Alarm Time Register 0 */
       RTC->ATIM0 = (uint32_t)\
 801b8b6:	430a      	orrs	r2, r1
 801b8b8:	619a      	str	r2, [r3, #24]
            ((((uint32_t)timeptr->Hours) << RTC_ATIM0_AHO_Pos) & \
                                  (uint32_t)RTC_ATIM0_AHO_Msk) | \
        (((((uint32_t)timeptr->Days)-1U) << RTC_ATIM0_ADA_Pos) & \
                                  (uint32_t)RTC_ATIM0_ADA_Msk));        
       /*Configure the Alarm Time Register 1 */
       RTC->ATIM1 = (uint32_t)\
 801b8ba:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b8be:	f2c5 0300 	movt	r3, #20480	; 0x5000
           ((((((uint32_t)timeptr->Month)-1U) << RTC_ATIM1_AMO_Pos) & \
 801b8c2:	68ba      	ldr	r2, [r7, #8]
 801b8c4:	7952      	ldrb	r2, [r2, #5]
 801b8c6:	f102 32ff 	add.w	r2, r2, #4294967295
 801b8ca:	ea4f 2202 	mov.w	r2, r2, lsl #8
 801b8ce:	f402 6170 	and.w	r1, r2, #3840	; 0xf00
                                       (uint32_t)RTC_ATIM1_AMO_Msk) | \
        ((uint32_t)(((uint32_t)timeptr->Year) << RTC_ATIM1_AYE_Pos) & \
 801b8d2:	68ba      	ldr	r2, [r7, #8]
 801b8d4:	88d2      	ldrh	r2, [r2, #6]
 801b8d6:	ea4f 4202 	mov.w	r2, r2, lsl #16
            ((((uint32_t)timeptr->Hours) << RTC_ATIM0_AHO_Pos) & \
                                  (uint32_t)RTC_ATIM0_AHO_Msk) | \
        (((((uint32_t)timeptr->Days)-1U) << RTC_ATIM0_ADA_Pos) & \
                                  (uint32_t)RTC_ATIM0_ADA_Msk));        
       /*Configure the Alarm Time Register 1 */
       RTC->ATIM1 = (uint32_t)\
 801b8da:	430a      	orrs	r2, r1
 801b8dc:	61da      	str	r2, [r3, #28]
           ((((((uint32_t)timeptr->Month)-1U) << RTC_ATIM1_AMO_Pos) & \
                                       (uint32_t)RTC_ATIM1_AMO_Msk) | \
        ((uint32_t)(((uint32_t)timeptr->Year) << RTC_ATIM1_AYE_Pos) & \
                                       (uint32_t)RTC_ATIM1_AYE_Msk));	     			       
      status = (uint32_t)RTC001App_SUCCESS;
 801b8de:	f04f 0300 	mov.w	r3, #0
 801b8e2:	61fb      	str	r3, [r7, #28]
 801b8e4:	e002      	b.n	801b8ec <RTC001_ConfigAlarm+0x138>
    }  
    else /*Date is not valid*/
    {
      status = (uint32_t)RTC001_INVALID_HANDLE;      
 801b8e6:	f04f 0301 	mov.w	r3, #1
 801b8ea:	61fb      	str	r3, [r7, #28]
	  DBG002_ERROR(APP_GID, 1, 4,status);
    }
 
  }while(0);
  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
  return status;
 801b8ec:	69fb      	ldr	r3, [r7, #28]
}
 801b8ee:	4618      	mov	r0, r3
 801b8f0:	f107 0720 	add.w	r7, r7, #32
 801b8f4:	46bd      	mov	sp, r7
 801b8f6:	bd80      	pop	{r7, pc}

0801b8f8 <RTC001_Clock_GetTime>:
/*
 *  Function to read the current RTC time
 */
 
uint32_t RTC001_Clock_GetTime (RTC001_TimeHandle* timeptr)
{
 801b8f8:	b480      	push	{r7}
 801b8fa:	b085      	sub	sp, #20
 801b8fc:	af00      	add	r7, sp, #0
 801b8fe:	6078      	str	r0, [r7, #4]
  uint32_t TimeReg0Value,TimeReg1Value;
  TimeReg0Value = RTC->TIM0;
 801b900:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b904:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b908:	6a1b      	ldr	r3, [r3, #32]
 801b90a:	60fb      	str	r3, [r7, #12]
  TimeReg1Value = RTC->TIM1;
 801b90c:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801b910:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b916:	60bb      	str	r3, [r7, #8]
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);
   /* <<<DD_RTC001_API_8>>> */

  /*   Read values from TIM0 and TIM1 registers  */
  /*   Days of Week value  */
	timeptr->DaWe = (uint8_t)(TimeReg1Value & RTC_TIM1_DAWE_Msk);
 801b918:	68bb      	ldr	r3, [r7, #8]
 801b91a:	b2db      	uxtb	r3, r3
 801b91c:	f003 0307 	and.w	r3, r3, #7
 801b920:	b2da      	uxtb	r2, r3
 801b922:	687b      	ldr	r3, [r7, #4]
 801b924:	711a      	strb	r2, [r3, #4]
  /*   Month value  */
	timeptr->Month = \
        (uint8_t)(((TimeReg1Value & RTC_TIM1_MO_Msk) >> RTC_TIM1_MO_Pos) + 1U);
 801b926:	68bb      	ldr	r3, [r7, #8]
 801b928:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 801b92c:	ea4f 2313 	mov.w	r3, r3, lsr #8
 801b930:	b2db      	uxtb	r3, r3
 801b932:	f103 0301 	add.w	r3, r3, #1
 801b936:	b2da      	uxtb	r2, r3

  /*   Read values from TIM0 and TIM1 registers  */
  /*   Days of Week value  */
	timeptr->DaWe = (uint8_t)(TimeReg1Value & RTC_TIM1_DAWE_Msk);
  /*   Month value  */
	timeptr->Month = \
 801b938:	687b      	ldr	r3, [r7, #4]
 801b93a:	715a      	strb	r2, [r3, #5]
        (uint8_t)(((TimeReg1Value & RTC_TIM1_MO_Msk) >> RTC_TIM1_MO_Pos) + 1U);
  /*   Year value  */
	timeptr->Year = \
	    (uint16_t)((TimeReg1Value & RTC_TIM1_YE_Msk) >> RTC_TIM1_YE_Pos);
 801b93c:	68bb      	ldr	r3, [r7, #8]
 801b93e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801b942:	b29a      	uxth	r2, r3
	timeptr->DaWe = (uint8_t)(TimeReg1Value & RTC_TIM1_DAWE_Msk);
  /*   Month value  */
	timeptr->Month = \
        (uint8_t)(((TimeReg1Value & RTC_TIM1_MO_Msk) >> RTC_TIM1_MO_Pos) + 1U);
  /*   Year value  */
	timeptr->Year = \
 801b944:	687b      	ldr	r3, [r7, #4]
 801b946:	80da      	strh	r2, [r3, #6]
	    (uint16_t)((TimeReg1Value & RTC_TIM1_YE_Msk) >> RTC_TIM1_YE_Pos);

  /*   Seconds value  */
	timeptr->Sec =  (uint8_t)((TimeReg0Value & RTC_TIM0_SE_Msk));
 801b948:	68fb      	ldr	r3, [r7, #12]
 801b94a:	b2db      	uxtb	r3, r3
 801b94c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801b950:	b2da      	uxtb	r2, r3
 801b952:	687b      	ldr	r3, [r7, #4]
 801b954:	701a      	strb	r2, [r3, #0]
  /*   Minutes value  */
	timeptr->Min = \
	    (uint8_t)(((TimeReg0Value & RTC_TIM0_MI_Msk) >> RTC_TIM0_MI_Pos));
 801b956:	68fb      	ldr	r3, [r7, #12]
 801b958:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 801b95c:	ea4f 2313 	mov.w	r3, r3, lsr #8
 801b960:	b2da      	uxtb	r2, r3
	    (uint16_t)((TimeReg1Value & RTC_TIM1_YE_Msk) >> RTC_TIM1_YE_Pos);

  /*   Seconds value  */
	timeptr->Sec =  (uint8_t)((TimeReg0Value & RTC_TIM0_SE_Msk));
  /*   Minutes value  */
	timeptr->Min = \
 801b962:	687b      	ldr	r3, [r7, #4]
 801b964:	705a      	strb	r2, [r3, #1]
	    (uint8_t)(((TimeReg0Value & RTC_TIM0_MI_Msk) >> RTC_TIM0_MI_Pos));
  /*   Hours value  */
	timeptr->Hours = \
	    (uint8_t)(((TimeReg0Value & RTC_TIM0_HO_Msk) >> RTC_TIM0_HO_Pos));
 801b966:	68fb      	ldr	r3, [r7, #12]
 801b968:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 801b96c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801b970:	b2da      	uxtb	r2, r3
	timeptr->Sec =  (uint8_t)((TimeReg0Value & RTC_TIM0_SE_Msk));
  /*   Minutes value  */
	timeptr->Min = \
	    (uint8_t)(((TimeReg0Value & RTC_TIM0_MI_Msk) >> RTC_TIM0_MI_Pos));
  /*   Hours value  */
	timeptr->Hours = \
 801b972:	687b      	ldr	r3, [r7, #4]
 801b974:	709a      	strb	r2, [r3, #2]
	    (uint8_t)(((TimeReg0Value & RTC_TIM0_HO_Msk) >> RTC_TIM0_HO_Pos));
  /*   Days value starting from the 1st day of the month */
	timeptr->Days = \
        (uint8_t)(((TimeReg0Value & RTC_TIM0_DA_Msk) >> RTC_TIM0_DA_Pos) + 1U);	
 801b976:	68fb      	ldr	r3, [r7, #12]
 801b978:	f003 53f8 	and.w	r3, r3, #520093696	; 0x1f000000
 801b97c:	ea4f 6313 	mov.w	r3, r3, lsr #24
 801b980:	b2db      	uxtb	r3, r3
 801b982:	f103 0301 	add.w	r3, r3, #1
 801b986:	b2da      	uxtb	r2, r3
	    (uint8_t)(((TimeReg0Value & RTC_TIM0_MI_Msk) >> RTC_TIM0_MI_Pos));
  /*   Hours value  */
	timeptr->Hours = \
	    (uint8_t)(((TimeReg0Value & RTC_TIM0_HO_Msk) >> RTC_TIM0_HO_Pos));
  /*   Days value starting from the 1st day of the month */
	timeptr->Days = \
 801b988:	687b      	ldr	r3, [r7, #4]
 801b98a:	70da      	strb	r2, [r3, #3]
        (uint8_t)(((TimeReg0Value & RTC_TIM0_DA_Msk) >> RTC_TIM0_DA_Pos) + 1U);	
  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
  return ((uint32_t)RTC001App_SUCCESS);
 801b98c:	f04f 0300 	mov.w	r3, #0
}
 801b990:	4618      	mov	r0, r3
 801b992:	f107 0714 	add.w	r7, r7, #20
 801b996:	46bd      	mov	sp, r7
 801b998:	bc80      	pop	{r7}
 801b99a:	4770      	bx	lr

0801b99c <RTC001_Clock_SetTime>:

/*
 *  This function is to set the time.
 */
uint32_t RTC001_Clock_SetTime(RTC001_TimeHandle* timeptr)
{
 801b99c:	b580      	push	{r7, lr}
 801b99e:	b088      	sub	sp, #32
 801b9a0:	af00      	add	r7, sp, #0
 801b9a2:	6078      	str	r0, [r7, #4]
  uint16_t month1 = 0U,year1 = 0U,day1 = 0U;
 801b9a4:	f04f 0300 	mov.w	r3, #0
 801b9a8:	82fb      	strh	r3, [r7, #22]
 801b9aa:	f04f 0300 	mov.w	r3, #0
 801b9ae:	82bb      	strh	r3, [r7, #20]
 801b9b0:	f04f 0300 	mov.w	r3, #0
 801b9b4:	827b      	strh	r3, [r7, #18]
  uint8_t  sec1 = 0U, min1 = 0U, hour1 = 0U;
 801b9b6:	f04f 0300 	mov.w	r3, #0
 801b9ba:	747b      	strb	r3, [r7, #17]
 801b9bc:	f04f 0300 	mov.w	r3, #0
 801b9c0:	743b      	strb	r3, [r7, #16]
 801b9c2:	f04f 0300 	mov.w	r3, #0
 801b9c6:	73fb      	strb	r3, [r7, #15]
  uint32_t weekDay = 0U;
 801b9c8:	f04f 0300 	mov.w	r3, #0
 801b9cc:	61fb      	str	r3, [r7, #28]
  uint32_t status = (uint32_t)RTC001_ERROR;
 801b9ce:	f04f 0302 	mov.w	r3, #2
 801b9d2:	61bb      	str	r3, [r7, #24]
  
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);
   /* <<<DD_RTC001_API_9>>> */
   
  /* Clear Mirror register update status of RTC registers in SCU*/
  SCU_INTERRUPT->SRCLR = \
 801b9d4:	f244 0374 	movw	r3, #16500	; 0x4074
 801b9d8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801b9dc:	f04f 52f8 	mov.w	r2, #520093696	; 0x1f000000
 801b9e0:	60da      	str	r2, [r3, #12]
      (SCU_INTERRUPT_SRCLR_RTC_CTR_Msk | SCU_INTERRUPT_SRCLR_RTC_ATIM0_Msk | \
  	   SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk | SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk | \
  	   SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk);
 
  /*   Days of Week value  */
  month1 = timeptr->Month;
 801b9e2:	687b      	ldr	r3, [r7, #4]
 801b9e4:	795b      	ldrb	r3, [r3, #5]
 801b9e6:	82fb      	strh	r3, [r7, #22]
  year1 = timeptr->Year;
 801b9e8:	687b      	ldr	r3, [r7, #4]
 801b9ea:	88db      	ldrh	r3, [r3, #6]
 801b9ec:	82bb      	strh	r3, [r7, #20]
  day1 = timeptr->Days;
 801b9ee:	687b      	ldr	r3, [r7, #4]
 801b9f0:	78db      	ldrb	r3, [r3, #3]
 801b9f2:	827b      	strh	r3, [r7, #18]
  
  /* Time value */
  hour1 = timeptr->Hours;
 801b9f4:	687b      	ldr	r3, [r7, #4]
 801b9f6:	789b      	ldrb	r3, [r3, #2]
 801b9f8:	73fb      	strb	r3, [r7, #15]
  min1 = timeptr->Min;
 801b9fa:	687b      	ldr	r3, [r7, #4]
 801b9fc:	785b      	ldrb	r3, [r3, #1]
 801b9fe:	743b      	strb	r3, [r7, #16]
  sec1 = timeptr->Sec;
 801ba00:	687b      	ldr	r3, [r7, #4]
 801ba02:	781b      	ldrb	r3, [r3, #0]
 801ba04:	747b      	strb	r3, [r7, #17]
  do
  {    
    if((RTC001_ldatevalid(month1,day1,year1)) && \
 801ba06:	8af9      	ldrh	r1, [r7, #22]
 801ba08:	8a7a      	ldrh	r2, [r7, #18]
 801ba0a:	8abb      	ldrh	r3, [r7, #20]
 801ba0c:	4608      	mov	r0, r1
 801ba0e:	4611      	mov	r1, r2
 801ba10:	461a      	mov	r2, r3
 801ba12:	f000 f95d 	bl	801bcd0 <RTC001_ldatevalid>
 801ba16:	4603      	mov	r3, r0
 801ba18:	2b00      	cmp	r3, #0
 801ba1a:	d068      	beq.n	801baee <RTC001_Clock_SetTime+0x152>
       (RTC001_ltimevalid(sec1,min1,hour1)))
 801ba1c:	7c79      	ldrb	r1, [r7, #17]
 801ba1e:	7c3a      	ldrb	r2, [r7, #16]
 801ba20:	7bfb      	ldrb	r3, [r7, #15]
 801ba22:	4608      	mov	r0, r1
 801ba24:	4611      	mov	r1, r2
 801ba26:	461a      	mov	r2, r3
 801ba28:	f000 fa4c 	bl	801bec4 <RTC001_ltimevalid>
 801ba2c:	4603      	mov	r3, r0
  hour1 = timeptr->Hours;
  min1 = timeptr->Min;
  sec1 = timeptr->Sec;
  do
  {    
    if((RTC001_ldatevalid(month1,day1,year1)) && \
 801ba2e:	2b00      	cmp	r3, #0
 801ba30:	d05d      	beq.n	801baee <RTC001_Clock_SetTime+0x152>
       (RTC001_ltimevalid(sec1,min1,hour1)))
    { 
      weekDay = ((uint32_t)(RTC001_lweekday(month1,day1,year1)));
 801ba32:	8af9      	ldrh	r1, [r7, #22]
 801ba34:	8a7a      	ldrh	r2, [r7, #18]
 801ba36:	8abb      	ldrh	r3, [r7, #20]
 801ba38:	4608      	mov	r0, r1
 801ba3a:	4611      	mov	r1, r2
 801ba3c:	461a      	mov	r2, r3
 801ba3e:	f000 f9c3 	bl	801bdc8 <RTC001_lweekday>
 801ba42:	61f8      	str	r0, [r7, #28]
      if(weekDay < 6U)
 801ba44:	69fb      	ldr	r3, [r7, #28]
 801ba46:	2b05      	cmp	r3, #5
 801ba48:	d804      	bhi.n	801ba54 <RTC001_Clock_SetTime+0xb8>
      {
        weekDay += 1U;
 801ba4a:	69fb      	ldr	r3, [r7, #28]
 801ba4c:	f103 0301 	add.w	r3, r3, #1
 801ba50:	61fb      	str	r3, [r7, #28]
		DBG002_ERROR(APP_GID, 2, 4,status);
        break;
      }
      /*Write values into TIM0 and TIM1 registers  */
      /*Wait until any serial transaction is completed*/
      while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk | \
 801ba52:	e00a      	b.n	801ba6a <RTC001_Clock_SetTime+0xce>
      weekDay = ((uint32_t)(RTC001_lweekday(month1,day1,year1)));
      if(weekDay < 6U)
      {
        weekDay += 1U;
      }
      else if(weekDay == 6U)
 801ba54:	69fb      	ldr	r3, [r7, #28]
 801ba56:	2b06      	cmp	r3, #6
 801ba58:	d103      	bne.n	801ba62 <RTC001_Clock_SetTime+0xc6>
      {
        weekDay = 0U;
 801ba5a:	f04f 0300 	mov.w	r3, #0
 801ba5e:	61fb      	str	r3, [r7, #28]
		DBG002_ERROR(APP_GID, 2, 4,status);
        break;
      }
      /*Write values into TIM0 and TIM1 registers  */
      /*Wait until any serial transaction is completed*/
      while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk | \
 801ba60:	e003      	b.n	801ba6a <RTC001_Clock_SetTime+0xce>
      {
        weekDay = 0U;
      }
      else
      {
        status = (uint32_t)RTC001_INVALID_HANDLE;        
 801ba62:	f04f 0301 	mov.w	r3, #1
 801ba66:	61bb      	str	r3, [r7, #24]
		DBG002_ERROR(APP_GID, 2, 4,status);
        break;
 801ba68:	e044      	b.n	801baf4 <RTC001_Clock_SetTime+0x158>
      }
      /*Write values into TIM0 and TIM1 registers  */
      /*Wait until any serial transaction is completed*/
      while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk | \
 801ba6a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801ba6e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ba72:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801ba76:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 801ba7a:	2b00      	cmp	r3, #0
 801ba7c:	d1f5      	bne.n	801ba6a <RTC001_Clock_SetTime+0xce>
             SCU_GENERAL_MIRRSTS_RTC_TIM1_Msk))!= 0x0U)
      {}
      /*Configure RTC Time register 0*/
      RTC->TIM0 = (uint32_t)\
 801ba7e:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801ba82:	f2c5 0300 	movt	r3, #20480	; 0x5000
               (((timeptr->Sec) & (uint32_t)RTC_TIM0_SE_Msk) | \
 801ba86:	687a      	ldr	r2, [r7, #4]
 801ba88:	7812      	ldrb	r2, [r2, #0]
 801ba8a:	f002 013f 	and.w	r1, r2, #63	; 0x3f
              ((((uint32_t)timeptr->Min) << RTC_TIM0_MI_Pos) & \
 801ba8e:	687a      	ldr	r2, [r7, #4]
 801ba90:	7852      	ldrb	r2, [r2, #1]
 801ba92:	ea4f 2202 	mov.w	r2, r2, lsl #8
 801ba96:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
      while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk | \
             SCU_GENERAL_MIRRSTS_RTC_TIM1_Msk))!= 0x0U)
      {}
      /*Configure RTC Time register 0*/
      RTC->TIM0 = (uint32_t)\
               (((timeptr->Sec) & (uint32_t)RTC_TIM0_SE_Msk) | \
 801ba9a:	4311      	orrs	r1, r2
              ((((uint32_t)timeptr->Min) << RTC_TIM0_MI_Pos) & \
                                  (uint32_t)RTC_TIM0_MI_Msk) | \
            ((((uint32_t)timeptr->Hours) << RTC_TIM0_HO_Pos) & \
 801ba9c:	687a      	ldr	r2, [r7, #4]
 801ba9e:	7892      	ldrb	r2, [r2, #2]
 801baa0:	ea4f 4202 	mov.w	r2, r2, lsl #16
 801baa4:	f402 12f8 	and.w	r2, r2, #2031616	; 0x1f0000
      {}
      /*Configure RTC Time register 0*/
      RTC->TIM0 = (uint32_t)\
               (((timeptr->Sec) & (uint32_t)RTC_TIM0_SE_Msk) | \
              ((((uint32_t)timeptr->Min) << RTC_TIM0_MI_Pos) & \
                                  (uint32_t)RTC_TIM0_MI_Msk) | \
 801baa8:	4311      	orrs	r1, r2
            ((((uint32_t)timeptr->Hours) << RTC_TIM0_HO_Pos) & \
                                  (uint32_t)RTC_TIM0_HO_Msk) | \
      ((((((uint32_t)timeptr->Days)-1U)) << RTC_TIM0_DA_Pos) & \
 801baaa:	687a      	ldr	r2, [r7, #4]
 801baac:	78d2      	ldrb	r2, [r2, #3]
 801baae:	f102 32ff 	add.w	r2, r2, #4294967295
 801bab2:	ea4f 6202 	mov.w	r2, r2, lsl #24
 801bab6:	f002 52f8 	and.w	r2, r2, #520093696	; 0x1f000000
      /*Wait until any serial transaction is completed*/
      while((SCU_GENERAL->MIRRSTS & (SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk | \
             SCU_GENERAL_MIRRSTS_RTC_TIM1_Msk))!= 0x0U)
      {}
      /*Configure RTC Time register 0*/
      RTC->TIM0 = (uint32_t)\
 801baba:	430a      	orrs	r2, r1
 801babc:	621a      	str	r2, [r3, #32]
            ((((uint32_t)timeptr->Hours) << RTC_TIM0_HO_Pos) & \
                                  (uint32_t)RTC_TIM0_HO_Msk) | \
      ((((((uint32_t)timeptr->Days)-1U)) << RTC_TIM0_DA_Pos) & \
                                  (uint32_t)RTC_TIM0_DA_Msk));  
      /*Configure RTC Time register 1*/
      RTC->TIM1 = (uint32_t) (weekDay |\
 801babe:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801bac2:	f2c5 0300 	movt	r3, #20480	; 0x5000
                   (((((uint32_t)timeptr->Month)-1U) << RTC_TIM1_MO_Pos) & \
 801bac6:	687a      	ldr	r2, [r7, #4]
 801bac8:	7952      	ldrb	r2, [r2, #5]
 801baca:	f102 32ff 	add.w	r2, r2, #4294967295
 801bace:	ea4f 2202 	mov.w	r2, r2, lsl #8
 801bad2:	f402 6170 	and.w	r1, r2, #3840	; 0xf00
            ((((uint32_t)timeptr->Hours) << RTC_TIM0_HO_Pos) & \
                                  (uint32_t)RTC_TIM0_HO_Msk) | \
      ((((((uint32_t)timeptr->Days)-1U)) << RTC_TIM0_DA_Pos) & \
                                  (uint32_t)RTC_TIM0_DA_Msk));  
      /*Configure RTC Time register 1*/
      RTC->TIM1 = (uint32_t) (weekDay |\
 801bad6:	69fa      	ldr	r2, [r7, #28]
 801bad8:	4311      	orrs	r1, r2
                   (((((uint32_t)timeptr->Month)-1U) << RTC_TIM1_MO_Pos) & \
                                              (uint32_t)RTC_TIM1_MO_Msk) | \
                         ((((uint32_t)timeptr->Year) << RTC_TIM1_YE_Pos) & \
 801bada:	687a      	ldr	r2, [r7, #4]
 801badc:	88d2      	ldrh	r2, [r2, #6]
 801bade:	ea4f 4202 	mov.w	r2, r2, lsl #16
            ((((uint32_t)timeptr->Hours) << RTC_TIM0_HO_Pos) & \
                                  (uint32_t)RTC_TIM0_HO_Msk) | \
      ((((((uint32_t)timeptr->Days)-1U)) << RTC_TIM0_DA_Pos) & \
                                  (uint32_t)RTC_TIM0_DA_Msk));  
      /*Configure RTC Time register 1*/
      RTC->TIM1 = (uint32_t) (weekDay |\
 801bae2:	430a      	orrs	r2, r1
 801bae4:	625a      	str	r2, [r3, #36]	; 0x24
                   (((((uint32_t)timeptr->Month)-1U) << RTC_TIM1_MO_Pos) & \
                                              (uint32_t)RTC_TIM1_MO_Msk) | \
                         ((((uint32_t)timeptr->Year) << RTC_TIM1_YE_Pos) & \
                                              (uint32_t)RTC_TIM1_YE_Msk));  
      status = (uint32_t) RTC001App_SUCCESS;
 801bae6:	f04f 0300 	mov.w	r3, #0
 801baea:	61bb      	str	r3, [r7, #24]
 801baec:	e002      	b.n	801baf4 <RTC001_Clock_SetTime+0x158>
    }  
    else
    {
      status = (uint32_t) RTC001_INVALID_HANDLE;
 801baee:	f04f 0301 	mov.w	r3, #1
 801baf2:	61bb      	str	r3, [r7, #24]
	  DBG002_ERROR(APP_GID, 3, 4,status);
    }
  }while(0);

  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
  return status;
 801baf4:	69bb      	ldr	r3, [r7, #24]
}
 801baf6:	4618      	mov	r0, r3
 801baf8:	f107 0720 	add.w	r7, r7, #32
 801bafc:	46bd      	mov	sp, r7
 801bafe:	bd80      	pop	{r7, pc}

0801bb00 <RTC001_Time>:
 *  This function is to get the time in seconds calculated from Epoch time 
 *  (01/01/1970).
 */

uint32_t RTC001_Time(time_t* time_value)
{
 801bb00:	b580      	push	{r7, lr}
 801bb02:	b08e      	sub	sp, #56	; 0x38
 801bb04:	af00      	add	r7, sp, #0
 801bb06:	6078      	str	r0, [r7, #4]

  uint32_t CurrentYear = 0U, ElapsedYear = 0U;
 801bb08:	f04f 0300 	mov.w	r3, #0
 801bb0c:	627b      	str	r3, [r7, #36]	; 0x24
 801bb0e:	f04f 0300 	mov.w	r3, #0
 801bb12:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t CurrentMonth = 0U, ElapsedMonth = 0U;
 801bb14:	f04f 0300 	mov.w	r3, #0
 801bb18:	623b      	str	r3, [r7, #32]
 801bb1a:	f04f 0300 	mov.w	r3, #0
 801bb1e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t CurrentDay = 0U, ElapsedDays = 0U;
 801bb20:	f04f 0300 	mov.w	r3, #0
 801bb24:	61fb      	str	r3, [r7, #28]
 801bb26:	f04f 0300 	mov.w	r3, #0
 801bb2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t CurrentHour = 0U;
 801bb2c:	f04f 0300 	mov.w	r3, #0
 801bb30:	61bb      	str	r3, [r7, #24]
  uint32_t CurrentMin = 0U;
 801bb32:	f04f 0300 	mov.w	r3, #0
 801bb36:	617b      	str	r3, [r7, #20]
  uint32_t CurrentSec = 0U;
 801bb38:	f04f 0300 	mov.w	r3, #0
 801bb3c:	613b      	str	r3, [r7, #16]
  uint32_t ElapsedSeconds = 0U;
 801bb3e:	f04f 0300 	mov.w	r3, #0
 801bb42:	60fb      	str	r3, [r7, #12]
  uint32_t status = (uint32_t)RTC001_ERROR;
 801bb44:	f04f 0302 	mov.w	r3, #2
 801bb48:	62bb      	str	r3, [r7, #40]	; 0x28
  
  DBG002_FUNCTION_ENTRY(APP_GID,RTC001_FUNCTION_ENTRY);
   /* <<<DD_RTC001_API_10>>> */
  
  /*Check if RTC module is enabled and no NULL pointer*/
  if(((RTC->CTR & (RTC_CTR_ENB_Msk)) != 0U) && (time_value != NULL))
 801bb4a:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801bb4e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801bb52:	685b      	ldr	r3, [r3, #4]
 801bb54:	f003 0301 	and.w	r3, r3, #1
 801bb58:	2b00      	cmp	r3, #0
 801bb5a:	f000 80b3 	beq.w	801bcc4 <RTC001_Time+0x1c4>
 801bb5e:	687b      	ldr	r3, [r7, #4]
 801bb60:	2b00      	cmp	r3, #0
 801bb62:	f000 80af 	beq.w	801bcc4 <RTC001_Time+0x1c4>
  {

    /*   Read values from TIM0 and TIM1 registers  */
    CurrentYear = ((uint32_t)((RTC->TIM1 & RTC_TIM1_YE_Msk) >> 16U));
 801bb66:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801bb6a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801bb6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801bb70:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801bb74:	627b      	str	r3, [r7, #36]	; 0x24
    CurrentMonth = 	((uint32_t)(((RTC->TIM1 & RTC_TIM1_MO_Msk) >> 8U) + 1U));
 801bb76:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801bb7a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801bb7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801bb80:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 801bb84:	ea4f 2313 	mov.w	r3, r3, lsr #8
 801bb88:	f103 0301 	add.w	r3, r3, #1
 801bb8c:	623b      	str	r3, [r7, #32]
    CurrentDay = ((uint32_t)(((RTC->TIM0 & RTC_TIM0_DA_Msk) >> 24U) + 1U));
 801bb8e:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801bb92:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801bb96:	6a1b      	ldr	r3, [r3, #32]
 801bb98:	f003 53f8 	and.w	r3, r3, #520093696	; 0x1f000000
 801bb9c:	ea4f 6313 	mov.w	r3, r3, lsr #24
 801bba0:	f103 0301 	add.w	r3, r3, #1
 801bba4:	61fb      	str	r3, [r7, #28]
    CurrentHour = ((uint32_t)(((RTC->TIM0 & RTC_TIM0_HO_Msk) >> 16U)));
 801bba6:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801bbaa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801bbae:	6a1b      	ldr	r3, [r3, #32]
 801bbb0:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 801bbb4:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801bbb8:	61bb      	str	r3, [r7, #24]
    CurrentMin = ((uint32_t)(((RTC->TIM0 & RTC_TIM0_MI_Msk) >> 8U)));
 801bbba:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801bbbe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801bbc2:	6a1b      	ldr	r3, [r3, #32]
 801bbc4:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 801bbc8:	ea4f 2313 	mov.w	r3, r3, lsr #8
 801bbcc:	617b      	str	r3, [r7, #20]
    CurrentSec = ((uint32_t)((RTC->TIM0 & RTC_TIM0_SE_Msk)));
 801bbce:	f44f 4394 	mov.w	r3, #18944	; 0x4a00
 801bbd2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801bbd6:	6a1b      	ldr	r3, [r3, #32]
 801bbd8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801bbdc:	613b      	str	r3, [r7, #16]
    
    /*Count number of Days for Elapsed Years since Epoch*/
    ElapsedDays = (uint32_t)(CurrentYear - RTC001_EPOCH_YEAR) *\
 801bbde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bbe0:	f240 126d 	movw	r2, #365	; 0x16d
 801bbe4:	fb02 f303 	mul.w	r3, r2, r3
 801bbe8:	f5a3 232f 	sub.w	r3, r3, #716800	; 0xaf000
 801bbec:	f6a3 03ca 	subw	r3, r3, #2250	; 0x8ca
 801bbf0:	62fb      	str	r3, [r7, #44]	; 0x2c
                  (uint32_t) RTC001_DAYS_IN_AN_YEAR;

    /* Add the number of days to be adjusted for leap years, 
    start from previous year and check backwords */
    for (ElapsedYear=(CurrentYear-1U); ElapsedYear>= 1970U; ElapsedYear--)
 801bbf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bbf4:	f103 33ff 	add.w	r3, r3, #4294967295
 801bbf8:	637b      	str	r3, [r7, #52]	; 0x34
 801bbfa:	e00f      	b.n	801bc1c <RTC001_Time+0x11c>
    {
      if (RTC001_lleapyear((uint16_t)ElapsedYear))
 801bbfc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801bbfe:	b29b      	uxth	r3, r3
 801bc00:	4618      	mov	r0, r3
 801bc02:	f000 f8a7 	bl	801bd54 <RTC001_lleapyear>
 801bc06:	4603      	mov	r3, r0
 801bc08:	2b00      	cmp	r3, #0
 801bc0a:	d003      	beq.n	801bc14 <RTC001_Time+0x114>
      {
        ElapsedDays++;
 801bc0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bc0e:	f103 0301 	add.w	r3, r3, #1
 801bc12:	62fb      	str	r3, [r7, #44]	; 0x2c
    ElapsedDays = (uint32_t)(CurrentYear - RTC001_EPOCH_YEAR) *\
                  (uint32_t) RTC001_DAYS_IN_AN_YEAR;

    /* Add the number of days to be adjusted for leap years, 
    start from previous year and check backwords */
    for (ElapsedYear=(CurrentYear-1U); ElapsedYear>= 1970U; ElapsedYear--)
 801bc14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801bc16:	f103 33ff 	add.w	r3, r3, #4294967295
 801bc1a:	637b      	str	r3, [r7, #52]	; 0x34
 801bc1c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801bc1e:	f240 73b1 	movw	r3, #1969	; 0x7b1
 801bc22:	429a      	cmp	r2, r3
 801bc24:	d8ea      	bhi.n	801bbfc <RTC001_Time+0xfc>
      {
        ElapsedDays++;
      }
    }
    /*If current year is leap year add 1 only if March or later*/
    if (RTC001_lleapyear((uint16_t)CurrentYear))
 801bc26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bc28:	b29b      	uxth	r3, r3
 801bc2a:	4618      	mov	r0, r3
 801bc2c:	f000 f892 	bl	801bd54 <RTC001_lleapyear>
 801bc30:	4603      	mov	r3, r0
 801bc32:	2b00      	cmp	r3, #0
 801bc34:	d006      	beq.n	801bc44 <RTC001_Time+0x144>
    {
      if(CurrentMonth > 2U)
 801bc36:	6a3b      	ldr	r3, [r7, #32]
 801bc38:	2b02      	cmp	r3, #2
 801bc3a:	d903      	bls.n	801bc44 <RTC001_Time+0x144>
      {
        ElapsedDays++;
 801bc3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bc3e:	f103 0301 	add.w	r3, r3, #1
 801bc42:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
    }
    
    /*Add number of Days from Elapsed months from current year*/
    for (ElapsedMonth = (CurrentMonth - 1U); ElapsedMonth != 0U; ElapsedMonth--)
 801bc44:	6a3b      	ldr	r3, [r7, #32]
 801bc46:	f103 33ff 	add.w	r3, r3, #4294967295
 801bc4a:	633b      	str	r3, [r7, #48]	; 0x30
 801bc4c:	e00d      	b.n	801bc6a <RTC001_Time+0x16a>
    {
      ElapsedDays += RTC001_DAYS_IN_MONTH[ElapsedMonth];  
 801bc4e:	f24d 1340 	movw	r3, #53568	; 0xd140
 801bc52:	f6c0 0302 	movt	r3, #2050	; 0x802
 801bc56:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801bc58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bc5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801bc5e:	18d3      	adds	r3, r2, r3
 801bc60:	62fb      	str	r3, [r7, #44]	; 0x2c
        ElapsedDays++;
      }
    }
    
    /*Add number of Days from Elapsed months from current year*/
    for (ElapsedMonth = (CurrentMonth - 1U); ElapsedMonth != 0U; ElapsedMonth--)
 801bc62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bc64:	f103 33ff 	add.w	r3, r3, #4294967295
 801bc68:	633b      	str	r3, [r7, #48]	; 0x30
 801bc6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bc6c:	2b00      	cmp	r3, #0
 801bc6e:	d1ee      	bne.n	801bc4e <RTC001_Time+0x14e>
    {
      ElapsedDays += RTC001_DAYS_IN_MONTH[ElapsedMonth];  
    } 
    
    /*Add Elapsed days from current month*/
    ElapsedDays += CurrentDay - 1U;
 801bc70:	69fa      	ldr	r2, [r7, #28]
 801bc72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bc74:	18d3      	adds	r3, r2, r3
 801bc76:	f103 33ff 	add.w	r3, r3, #4294967295
 801bc7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    
    /*Accumulate the total seconds for ElapsedDays*/
    ElapsedSeconds = (ElapsedDays * RTC001_SECONDS_IN_A_DAY);
 801bc7c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801bc7e:	f44f 43a3 	mov.w	r3, #20864	; 0x5180
 801bc82:	f2c0 0301 	movt	r3, #1
 801bc86:	fb03 f302 	mul.w	r3, r3, r2
 801bc8a:	60fb      	str	r3, [r7, #12]

    /*Add seconds for current hour, minute and seconds*/
    ElapsedSeconds += (CurrentHour * RTC001_SECONDS_IN_AN_HOUR);   
 801bc8c:	69bb      	ldr	r3, [r7, #24]
 801bc8e:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 801bc92:	fb02 f303 	mul.w	r3, r2, r3
 801bc96:	68fa      	ldr	r2, [r7, #12]
 801bc98:	18d3      	adds	r3, r2, r3
 801bc9a:	60fb      	str	r3, [r7, #12]
    ElapsedSeconds += (CurrentMin * RTC001_SECONDS_IN_A_MINUTE); 
 801bc9c:	697a      	ldr	r2, [r7, #20]
 801bc9e:	4613      	mov	r3, r2
 801bca0:	ea4f 1303 	mov.w	r3, r3, lsl #4
 801bca4:	1a9b      	subs	r3, r3, r2
 801bca6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801bcaa:	68fa      	ldr	r2, [r7, #12]
 801bcac:	18d3      	adds	r3, r2, r3
 801bcae:	60fb      	str	r3, [r7, #12]
    ElapsedSeconds += CurrentSec; 
 801bcb0:	68fa      	ldr	r2, [r7, #12]
 801bcb2:	693b      	ldr	r3, [r7, #16]
 801bcb4:	18d3      	adds	r3, r2, r3
 801bcb6:	60fb      	str	r3, [r7, #12]

    *time_value = (time_t) ElapsedSeconds;
 801bcb8:	68fa      	ldr	r2, [r7, #12]
 801bcba:	687b      	ldr	r3, [r7, #4]
 801bcbc:	601a      	str	r2, [r3, #0]
    status = (uint32_t) RTC001App_SUCCESS;
 801bcbe:	f04f 0300 	mov.w	r3, #0
 801bcc2:	62bb      	str	r3, [r7, #40]	; 0x28
    
  }
  DBG002_FUNCTION_EXIT(APP_GID,RTC001_FUNCTION_EXIT);
  return status;
 801bcc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 801bcc6:	4618      	mov	r0, r3
 801bcc8:	f107 0738 	add.w	r7, r7, #56	; 0x38
 801bccc:	46bd      	mov	sp, r7
 801bcce:	bd80      	pop	{r7, pc}

0801bcd0 <RTC001_ldatevalid>:


/* Return 1 if date is valid, 0 otherwise.	*/
static uint32_t RTC001_ldatevalid(uint16_t month,uint16_t day,uint16_t year)
{
 801bcd0:	b580      	push	{r7, lr}
 801bcd2:	b084      	sub	sp, #16
 801bcd4:	af00      	add	r7, sp, #0
 801bcd6:	4613      	mov	r3, r2
 801bcd8:	4602      	mov	r2, r0
 801bcda:	80fa      	strh	r2, [r7, #6]
 801bcdc:	460a      	mov	r2, r1
 801bcde:	80ba      	strh	r2, [r7, #4]
 801bce0:	807b      	strh	r3, [r7, #2]
  uint32_t valid = 0U;
 801bce2:	f04f 0300 	mov.w	r3, #0
 801bce6:	60fb      	str	r3, [r7, #12]

  if ((month == 0U) || (month > 12U) )
 801bce8:	88fb      	ldrh	r3, [r7, #6]
 801bcea:	2b00      	cmp	r3, #0
 801bcec:	d002      	beq.n	801bcf4 <RTC001_ldatevalid+0x24>
 801bcee:	88fb      	ldrh	r3, [r7, #6]
 801bcf0:	2b0c      	cmp	r3, #12
 801bcf2:	d903      	bls.n	801bcfc <RTC001_ldatevalid+0x2c>
  {
    valid = 0U;
 801bcf4:	f04f 0300 	mov.w	r3, #0
 801bcf8:	60fb      	str	r3, [r7, #12]
 801bcfa:	e025      	b.n	801bd48 <RTC001_ldatevalid+0x78>
  }
  else  if ((month != 2U) || (day < 29U))
 801bcfc:	88fb      	ldrh	r3, [r7, #6]
 801bcfe:	2b02      	cmp	r3, #2
 801bd00:	d102      	bne.n	801bd08 <RTC001_ldatevalid+0x38>
 801bd02:	88bb      	ldrh	r3, [r7, #4]
 801bd04:	2b1c      	cmp	r3, #28
 801bd06:	d810      	bhi.n	801bd2a <RTC001_ldatevalid+0x5a>
  {
     if ((day <= RTC001_DAYS_IN_MONTH[month]) && (day > 0U))
 801bd08:	88ba      	ldrh	r2, [r7, #4]
 801bd0a:	88f9      	ldrh	r1, [r7, #6]
 801bd0c:	f24d 1340 	movw	r3, #53568	; 0xd140
 801bd10:	f6c0 0302 	movt	r3, #2050	; 0x802
 801bd14:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801bd18:	429a      	cmp	r2, r3
 801bd1a:	d814      	bhi.n	801bd46 <RTC001_ldatevalid+0x76>
 801bd1c:	88bb      	ldrh	r3, [r7, #4]
 801bd1e:	2b00      	cmp	r3, #0
 801bd20:	d011      	beq.n	801bd46 <RTC001_ldatevalid+0x76>
     {
       valid = 1U;
 801bd22:	f04f 0301 	mov.w	r3, #1
 801bd26:	60fb      	str	r3, [r7, #12]
  {
    valid = 0U;
  }
  else  if ((month != 2U) || (day < 29U))
  {
     if ((day <= RTC001_DAYS_IN_MONTH[month]) && (day > 0U))
 801bd28:	e00d      	b.n	801bd46 <RTC001_ldatevalid+0x76>
     }
  }
  else /*Reaches here only if month = February and day = 29*/
  {
    /*Check if it is leap year*/
    if (RTC001_lleapyear(year))
 801bd2a:	887b      	ldrh	r3, [r7, #2]
 801bd2c:	4618      	mov	r0, r3
 801bd2e:	f000 f811 	bl	801bd54 <RTC001_lleapyear>
 801bd32:	4603      	mov	r3, r0
 801bd34:	2b00      	cmp	r3, #0
 801bd36:	d007      	beq.n	801bd48 <RTC001_ldatevalid+0x78>
    {
      if (day == 29U)
 801bd38:	88bb      	ldrh	r3, [r7, #4]
 801bd3a:	2b1d      	cmp	r3, #29
 801bd3c:	d104      	bne.n	801bd48 <RTC001_ldatevalid+0x78>
      { 
        valid = 1U;
 801bd3e:	f04f 0301 	mov.w	r3, #1
 801bd42:	60fb      	str	r3, [r7, #12]
 801bd44:	e000      	b.n	801bd48 <RTC001_ldatevalid+0x78>
  {
    valid = 0U;
  }
  else  if ((month != 2U) || (day < 29U))
  {
     if ((day <= RTC001_DAYS_IN_MONTH[month]) && (day > 0U))
 801bd46:	bf00      	nop
      { 
        valid = 1U;
      }
    }
  }
  return valid;
 801bd48:	68fb      	ldr	r3, [r7, #12]
}
 801bd4a:	4618      	mov	r0, r3
 801bd4c:	f107 0710 	add.w	r7, r7, #16
 801bd50:	46bd      	mov	sp, r7
 801bd52:	bd80      	pop	{r7, pc}

0801bd54 <RTC001_lleapyear>:


/* Return 1 if year is leap year, 0 otherwise.	*/

static uint8_t RTC001_lleapyear(uint16_t year)
{
 801bd54:	b480      	push	{r7}
 801bd56:	b085      	sub	sp, #20
 801bd58:	af00      	add	r7, sp, #0
 801bd5a:	4603      	mov	r3, r0
 801bd5c:	80fb      	strh	r3, [r7, #6]
  uint8_t valid = 0U;
 801bd5e:	f04f 0300 	mov.w	r3, #0
 801bd62:	73fb      	strb	r3, [r7, #15]
  
  if ((((year) % 400U) == 0U) || ((((year) % 100U) != 0U) && \
 801bd64:	88fa      	ldrh	r2, [r7, #6]
 801bd66:	f248 531f 	movw	r3, #34079	; 0x851f
 801bd6a:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 801bd6e:	fba3 1302 	umull	r1, r3, r3, r2
 801bd72:	ea4f 13d3 	mov.w	r3, r3, lsr #7
 801bd76:	f44f 71c8 	mov.w	r1, #400	; 0x190
 801bd7a:	fb01 f303 	mul.w	r3, r1, r3
 801bd7e:	1ad3      	subs	r3, r2, r3
 801bd80:	b29b      	uxth	r3, r3
 801bd82:	2b00      	cmp	r3, #0
 801bd84:	d016      	beq.n	801bdb4 <RTC001_lleapyear+0x60>
 801bd86:	88fa      	ldrh	r2, [r7, #6]
 801bd88:	f248 531f 	movw	r3, #34079	; 0x851f
 801bd8c:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 801bd90:	fba3 1302 	umull	r1, r3, r3, r2
 801bd94:	ea4f 1353 	mov.w	r3, r3, lsr #5
 801bd98:	f04f 0164 	mov.w	r1, #100	; 0x64
 801bd9c:	fb01 f303 	mul.w	r3, r1, r3
 801bda0:	1ad3      	subs	r3, r2, r3
 801bda2:	b29b      	uxth	r3, r3
 801bda4:	2b00      	cmp	r3, #0
 801bda6:	d008      	beq.n	801bdba <RTC001_lleapyear+0x66>
     (((year) %4U) == 0U)))
 801bda8:	88fb      	ldrh	r3, [r7, #6]
 801bdaa:	f003 0303 	and.w	r3, r3, #3
 801bdae:	b29b      	uxth	r3, r3

static uint8_t RTC001_lleapyear(uint16_t year)
{
  uint8_t valid = 0U;
  
  if ((((year) % 400U) == 0U) || ((((year) % 100U) != 0U) && \
 801bdb0:	2b00      	cmp	r3, #0
 801bdb2:	d102      	bne.n	801bdba <RTC001_lleapyear+0x66>
     (((year) %4U) == 0U)))
  {
	valid = 1U;
 801bdb4:	f04f 0301 	mov.w	r3, #1
 801bdb8:	73fb      	strb	r3, [r7, #15]
  }
  return valid;
 801bdba:	7bfb      	ldrb	r3, [r7, #15]
}
 801bdbc:	4618      	mov	r0, r3
 801bdbe:	f107 0714 	add.w	r7, r7, #20
 801bdc2:	46bd      	mov	sp, r7
 801bdc4:	bc80      	pop	{r7}
 801bdc6:	4770      	bx	lr

0801bdc8 <RTC001_lweekday>:

/* Given month, day, year, returns day of week, eg. Monday = 0 etc.
*/ 

static uint32_t RTC001_lweekday(uint16_t month,uint16_t day,uint16_t year)
{
 801bdc8:	b490      	push	{r4, r7}
 801bdca:	b088      	sub	sp, #32
 801bdcc:	af00      	add	r7, sp, #0
 801bdce:	4613      	mov	r3, r2
 801bdd0:	4602      	mov	r2, r0
 801bdd2:	80fa      	strh	r2, [r7, #6]
 801bdd4:	460a      	mov	r2, r1
 801bdd6:	80ba      	strh	r2, [r7, #4]
 801bdd8:	807b      	strh	r3, [r7, #2]
  uint16_t vx, tx, ix, feb;
  const uint8_t vx_list[] = 
 801bdda:	f24d 1274 	movw	r2, #53620	; 0xd174
 801bdde:	f6c0 0202 	movt	r2, #2050	; 0x802
 801bde2:	f107 0308 	add.w	r3, r7, #8
 801bde6:	4614      	mov	r4, r2
 801bde8:	6820      	ldr	r0, [r4, #0]
 801bdea:	6861      	ldr	r1, [r4, #4]
 801bdec:	68a2      	ldr	r2, [r4, #8]
 801bdee:	c307      	stmia	r3!, {r0, r1, r2}
 801bdf0:	7b22      	ldrb	r2, [r4, #12]
 801bdf2:	701a      	strb	r2, [r3, #0]
  {
      0U, 20U, 0U, 16U, 24U, 20U, 0U, 24U, 4U, 12U, 8U, 16U, 12U
  };

  vx = vx_list[month];
 801bdf4:	88fb      	ldrh	r3, [r7, #6]
 801bdf6:	f107 0020 	add.w	r0, r7, #32
 801bdfa:	18c3      	adds	r3, r0, r3
 801bdfc:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 801be00:	83fb      	strh	r3, [r7, #30]
  if(year > 1900U)
 801be02:	887a      	ldrh	r2, [r7, #2]
 801be04:	f240 736c 	movw	r3, #1900	; 0x76c
 801be08:	429a      	cmp	r2, r3
 801be0a:	d903      	bls.n	801be14 <RTC001_lweekday+0x4c>
  {
    year = year - 1900U;
 801be0c:	887b      	ldrh	r3, [r7, #2]
 801be0e:	f2a3 736c 	subw	r3, r3, #1900	; 0x76c
 801be12:	807b      	strh	r3, [r7, #2]
  }
  feb = (month  > 2U)? 1U : 0U;
 801be14:	88fb      	ldrh	r3, [r7, #6]
 801be16:	2b02      	cmp	r3, #2
 801be18:	d902      	bls.n	801be20 <RTC001_lweekday+0x58>
 801be1a:	f04f 0301 	mov.w	r3, #1
 801be1e:	e001      	b.n	801be24 <RTC001_lweekday+0x5c>
 801be20:	f04f 0300 	mov.w	r3, #0
 801be24:	83bb      	strh	r3, [r7, #28]
/* Take care of February */
  ix = ((year - 21U) % 28U) + vx + feb;
 801be26:	887b      	ldrh	r3, [r7, #2]
 801be28:	f1a3 0215 	sub.w	r2, r3, #21
 801be2c:	ea4f 0192 	mov.w	r1, r2, lsr #2
 801be30:	f644 1325 	movw	r3, #18725	; 0x4925
 801be34:	f2c2 4392 	movt	r3, #9362	; 0x2492
 801be38:	fba3 0101 	umull	r0, r1, r3, r1
 801be3c:	460b      	mov	r3, r1
 801be3e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801be42:	1a5b      	subs	r3, r3, r1
 801be44:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801be48:	1ad3      	subs	r3, r2, r3
 801be4a:	b29a      	uxth	r2, r3
 801be4c:	8bfb      	ldrh	r3, [r7, #30]
 801be4e:	18d3      	adds	r3, r2, r3
 801be50:	b29a      	uxth	r2, r3
 801be52:	8bbb      	ldrh	r3, [r7, #28]
 801be54:	18d3      	adds	r3, r2, r3
 801be56:	837b      	strh	r3, [r7, #26]
/* Take care of leap year */
  tx = ((ix + (ix / 4U)) % 7U) + day;
 801be58:	8b7a      	ldrh	r2, [r7, #26]
 801be5a:	8b7b      	ldrh	r3, [r7, #26]
 801be5c:	ea4f 0393 	mov.w	r3, r3, lsr #2
 801be60:	b29b      	uxth	r3, r3
 801be62:	18d1      	adds	r1, r2, r3
 801be64:	f644 1325 	movw	r3, #18725	; 0x4925
 801be68:	f2c2 4392 	movt	r3, #9362	; 0x2492
 801be6c:	fba3 2301 	umull	r2, r3, r3, r1
 801be70:	1aca      	subs	r2, r1, r3
 801be72:	ea4f 0252 	mov.w	r2, r2, lsr #1
 801be76:	189b      	adds	r3, r3, r2
 801be78:	ea4f 0293 	mov.w	r2, r3, lsr #2
 801be7c:	4613      	mov	r3, r2
 801be7e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801be82:	1a9b      	subs	r3, r3, r2
 801be84:	1aca      	subs	r2, r1, r3
 801be86:	b292      	uxth	r2, r2
 801be88:	88bb      	ldrh	r3, [r7, #4]
 801be8a:	18d3      	adds	r3, r2, r3
 801be8c:	833b      	strh	r3, [r7, #24]
  tx = tx % 7U;
 801be8e:	8b3a      	ldrh	r2, [r7, #24]
 801be90:	f644 1325 	movw	r3, #18725	; 0x4925
 801be94:	f2c2 4392 	movt	r3, #9362	; 0x2492
 801be98:	fba3 0302 	umull	r0, r3, r3, r2
 801be9c:	1ad1      	subs	r1, r2, r3
 801be9e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801bea2:	185b      	adds	r3, r3, r1
 801bea4:	ea4f 0193 	mov.w	r1, r3, lsr #2
 801bea8:	460b      	mov	r3, r1
 801beaa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801beae:	1a5b      	subs	r3, r3, r1
 801beb0:	1ad3      	subs	r3, r2, r3
 801beb2:	833b      	strh	r3, [r7, #24]
  return ((uint32_t)tx);
 801beb4:	8b3b      	ldrh	r3, [r7, #24]
}
 801beb6:	4618      	mov	r0, r3
 801beb8:	f107 0720 	add.w	r7, r7, #32
 801bebc:	46bd      	mov	sp, r7
 801bebe:	bc90      	pop	{r4, r7}
 801bec0:	4770      	bx	lr
 801bec2:	bf00      	nop

0801bec4 <RTC001_ltimevalid>:

/* Return 1 if time is valid, 0 otherwise.	*/
static uint32_t RTC001_ltimevalid(uint8_t sec, uint8_t min, uint8_t hour)
{
 801bec4:	b480      	push	{r7}
 801bec6:	b085      	sub	sp, #20
 801bec8:	af00      	add	r7, sp, #0
 801beca:	4613      	mov	r3, r2
 801becc:	4602      	mov	r2, r0
 801bece:	71fa      	strb	r2, [r7, #7]
 801bed0:	460a      	mov	r2, r1
 801bed2:	71ba      	strb	r2, [r7, #6]
 801bed4:	717b      	strb	r3, [r7, #5]
  uint32_t valid = 0U;
 801bed6:	f04f 0300 	mov.w	r3, #0
 801beda:	60fb      	str	r3, [r7, #12]

  if ((sec < 0U) || (min < 0U) || (hour < 0U))
  {
    valid = 0U;
  }
  else if ((sec >= 60U) || (min >= 60U) || (hour >= 24U))
 801bedc:	79fb      	ldrb	r3, [r7, #7]
 801bede:	2b3b      	cmp	r3, #59	; 0x3b
 801bee0:	d805      	bhi.n	801beee <RTC001_ltimevalid+0x2a>
 801bee2:	79bb      	ldrb	r3, [r7, #6]
 801bee4:	2b3b      	cmp	r3, #59	; 0x3b
 801bee6:	d802      	bhi.n	801beee <RTC001_ltimevalid+0x2a>
 801bee8:	797b      	ldrb	r3, [r7, #5]
 801beea:	2b17      	cmp	r3, #23
 801beec:	d903      	bls.n	801bef6 <RTC001_ltimevalid+0x32>
  {
    valid = 0U;
 801beee:	f04f 0300 	mov.w	r3, #0
 801bef2:	60fb      	str	r3, [r7, #12]
 801bef4:	e002      	b.n	801befc <RTC001_ltimevalid+0x38>
  }
  else
  {
	  valid = 1U;
 801bef6:	f04f 0301 	mov.w	r3, #1
 801befa:	60fb      	str	r3, [r7, #12]
  }

  return valid;
 801befc:	68fb      	ldr	r3, [r7, #12]
}
 801befe:	4618      	mov	r0, r3
 801bf00:	f107 0714 	add.w	r7, r7, #20
 801bf04:	46bd      	mov	sp, r7
 801bf06:	bc80      	pop	{r7}
 801bf08:	4770      	bx	lr
 801bf0a:	bf00      	nop

0801bf0c <RESET001_AssertReset>:
**                                                                            **
** Description     : This function is to enable reset of peripheral by        **
**                   software                                                 **
*******************************************************************************/
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 801bf0c:	b480      	push	{r7}
 801bf0e:	b087      	sub	sp, #28
 801bf10:	af00      	add	r7, sp, #0
 801bf12:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo = 0U;
 801bf14:	f04f 0300 	mov.w	r3, #0
 801bf18:	617b      	str	r3, [r7, #20]
  RCUControlReg = 0U;
 801bf1a:	f04f 0300 	mov.w	r3, #0
 801bf1e:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_1>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 801bf20:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 801bf24:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801bf28:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
  * Shift the MSB to LSB position and store it in a local variable Temp  */  
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK ) >> 
 801bf2a:	687b      	ldr	r3, [r7, #4]
 801bf2c:	ea4f 7313 	mov.w	r3, r3, lsr #28
 801bf30:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 801bf32:	68fb      	ldr	r3, [r7, #12]
 801bf34:	f103 0310 	add.w	r3, r3, #16
 801bf38:	4619      	mov	r1, r3
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 801bf3a:	697a      	ldr	r2, [r7, #20]
 801bf3c:	4613      	mov	r3, r2
 801bf3e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801bf42:	189b      	adds	r3, r3, r2
 801bf44:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 801bf48:	18cb      	adds	r3, r1, r3
 801bf4a:	613b      	str	r3, [r7, #16]
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRSET register with the reset value after ignoring the Most 
   * Significant Nibble.    */  
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK );
 801bf4c:	687b      	ldr	r3, [r7, #4]
 801bf4e:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 801bf52:	693b      	ldr	r3, [r7, #16]
 801bf54:	601a      	str	r2, [r3, #0]
}
 801bf56:	f107 071c 	add.w	r7, r7, #28
 801bf5a:	46bd      	mov	sp, r7
 801bf5c:	bc80      	pop	{r7}
 801bf5e:	4770      	bx	lr

0801bf60 <RESET001_DeassertReset>:
**                                                                            **
** Description     : This function is to Deassert the reset of peripheral     **
**                    by software                                             **
*******************************************************************************/
void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 801bf60:	b480      	push	{r7}
 801bf62:	b087      	sub	sp, #28
 801bf64:	af00      	add	r7, sp, #0
 801bf66:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo   = 0U;
 801bf68:	f04f 0300 	mov.w	r3, #0
 801bf6c:	617b      	str	r3, [r7, #20]
  RCUControlReg    = 0U;
 801bf6e:	f04f 0300 	mov.w	r3, #0
 801bf72:	613b      	str	r3, [r7, #16]

  /* <<<DD_RESET001_API_2>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 801bf74:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 801bf78:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801bf7c:	60fb      	str	r3, [r7, #12]
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp   */    
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 801bf7e:	687b      	ldr	r3, [r7, #4]
 801bf80:	ea4f 7313 	mov.w	r3, r3, lsr #28
 801bf84:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 801bf86:	68fb      	ldr	r3, [r7, #12]
 801bf88:	f103 0314 	add.w	r3, r3, #20
 801bf8c:	4619      	mov	r1, r3
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 801bf8e:	697a      	ldr	r2, [r7, #20]
 801bf90:	4613      	mov	r3, r2
 801bf92:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801bf96:	189b      	adds	r3, r3, r2
 801bf98:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 801bf9c:	18cb      	adds	r3, r1, r3
 801bf9e:	613b      	str	r3, [r7, #16]
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRCLR register with the reset value after ignoring the Most 
   * Significant Nibble.    */   
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK) ;
 801bfa0:	687b      	ldr	r3, [r7, #4]
 801bfa2:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 801bfa6:	693b      	ldr	r3, [r7, #16]
 801bfa8:	601a      	str	r2, [r3, #0]
}
 801bfaa:	f107 071c 	add.w	r7, r7, #28
 801bfae:	46bd      	mov	sp, r7
 801bfb0:	bc80      	pop	{r7}
 801bfb2:	4770      	bx	lr

0801bfb4 <RESET001_GetResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to get the  reason of last reset             **
*******************************************************************************/	
RESET001_InfoType RESET001_GetResetInfo(void)
{
 801bfb4:	b480      	push	{r7}
 801bfb6:	b083      	sub	sp, #12
 801bfb8:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg;  
  RESET001_InfoType ResetInfo;
  
  RCUCtrlReg = SCU_RESET;
 801bfba:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 801bfbe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801bfc2:	607b      	str	r3, [r7, #4]
  ResetInfo  = (RESET001_InfoType)0x00000000;
 801bfc4:	f04f 0300 	mov.w	r3, #0
 801bfc8:	70fb      	strb	r3, [r7, #3]
  /* <<<DD_RESET001_API_4>>> */
  
  /* Read the Last reset status info from RSTSTAT register*/  
  ResetInfo = (RESET001_InfoType)(RCUCtrlReg->RSTSTAT & 
 801bfca:	687b      	ldr	r3, [r7, #4]
 801bfcc:	681b      	ldr	r3, [r3, #0]
 801bfce:	70fb      	strb	r3, [r7, #3]
		                                      SCU_RESET_RSTSTAT_RSTSTAT_Msk);
          
  return ResetInfo;
 801bfd0:	78fb      	ldrb	r3, [r7, #3]
}
 801bfd2:	4618      	mov	r0, r3
 801bfd4:	f107 070c 	add.w	r7, r7, #12
 801bfd8:	46bd      	mov	sp, r7
 801bfda:	bc80      	pop	{r7}
 801bfdc:	4770      	bx	lr
 801bfde:	bf00      	nop

0801bfe0 <RESET001_GetStatus>:
**                                                                            **
** Description     : This API is to get the reset status of the peripheral    **
*******************************************************************************/		
	
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 801bfe0:	b480      	push	{r7}
 801bfe2:	b089      	sub	sp, #36	; 0x24
 801bfe4:	af00      	add	r7, sp, #0
 801bfe6:	6078      	str	r0, [r7, #4]
  uint32_t  status ;
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  uint32_t  Getstatus;
  
  status        = RESET001_RCU_INVALID_INPUT;
 801bfe8:	f04f 030f 	mov.w	r3, #15
 801bfec:	61fb      	str	r3, [r7, #28]
  PeripheralInfo= 0U;
 801bfee:	f04f 0300 	mov.w	r3, #0
 801bff2:	61bb      	str	r3, [r7, #24]
  RCUControlReg = 0U;  
 801bff4:	f04f 0300 	mov.w	r3, #0
 801bff8:	617b      	str	r3, [r7, #20]
  Getstatus     = 0U;
 801bffa:	f04f 0300 	mov.w	r3, #0
 801bffe:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 801c000:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 801c004:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801c008:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp */     
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 801c00a:	687b      	ldr	r3, [r7, #4]
 801c00c:	ea4f 7313 	mov.w	r3, r3, lsr #28
 801c010:	61bb      	str	r3, [r7, #24]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 801c012:	68fb      	ldr	r3, [r7, #12]
 801c014:	f103 030c 	add.w	r3, r3, #12
 801c018:	4619      	mov	r1, r3
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 801c01a:	69ba      	ldr	r2, [r7, #24]
 801c01c:	4613      	mov	r3, r2
 801c01e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801c022:	189b      	adds	r3, r3, r2
 801c024:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 801c028:	18cb      	adds	r3, r1, r3
 801c02a:	617b      	str	r3, [r7, #20]
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Read the PRCLR register with the masked reset value after ignoring the Most 
   * Significant Nibble.    */   
  Getstatus	 = (uint32_t)((*RCUControlReg) & 
 801c02c:	697b      	ldr	r3, [r7, #20]
 801c02e:	681a      	ldr	r2, [r3, #0]
 801c030:	687b      	ldr	r3, [r7, #4]
 801c032:	4013      	ands	r3, r2
 801c034:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 801c038:	613b      	str	r3, [r7, #16]
		                               (uint32_t)Resetn & RESET001_BITMASK);
  
  /* If the register return value is set then return SET else return RESET 
   * status   */   
  if(0U != Getstatus)
 801c03a:	693b      	ldr	r3, [r7, #16]
 801c03c:	2b00      	cmp	r3, #0
 801c03e:	d003      	beq.n	801c048 <RESET001_GetStatus+0x68>
  {
	  status = RESET001_RCU_SET;
 801c040:	f04f 0301 	mov.w	r3, #1
 801c044:	61fb      	str	r3, [r7, #28]
 801c046:	e002      	b.n	801c04e <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RESET001_RCU_RESET;
 801c048:	f04f 0300 	mov.w	r3, #0
 801c04c:	61fb      	str	r3, [r7, #28]
  }
  return status;
 801c04e:	69fb      	ldr	r3, [r7, #28]
}
 801c050:	4618      	mov	r0, r3
 801c052:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801c056:	46bd      	mov	sp, r7
 801c058:	bc80      	pop	{r7}
 801c05a:	4770      	bx	lr

0801c05c <RESET001_ClearResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to clear the  reset info status              **
*******************************************************************************/
void RESET001_ClearResetInfo(void)
{
 801c05c:	b480      	push	{r7}
 801c05e:	b083      	sub	sp, #12
 801c060:	af00      	add	r7, sp, #0
   SCU_RESET_TypeDef* RCUCtrlReg;

   RCUCtrlReg = SCU_RESET;
 801c062:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 801c066:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801c06a:	607b      	str	r3, [r7, #4]
   /* <<<DD_RESET001_API_5>>> */

   /* Clear the last reset status info by setting RSCLR bit in RSTCLR register*/
   RCUCtrlReg->RSTCLR |=  (uint32_t)(SCU_RESET_RSTCLR_RSCLR_Msk);
 801c06c:	687b      	ldr	r3, [r7, #4]
 801c06e:	689b      	ldr	r3, [r3, #8]
 801c070:	f043 0201 	orr.w	r2, r3, #1
 801c074:	687b      	ldr	r3, [r7, #4]
 801c076:	609a      	str	r2, [r3, #8]

}
 801c078:	f107 070c 	add.w	r7, r7, #12
 801c07c:	46bd      	mov	sp, r7
 801c07e:	bc80      	pop	{r7}
 801c080:	4770      	bx	lr
 801c082:	bf00      	nop

0801c084 <PWMSP001_Init>:
 **                 Function definitions                                       **
 *******************************************************************************/
   
/* This function initializes the app */
void PWMSP001_Init(void)
{
 801c084:	b580      	push	{r7, lr}
 801c086:	b082      	sub	sp, #8
 801c088:	af00      	add	r7, sp, #0
  status_t Error = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801c08a:	f04f 0301 	mov.w	r3, #1
 801c08e:	607b      	str	r3, [r7, #4]
  CCU4GLOBAL_Init();
 801c090:	f005 f88c 	bl	80211ac <CCU4GLOBAL_Init>
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle0);
 801c094:	f24d 10a0 	movw	r0, #53664	; 0xd1a0
 801c098:	f6c0 0002 	movt	r0, #2050	; 0x802
 801c09c:	f000 f952 	bl	801c344 <PWMSP001_lInit>
 801c0a0:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 801c0a2:	687b      	ldr	r3, [r7, #4]
 801c0a4:	2b00      	cmp	r3, #0
 801c0a6:	d10d      	bne.n	801c0c4 <PWMSP001_Init+0x40>
  {   
    if (PWMSP001_Handle0.StartControl == (uint8_t)SET)
 801c0a8:	f24d 13a0 	movw	r3, #53664	; 0xd1a0
 801c0ac:	f6c0 0302 	movt	r3, #2050	; 0x802
 801c0b0:	785b      	ldrb	r3, [r3, #1]
 801c0b2:	2b01      	cmp	r3, #1
 801c0b4:	d106      	bne.n	801c0c4 <PWMSP001_Init+0x40>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle0);
 801c0b6:	f24d 10a0 	movw	r0, #53664	; 0xd1a0
 801c0ba:	f6c0 0002 	movt	r0, #2050	; 0x802
 801c0be:	f000 fb7f 	bl	801c7c0 <PWMSP001_Start>
 801c0c2:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
    
      /* Configuration of Direct Output Pin 1.3 based on User configuration */
      PORT1->PDR0  &= (uint32_t)(~(PORT1_PDR0_PD3_Msk));
 801c0c4:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801c0c8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c0cc:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801c0d0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c0d4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801c0d6:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 801c0da:	641a      	str	r2, [r3, #64]	; 0x40
      PORT1->PDR0  |= (((uint32_t)0 << (uint32_t)PORT1_PDR0_PD3_Pos) & \
 801c0dc:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801c0e0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c0e4:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801c0e8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c0ec:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801c0ee:	641a      	str	r2, [r3, #64]	; 0x40
                               (uint32_t)PORT1_PDR0_PD3_Msk);
      PORT1->IOCR0  &= (uint32_t)(~(PORT_IOCR_PC3_PO_Msk));
 801c0f0:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801c0f4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c0f8:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801c0fc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c100:	6912      	ldr	r2, [r2, #16]
 801c102:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 801c106:	611a      	str	r2, [r3, #16]
      PORT1->IOCR0  |= (((uint32_t)0 << (uint32_t)PORT_IOCR_PC3_PO_Pos) & \
 801c108:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801c10c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c110:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801c114:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c118:	6912      	ldr	r2, [r2, #16]
 801c11a:	611a      	str	r2, [r3, #16]
                                   (uint32_t)PORT_IOCR_PC3_PO_Msk);
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle1);
 801c11c:	f24d 10e8 	movw	r0, #53736	; 0xd1e8
 801c120:	f6c0 0002 	movt	r0, #2050	; 0x802
 801c124:	f000 f90e 	bl	801c344 <PWMSP001_lInit>
 801c128:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 801c12a:	687b      	ldr	r3, [r7, #4]
 801c12c:	2b00      	cmp	r3, #0
 801c12e:	d10d      	bne.n	801c14c <PWMSP001_Init+0xc8>
  {   
    if (PWMSP001_Handle1.StartControl == (uint8_t)SET)
 801c130:	f24d 13e8 	movw	r3, #53736	; 0xd1e8
 801c134:	f6c0 0302 	movt	r3, #2050	; 0x802
 801c138:	785b      	ldrb	r3, [r3, #1]
 801c13a:	2b01      	cmp	r3, #1
 801c13c:	d106      	bne.n	801c14c <PWMSP001_Init+0xc8>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle1);
 801c13e:	f24d 10e8 	movw	r0, #53736	; 0xd1e8
 801c142:	f6c0 0002 	movt	r0, #2050	; 0x802
 801c146:	f000 fb3b 	bl	801c7c0 <PWMSP001_Start>
 801c14a:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
    
      /* Configuration of Direct Output Pin 1.0 based on User configuration */
      PORT1->PDR0  &= (uint32_t)(~(PORT1_PDR0_PD0_Msk));
 801c14c:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801c150:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c154:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801c158:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c15c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801c15e:	f022 0207 	bic.w	r2, r2, #7
 801c162:	641a      	str	r2, [r3, #64]	; 0x40
      PORT1->PDR0  |= (((uint32_t)0 << (uint32_t)PORT1_PDR0_PD0_Pos) & \
 801c164:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801c168:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c16c:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801c170:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c174:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801c176:	641a      	str	r2, [r3, #64]	; 0x40
                               (uint32_t)PORT1_PDR0_PD0_Msk);
      PORT1->IOCR0  &= (uint32_t)(~(PORT_IOCR_PC0_PO_Msk));
 801c178:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801c17c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c180:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801c184:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c188:	6912      	ldr	r2, [r2, #16]
 801c18a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801c18e:	611a      	str	r2, [r3, #16]
      PORT1->IOCR0  |= (((uint32_t)0 << (uint32_t)PORT_IOCR_PC0_PO_Pos) & \
 801c190:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801c194:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c198:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801c19c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c1a0:	6912      	ldr	r2, [r2, #16]
 801c1a2:	611a      	str	r2, [r3, #16]
                                   (uint32_t)PORT_IOCR_PC0_PO_Msk);
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle2);
 801c1a4:	f24d 2030 	movw	r0, #53808	; 0xd230
 801c1a8:	f6c0 0002 	movt	r0, #2050	; 0x802
 801c1ac:	f000 f8ca 	bl	801c344 <PWMSP001_lInit>
 801c1b0:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 801c1b2:	687b      	ldr	r3, [r7, #4]
 801c1b4:	2b00      	cmp	r3, #0
 801c1b6:	d10d      	bne.n	801c1d4 <PWMSP001_Init+0x150>
  {   
    if (PWMSP001_Handle2.StartControl == (uint8_t)SET)
 801c1b8:	f24d 2330 	movw	r3, #53808	; 0xd230
 801c1bc:	f6c0 0302 	movt	r3, #2050	; 0x802
 801c1c0:	785b      	ldrb	r3, [r3, #1]
 801c1c2:	2b01      	cmp	r3, #1
 801c1c4:	d106      	bne.n	801c1d4 <PWMSP001_Init+0x150>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle2);
 801c1c6:	f24d 2030 	movw	r0, #53808	; 0xd230
 801c1ca:	f6c0 0002 	movt	r0, #2050	; 0x802
 801c1ce:	f000 faf7 	bl	801c7c0 <PWMSP001_Start>
 801c1d2:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
    
      /* Configuration of Direct Output Pin 1.1 based on User configuration */
      PORT1->PDR0  &= (uint32_t)(~(PORT1_PDR0_PD1_Msk));
 801c1d4:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801c1d8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c1dc:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801c1e0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c1e4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801c1e6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 801c1ea:	641a      	str	r2, [r3, #64]	; 0x40
      PORT1->PDR0  |= (((uint32_t)0 << (uint32_t)PORT1_PDR0_PD1_Pos) & \
 801c1ec:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801c1f0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c1f4:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801c1f8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c1fc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801c1fe:	641a      	str	r2, [r3, #64]	; 0x40
                               (uint32_t)PORT1_PDR0_PD1_Msk);
      PORT1->IOCR0  &= (uint32_t)(~(PORT_IOCR_PC1_PO_Msk));
 801c200:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801c204:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c208:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801c20c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c210:	6912      	ldr	r2, [r2, #16]
 801c212:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 801c216:	611a      	str	r2, [r3, #16]
      PORT1->IOCR0  |= (((uint32_t)0 << (uint32_t)PORT_IOCR_PC1_PO_Pos) & \
 801c218:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801c21c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c220:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801c224:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c228:	6912      	ldr	r2, [r2, #16]
 801c22a:	611a      	str	r2, [r3, #16]
                                   (uint32_t)PORT_IOCR_PC1_PO_Msk);
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle3);
 801c22c:	f24d 2078 	movw	r0, #53880	; 0xd278
 801c230:	f6c0 0002 	movt	r0, #2050	; 0x802
 801c234:	f000 f886 	bl	801c344 <PWMSP001_lInit>
 801c238:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 801c23a:	687b      	ldr	r3, [r7, #4]
 801c23c:	2b00      	cmp	r3, #0
 801c23e:	d10d      	bne.n	801c25c <PWMSP001_Init+0x1d8>
  {   
    if (PWMSP001_Handle3.StartControl == (uint8_t)SET)
 801c240:	f24d 2378 	movw	r3, #53880	; 0xd278
 801c244:	f6c0 0302 	movt	r3, #2050	; 0x802
 801c248:	785b      	ldrb	r3, [r3, #1]
 801c24a:	2b01      	cmp	r3, #1
 801c24c:	d106      	bne.n	801c25c <PWMSP001_Init+0x1d8>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle3);
 801c24e:	f24d 2078 	movw	r0, #53880	; 0xd278
 801c252:	f6c0 0002 	movt	r0, #2050	; 0x802
 801c256:	f000 fab3 	bl	801c7c0 <PWMSP001_Start>
 801c25a:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
    
      /* Configuration of Direct Output Pin 2.2 based on User configuration */
      PORT2->PDR0  &= (uint32_t)(~(PORT2_PDR0_PD2_Msk));
 801c25c:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801c260:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c264:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801c268:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c26c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801c26e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 801c272:	641a      	str	r2, [r3, #64]	; 0x40
      PORT2->PDR0  |= (((uint32_t)0 << (uint32_t)PORT2_PDR0_PD2_Pos) & \
 801c274:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801c278:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c27c:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801c280:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c284:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801c286:	641a      	str	r2, [r3, #64]	; 0x40
                               (uint32_t)PORT2_PDR0_PD2_Msk);
      PORT2->IOCR0  &= (uint32_t)(~(PORT_IOCR_PC2_PO_Msk));
 801c288:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801c28c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c290:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801c294:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c298:	6912      	ldr	r2, [r2, #16]
 801c29a:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 801c29e:	611a      	str	r2, [r3, #16]
      PORT2->IOCR0  |= (((uint32_t)0 << (uint32_t)PORT_IOCR_PC2_PO_Pos) & \
 801c2a0:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801c2a4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c2a8:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801c2ac:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c2b0:	6912      	ldr	r2, [r2, #16]
 801c2b2:	611a      	str	r2, [r3, #16]
                                   (uint32_t)PORT_IOCR_PC2_PO_Msk);
  Error = PWMSP001_lInit((PWMSP001_HandleType*) &PWMSP001_Handle4);
 801c2b4:	f24d 20c0 	movw	r0, #53952	; 0xd2c0
 801c2b8:	f6c0 0002 	movt	r0, #2050	; 0x802
 801c2bc:	f000 f842 	bl	801c344 <PWMSP001_lInit>
 801c2c0:	6078      	str	r0, [r7, #4]
  /* Start the app if "Start after initialization" is checked */
  if(Error == (uint32_t)DAVEApp_SUCCESS)
 801c2c2:	687b      	ldr	r3, [r7, #4]
 801c2c4:	2b00      	cmp	r3, #0
 801c2c6:	d10d      	bne.n	801c2e4 <PWMSP001_Init+0x260>
  {   
    if (PWMSP001_Handle4.StartControl == (uint8_t)SET)
 801c2c8:	f24d 23c0 	movw	r3, #53952	; 0xd2c0
 801c2cc:	f6c0 0302 	movt	r3, #2050	; 0x802
 801c2d0:	785b      	ldrb	r3, [r3, #1]
 801c2d2:	2b01      	cmp	r3, #1
 801c2d4:	d106      	bne.n	801c2e4 <PWMSP001_Init+0x260>
    {
      Error = PWMSP001_Start((PWMSP001_HandleType*) &PWMSP001_Handle4);
 801c2d6:	f24d 20c0 	movw	r0, #53952	; 0xd2c0
 801c2da:	f6c0 0002 	movt	r0, #2050	; 0x802
 801c2de:	f000 fa6f 	bl	801c7c0 <PWMSP001_Start>
 801c2e2:	6078      	str	r0, [r7, #4]
      DBG002_N(Error != DAVEApp_SUCCESS);
    }
  }
    
      /* Configuration of Direct Output Pin 1.2 based on User configuration */
      PORT1->PDR0  &= (uint32_t)(~(PORT1_PDR0_PD2_Msk));
 801c2e4:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801c2e8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c2ec:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801c2f0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c2f4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801c2f6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 801c2fa:	641a      	str	r2, [r3, #64]	; 0x40
      PORT1->PDR0  |= (((uint32_t)0 << (uint32_t)PORT1_PDR0_PD2_Pos) & \
 801c2fc:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801c300:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c304:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801c308:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c30c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801c30e:	641a      	str	r2, [r3, #64]	; 0x40
                               (uint32_t)PORT1_PDR0_PD2_Msk);
      PORT1->IOCR0  &= (uint32_t)(~(PORT_IOCR_PC2_PO_Msk));
 801c310:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801c314:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c318:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801c31c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c320:	6912      	ldr	r2, [r2, #16]
 801c322:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 801c326:	611a      	str	r2, [r3, #16]
      PORT1->IOCR0  |= (((uint32_t)0 << (uint32_t)PORT_IOCR_PC2_PO_Pos) & \
 801c328:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 801c32c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801c330:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 801c334:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801c338:	6912      	ldr	r2, [r2, #16]
 801c33a:	611a      	str	r2, [r3, #16]
                                   (uint32_t)PORT_IOCR_PC2_PO_Msk);
}
 801c33c:	f107 0708 	add.w	r7, r7, #8
 801c340:	46bd      	mov	sp, r7
 801c342:	bd80      	pop	{r7, pc}

0801c344 <PWMSP001_lInit>:

/*<<<DD_PWMSP001_API_1>>>*/
/* This function initializes an instance of the app */
status_t PWMSP001_lInit(const PWMSP001_HandleType* HandlePtr)
{
 801c344:	b590      	push	{r4, r7, lr}
 801c346:	b085      	sub	sp, #20
 801c348:	af00      	add	r7, sp, #0
 801c34a:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801c34c:	f04f 0301 	mov.w	r3, #1
 801c350:	60fb      	str	r3, [r7, #12]

  do
  {
    /*<<<DD_PWMSP001_API_1_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
 801c352:	687b      	ldr	r3, [r7, #4]
 801c354:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c356:	781b      	ldrb	r3, [r3, #0]
 801c358:	2b00      	cmp	r3, #0
 801c35a:	f040 8169 	bne.w	801c630 <PWMSP001_lInit+0x2ec>
    {
      break;
    }
    HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
 801c35e:	687b      	ldr	r3, [r7, #4]
 801c360:	699b      	ldr	r3, [r3, #24]
 801c362:	f04f 0207 	mov.w	r2, #7
 801c366:	611a      	str	r2, [r3, #16]

    /*<<<DD_PWMSP001_API_1_3>>>*/
    /* If external stop trigger is setelected */
    if (HandlePtr->kExtStopTrig == (uint8_t)SET)
 801c368:	687b      	ldr	r3, [r7, #4]
 801c36a:	7bdb      	ldrb	r3, [r3, #15]
 801c36c:	2b01      	cmp	r3, #1
 801c36e:	d127      	bne.n	801c3c0 <PWMSP001_lInit+0x7c>
    {
      HandlePtr->CC4yRegsPtr->INS &= (uint32_t)~((uint32_t)CCU4_CC4_INS_EV1EM_Msk | CCU4_CC4_INS_LPF1M_Msk);
 801c370:	687b      	ldr	r3, [r7, #4]
 801c372:	699a      	ldr	r2, [r3, #24]
 801c374:	687b      	ldr	r3, [r7, #4]
 801c376:	699b      	ldr	r3, [r3, #24]
 801c378:	681b      	ldr	r3, [r3, #0]
 801c37a:	f023 53c0 	bic.w	r3, r3, #402653184	; 0x18000000
 801c37e:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 801c382:	6013      	str	r3, [r2, #0]
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_ENDS_Msk;
 801c384:	687b      	ldr	r3, [r7, #4]
 801c386:	699b      	ldr	r3, [r3, #24]
 801c388:	687a      	ldr	r2, [r7, #4]
 801c38a:	6992      	ldr	r2, [r2, #24]
 801c38c:	6852      	ldr	r2, [r2, #4]
 801c38e:	f022 020c 	bic.w	r2, r2, #12
 801c392:	605a      	str	r2, [r3, #4]
      HandlePtr->CC4yRegsPtr->INS |= ((((uint32_t)HandlePtr->kStopEdge << (uint32_t)CCU4_CC4_INS_EV1EM_Pos)\
 801c394:	687b      	ldr	r3, [r7, #4]
 801c396:	699b      	ldr	r3, [r3, #24]
 801c398:	687a      	ldr	r2, [r7, #4]
 801c39a:	6992      	ldr	r2, [r2, #24]
 801c39c:	6811      	ldr	r1, [r2, #0]
 801c39e:	687a      	ldr	r2, [r7, #4]
 801c3a0:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 801c3a4:	ea4f 4282 	mov.w	r2, r2, lsl #18
	    & (uint32_t)CCU4_CC4_INS_EV1EM_Msk)| (((uint32_t)PWMSP001_LPF  << (uint32_t)CCU4_CC4_INS_LPF1M_Pos)\
 801c3a8:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
    /* If external stop trigger is setelected */
    if (HandlePtr->kExtStopTrig == (uint8_t)SET)
    {
      HandlePtr->CC4yRegsPtr->INS &= (uint32_t)~((uint32_t)CCU4_CC4_INS_EV1EM_Msk | CCU4_CC4_INS_LPF1M_Msk);
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_ENDS_Msk;
      HandlePtr->CC4yRegsPtr->INS |= ((((uint32_t)HandlePtr->kStopEdge << (uint32_t)CCU4_CC4_INS_EV1EM_Pos)\
 801c3ac:	430a      	orrs	r2, r1
 801c3ae:	601a      	str	r2, [r3, #0]
	    & (uint32_t)CCU4_CC4_INS_EV1EM_Msk)| (((uint32_t)PWMSP001_LPF  << (uint32_t)CCU4_CC4_INS_LPF1M_Pos)\
		  & (uint32_t)CCU4_CC4_INS_LPF1M_Msk));

      HandlePtr->CC4yRegsPtr->CMC |= (((uint32_t)PWMSP001_EVENT_1  <<
 801c3b0:	687b      	ldr	r3, [r7, #4]
 801c3b2:	699b      	ldr	r3, [r3, #24]
 801c3b4:	687a      	ldr	r2, [r7, #4]
 801c3b6:	6992      	ldr	r2, [r2, #24]
 801c3b8:	6852      	ldr	r2, [r2, #4]
 801c3ba:	f042 0208 	orr.w	r2, r2, #8
 801c3be:	605a      	str	r2, [r3, #4]
          (uint32_t)CCU4_CC4_CMC_ENDS_Pos)& (uint32_t)CCU4_CC4_CMC_ENDS_Msk);
    }/*End of if (HandlePtr->kExtStopTrig == SET)*/

    /*<<<DD_PWMSP001_API_1_4>>>*/
    /* Trap configurations if trap is enabled */
    if ((HandlePtr->kTrapEnable == (uint8_t)SET) &&\
 801c3c0:	687b      	ldr	r3, [r7, #4]
 801c3c2:	7c5b      	ldrb	r3, [r3, #17]
 801c3c4:	2b01      	cmp	r3, #1
 801c3c6:	d12b      	bne.n	801c420 <PWMSP001_lInit+0xdc>
        ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
 801c3c8:	687b      	ldr	r3, [r7, #4]
 801c3ca:	f893 3020 	ldrb.w	r3, [r3, #32]
          (uint32_t)CCU4_CC4_CMC_ENDS_Pos)& (uint32_t)CCU4_CC4_CMC_ENDS_Msk);
    }/*End of if (HandlePtr->kExtStopTrig == SET)*/

    /*<<<DD_PWMSP001_API_1_4>>>*/
    /* Trap configurations if trap is enabled */
    if ((HandlePtr->kTrapEnable == (uint8_t)SET) &&\
 801c3ce:	2b01      	cmp	r3, #1
 801c3d0:	d026      	beq.n	801c420 <PWMSP001_lInit+0xdc>
        ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
    )
    {
      HandlePtr->CC4yRegsPtr -> INS &= ~((uint32_t)CCU4_CC4_INS_EV2EM_Msk | \
 801c3d2:	687b      	ldr	r3, [r7, #4]
 801c3d4:	699a      	ldr	r2, [r3, #24]
 801c3d6:	687b      	ldr	r3, [r7, #4]
 801c3d8:	699b      	ldr	r3, [r3, #24]
 801c3da:	681b      	ldr	r3, [r3, #0]
 801c3dc:	f023 43c2 	bic.w	r3, r3, #1627389952	; 0x61000000
 801c3e0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 801c3e4:	6013      	str	r3, [r2, #0]
	    (uint32_t)CCU4_CC4_INS_EV2LM_Msk | (uint32_t)CCU4_CC4_INS_LPF2M_Msk);
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_TS_Msk;
 801c3e6:	687b      	ldr	r3, [r7, #4]
 801c3e8:	699b      	ldr	r3, [r3, #24]
 801c3ea:	687a      	ldr	r2, [r7, #4]
 801c3ec:	6992      	ldr	r2, [r2, #24]
 801c3ee:	6852      	ldr	r2, [r2, #4]
 801c3f0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 801c3f4:	605a      	str	r2, [r3, #4]
      HandlePtr->CC4yRegsPtr -> INS |= ((((uint32_t)0 << (uint32_t)CCU4_CC4_INS_EV2EM_Pos)\
 801c3f6:	687b      	ldr	r3, [r7, #4]
 801c3f8:	699b      	ldr	r3, [r3, #24]
 801c3fa:	687a      	ldr	r2, [r7, #4]
 801c3fc:	6992      	ldr	r2, [r2, #24]
 801c3fe:	6811      	ldr	r1, [r2, #0]
	    &(uint32_t)CCU4_CC4_INS_EV2EM_Msk) | (((uint32_t)HandlePtr->kTrapLevel  <<	\
 801c400:	687a      	ldr	r2, [r7, #4]
 801c402:	7812      	ldrb	r2, [r2, #0]
 801c404:	ea4f 6202 	mov.w	r2, r2, lsl #24
		  (uint32_t)CCU4_CC4_INS_EV2LM_Pos)& (uint32_t)CCU4_CC4_INS_EV2LM_Msk ) | \
 801c408:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
    )
    {
      HandlePtr->CC4yRegsPtr -> INS &= ~((uint32_t)CCU4_CC4_INS_EV2EM_Msk | \
	    (uint32_t)CCU4_CC4_INS_EV2LM_Msk | (uint32_t)CCU4_CC4_INS_LPF2M_Msk);
      HandlePtr->CC4yRegsPtr->CMC &= (uint32_t)~CCU4_CC4_CMC_TS_Msk;
      HandlePtr->CC4yRegsPtr -> INS |= ((((uint32_t)0 << (uint32_t)CCU4_CC4_INS_EV2EM_Pos)\
 801c40c:	430a      	orrs	r2, r1
 801c40e:	601a      	str	r2, [r3, #0]
	    &(uint32_t)CCU4_CC4_INS_EV2EM_Msk) | (((uint32_t)HandlePtr->kTrapLevel  <<	\
		  (uint32_t)CCU4_CC4_INS_EV2LM_Pos)& (uint32_t)CCU4_CC4_INS_EV2LM_Msk ) | \
		    (((uint32_t)0 << (uint32_t)CCU4_CC4_INS_LPF2M_Pos)& \
			  (uint32_t)CCU4_CC4_INS_LPF2M_Msk));

      HandlePtr->CC4yRegsPtr->CMC |= ((uint32_t)1 << (uint32_t)CCU4_CC4_CMC_TS_Pos);
 801c410:	687b      	ldr	r3, [r7, #4]
 801c412:	699b      	ldr	r3, [r3, #24]
 801c414:	687a      	ldr	r2, [r7, #4]
 801c416:	6992      	ldr	r2, [r2, #24]
 801c418:	6852      	ldr	r2, [r2, #4]
 801c41a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 801c41e:	605a      	str	r2, [r3, #4]
    }/* End of  if (HandlePtr->kTrapEnable == (uint8_t)SET)*/
    
    HandlePtr->CC4yRegsPtr->TC &= ~((uint32_t)CCU4_CC4_TC_TCM_Msk | \
 801c420:	687b      	ldr	r3, [r7, #4]
 801c422:	699a      	ldr	r2, [r3, #24]
 801c424:	687b      	ldr	r3, [r7, #4]
 801c426:	699b      	ldr	r3, [r3, #24]
 801c428:	695b      	ldr	r3, [r3, #20]
 801c42a:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 801c42e:	f023 0309 	bic.w	r3, r3, #9
 801c432:	6153      	str	r3, [r2, #20]
	   (uint32_t)CCU4_CC4_TC_CMOD_Msk | (uint32_t)CCU4_CC4_TC_STRM_Msk | \
	   (uint32_t)CCU4_CC4_TC_ENDM_Msk | (uint32_t)CCU4_CC4_TC_DITHE_Msk);
    
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
 801c434:	687b      	ldr	r3, [r7, #4]
 801c436:	699b      	ldr	r3, [r3, #24]
 801c438:	687a      	ldr	r2, [r7, #4]
 801c43a:	6992      	ldr	r2, [r2, #24]
 801c43c:	6951      	ldr	r1, [r2, #20]
 801c43e:	687a      	ldr	r2, [r7, #4]
 801c440:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
	  (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|\
 801c444:	f002 0001 	and.w	r0, r2, #1
		  (((uint32_t)PWMSP001_COMPARE_MODE  << \
		    (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
			  (((uint32_t)HandlePtr->ExtStartConfigType  << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
 801c448:	687a      	ldr	r2, [r7, #4]
 801c44a:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 801c44e:	ea4f 2282 	mov.w	r2, r2, lsl #10
			    &(uint32_t)CCU4_CC4_TC_STRM_Msk)|(((uint32_t)HandlePtr->ExtStopConfigType <<\
 801c452:	f402 6280 	and.w	r2, r2, #1024	; 0x400
	   (uint32_t)CCU4_CC4_TC_ENDM_Msk | (uint32_t)CCU4_CC4_TC_DITHE_Msk);
    
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
	  (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|\
		  (((uint32_t)PWMSP001_COMPARE_MODE  << \
		    (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
 801c456:	4310      	orrs	r0, r2
			  (((uint32_t)HandlePtr->ExtStartConfigType  << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			    &(uint32_t)CCU4_CC4_TC_STRM_Msk)|(((uint32_t)HandlePtr->ExtStopConfigType <<\
 801c458:	687a      	ldr	r2, [r7, #4]
 801c45a:	f892 2035 	ldrb.w	r2, [r2, #53]	; 0x35
 801c45e:	ea4f 2202 	mov.w	r2, r2, lsl #8
				  (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);
 801c462:	f402 7240 	and.w	r2, r2, #768	; 0x300
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
	  (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|\
		  (((uint32_t)PWMSP001_COMPARE_MODE  << \
		    (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
			  (((uint32_t)HandlePtr->ExtStartConfigType  << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			    &(uint32_t)CCU4_CC4_TC_STRM_Msk)|(((uint32_t)HandlePtr->ExtStopConfigType <<\
 801c466:	4302      	orrs	r2, r0
    
    HandlePtr->CC4yRegsPtr->TC &= ~((uint32_t)CCU4_CC4_TC_TCM_Msk | \
	   (uint32_t)CCU4_CC4_TC_CMOD_Msk | (uint32_t)CCU4_CC4_TC_STRM_Msk | \
	   (uint32_t)CCU4_CC4_TC_ENDM_Msk | (uint32_t)CCU4_CC4_TC_DITHE_Msk);
    
    HandlePtr->CC4yRegsPtr->TC |= (((uint32_t)HandlePtr->CountingModeType << \
 801c468:	430a      	orrs	r2, r1
 801c46a:	615a      	str	r2, [r3, #20]
				  (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);
    /*
     * If timer concatenation is enabled during single shot mode lower timer 
     * should be free running
     */
	if (HandlePtr->kTimerConcatenation != (uint8_t)SET)
 801c46c:	687b      	ldr	r3, [r7, #4]
 801c46e:	f893 3020 	ldrb.w	r3, [r3, #32]
 801c472:	2b01      	cmp	r3, #1
 801c474:	d00e      	beq.n	801c494 <PWMSP001_lInit+0x150>
	{
		WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TSSM_Msk, \
 801c476:	687b      	ldr	r3, [r7, #4]
 801c478:	699b      	ldr	r3, [r3, #24]
 801c47a:	687a      	ldr	r2, [r7, #4]
 801c47c:	7b12      	ldrb	r2, [r2, #12]
 801c47e:	ea4f 0242 	mov.w	r2, r2, lsl #1
 801c482:	f002 0102 	and.w	r1, r2, #2
 801c486:	687a      	ldr	r2, [r7, #4]
 801c488:	6992      	ldr	r2, [r2, #24]
 801c48a:	6952      	ldr	r2, [r2, #20]
 801c48c:	f022 0202 	bic.w	r2, r2, #2
 801c490:	430a      	orrs	r2, r1
 801c492:	615a      	str	r2, [r3, #20]
			  		  (uint32_t)CCU4_CC4_TC_TSSM_Pos, HandlePtr->kTimerMode);
	} 
    
    /*Set the dither mode setting*/
    HandlePtr->CC4yRegsPtr->TC |= ((uint32_t)HandlePtr->kDitherSetting << \
 801c494:	687b      	ldr	r3, [r7, #4]
 801c496:	699b      	ldr	r3, [r3, #24]
 801c498:	687a      	ldr	r2, [r7, #4]
 801c49a:	6992      	ldr	r2, [r2, #24]
 801c49c:	6951      	ldr	r1, [r2, #20]
 801c49e:	687a      	ldr	r2, [r7, #4]
 801c4a0:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 801c4a4:	ea4f 3242 	mov.w	r2, r2, lsl #13
	  (uint32_t)CCU4_CC4_TC_DITHE_Pos) & (uint32_t)CCU4_CC4_TC_DITHE_Msk ;
 801c4a8:	f402 42c0 	and.w	r2, r2, #24576	; 0x6000
		WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TSSM_Msk, \
			  		  (uint32_t)CCU4_CC4_TC_TSSM_Pos, HandlePtr->kTimerMode);
	} 
    
    /*Set the dither mode setting*/
    HandlePtr->CC4yRegsPtr->TC |= ((uint32_t)HandlePtr->kDitherSetting << \
 801c4ac:	430a      	orrs	r2, r1
 801c4ae:	615a      	str	r2, [r3, #20]
	  (uint32_t)CCU4_CC4_TC_DITHE_Pos) & (uint32_t)CCU4_CC4_TC_DITHE_Msk ;
    
    WR_REG(HandlePtr->CC4yRegsPtr->DITS,(uint32_t)CCU4_CC4_DITS_DCVS_Msk,\
 801c4b0:	687b      	ldr	r3, [r7, #4]
 801c4b2:	699b      	ldr	r3, [r3, #24]
 801c4b4:	687a      	ldr	r2, [r7, #4]
 801c4b6:	7b52      	ldrb	r2, [r2, #13]
 801c4b8:	f002 010f 	and.w	r1, r2, #15
 801c4bc:	687a      	ldr	r2, [r7, #4]
 801c4be:	6992      	ldr	r2, [r2, #24]
 801c4c0:	6a12      	ldr	r2, [r2, #32]
 801c4c2:	f022 020f 	bic.w	r2, r2, #15
 801c4c6:	430a      	orrs	r2, r1
 801c4c8:	621a      	str	r2, [r3, #32]
      (uint32_t)CCU4_CC4_DITS_DCVS_Pos, HandlePtr->kDitherCompare);

    /*Configure Trap mode as per GUI*/
    if(HandlePtr->kTimerConcatenation != (uint8_t)SET)
 801c4ca:	687b      	ldr	r3, [r7, #4]
 801c4cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 801c4d0:	2b01      	cmp	r3, #1
 801c4d2:	d02c      	beq.n	801c52e <PWMSP001_lInit+0x1ea>
    {
      /*<<<DD_PWMSP001_API_1_6>>>*/
      WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TRPSE_Msk,
 801c4d4:	687b      	ldr	r3, [r7, #4]
 801c4d6:	699b      	ldr	r3, [r3, #24]
 801c4d8:	687a      	ldr	r2, [r7, #4]
 801c4da:	7c92      	ldrb	r2, [r2, #18]
 801c4dc:	ea4f 5242 	mov.w	r2, r2, lsl #21
 801c4e0:	f402 1100 	and.w	r1, r2, #2097152	; 0x200000
 801c4e4:	687a      	ldr	r2, [r7, #4]
 801c4e6:	6992      	ldr	r2, [r2, #24]
 801c4e8:	6952      	ldr	r2, [r2, #20]
 801c4ea:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 801c4ee:	430a      	orrs	r2, r1
 801c4f0:	615a      	str	r2, [r3, #20]
          (uint32_t)CCU4_CC4_TC_TRPSE_Pos, HandlePtr->kTrapSync);

      WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TRPSW_Msk,
 801c4f2:	687b      	ldr	r3, [r7, #4]
 801c4f4:	699b      	ldr	r3, [r3, #24]
 801c4f6:	687a      	ldr	r2, [r7, #4]
 801c4f8:	7cd2      	ldrb	r2, [r2, #19]
 801c4fa:	ea4f 5282 	mov.w	r2, r2, lsl #22
 801c4fe:	f402 0180 	and.w	r1, r2, #4194304	; 0x400000
 801c502:	687a      	ldr	r2, [r7, #4]
 801c504:	6992      	ldr	r2, [r2, #24]
 801c506:	6952      	ldr	r2, [r2, #20]
 801c508:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 801c50c:	430a      	orrs	r2, r1
 801c50e:	615a      	str	r2, [r3, #20]
          (uint32_t)CCU4_CC4_TC_TRPSW_Pos, HandlePtr->kTrapExitControl);
      
	  WR_REG(HandlePtr->CC4yRegsPtr->TC, (uint32_t)CCU4_CC4_TC_TRAPE_Msk, \
 801c510:	687b      	ldr	r3, [r7, #4]
 801c512:	699b      	ldr	r3, [r3, #24]
 801c514:	687a      	ldr	r2, [r7, #4]
 801c516:	7c52      	ldrb	r2, [r2, #17]
 801c518:	ea4f 4242 	mov.w	r2, r2, lsl #17
 801c51c:	f402 3100 	and.w	r1, r2, #131072	; 0x20000
 801c520:	687a      	ldr	r2, [r7, #4]
 801c522:	6992      	ldr	r2, [r2, #24]
 801c524:	6952      	ldr	r2, [r2, #20]
 801c526:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 801c52a:	430a      	orrs	r2, r1
 801c52c:	615a      	str	r2, [r3, #20]
		  (uint32_t)CCU4_CC4_TC_TRAPE_Pos, HandlePtr->kTrapEnable);
    }
    /*Set the prescalar divider and passive level of the o/p signal.*/
    WR_REG(HandlePtr->CC4yRegsPtr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk,\
 801c52e:	687b      	ldr	r3, [r7, #4]
 801c530:	699b      	ldr	r3, [r3, #24]
 801c532:	687a      	ldr	r2, [r7, #4]
 801c534:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 801c538:	f002 010f 	and.w	r1, r2, #15
 801c53c:	687a      	ldr	r2, [r7, #4]
 801c53e:	6992      	ldr	r2, [r2, #24]
 801c540:	6a52      	ldr	r2, [r2, #36]	; 0x24
 801c542:	f022 020f 	bic.w	r2, r2, #15
 801c546:	430a      	orrs	r2, r1
 801c548:	625a      	str	r2, [r3, #36]	; 0x24
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);
    HandlePtr->CC4yRegsPtr->PSL = HandlePtr->kPassiveLevel;
 801c54a:	687b      	ldr	r3, [r7, #4]
 801c54c:	699b      	ldr	r3, [r3, #24]
 801c54e:	687a      	ldr	r2, [r7, #4]
 801c550:	7c12      	ldrb	r2, [r2, #16]
 801c552:	619a      	str	r2, [r3, #24]

    /*<<<DD_PWMSP001_API_1_7>>>*/
    /*Setting period register's value*/
    HandlePtr->CC4yRegsPtr->PRS = (uint32_t)(HandlePtr->kPeriodVal & 0xFFFFU);
 801c554:	687b      	ldr	r3, [r7, #4]
 801c556:	699a      	ldr	r2, [r3, #24]
 801c558:	687b      	ldr	r3, [r7, #4]
 801c55a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801c55c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801c560:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801c564:	6353      	str	r3, [r2, #52]	; 0x34
    /*Setting compare register's value*/
    HandlePtr->CC4yRegsPtr->CRS = (uint32_t)(HandlePtr->kCompareValue & 0xFFFFU);
 801c566:	687b      	ldr	r3, [r7, #4]
 801c568:	699a      	ldr	r2, [r3, #24]
 801c56a:	687b      	ldr	r3, [r7, #4]
 801c56c:	689b      	ldr	r3, [r3, #8]
 801c56e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801c572:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801c576:	63d3      	str	r3, [r2, #60]	; 0x3c
    HandlePtr->CC4yRegsPtr->SWR |= PWMSP001_ALL_CCU4_INTR_CLEAR;
 801c578:	687b      	ldr	r3, [r7, #4]
 801c57a:	699a      	ldr	r2, [r3, #24]
 801c57c:	687b      	ldr	r3, [r7, #4]
 801c57e:	699b      	ldr	r3, [r3, #24]
 801c580:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 801c584:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 801c588:	f043 030f 	orr.w	r3, r3, #15
 801c58c:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

    /*Applying register's settings for the second slice if timer concatenation
     * is set */
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801c590:	687b      	ldr	r3, [r7, #4]
 801c592:	f893 3020 	ldrb.w	r3, [r3, #32]
 801c596:	2b01      	cmp	r3, #1
 801c598:	d10e      	bne.n	801c5b8 <PWMSP001_lInit+0x274>
    {
      PWMSP001_lConfigureSecondSlice(HandlePtr);
 801c59a:	6878      	ldr	r0, [r7, #4]
 801c59c:	f001 f858 	bl	801d650 <PWMSP001_lConfigureSecondSlice>
      HandlePtr->CC4yRegs1Ptr->INTE |= HandlePtr->InterruptControl;
 801c5a0:	687b      	ldr	r3, [r7, #4]
 801c5a2:	69db      	ldr	r3, [r3, #28]
 801c5a4:	687a      	ldr	r2, [r7, #4]
 801c5a6:	69d2      	ldr	r2, [r2, #28]
 801c5a8:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 801c5ac:	687a      	ldr	r2, [r7, #4]
 801c5ae:	6b12      	ldr	r2, [r2, #48]	; 0x30
 801c5b0:	430a      	orrs	r2, r1
 801c5b2:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 801c5b6:	e00a      	b.n	801c5ce <PWMSP001_lInit+0x28a>

    } /*End of if (HandlePtr->kTimerConcatenation == SET)*/
    else
    {
      HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;
 801c5b8:	687b      	ldr	r3, [r7, #4]
 801c5ba:	699b      	ldr	r3, [r3, #24]
 801c5bc:	687a      	ldr	r2, [r7, #4]
 801c5be:	6992      	ldr	r2, [r2, #24]
 801c5c0:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 801c5c4:	687a      	ldr	r2, [r7, #4]
 801c5c6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 801c5c8:	430a      	orrs	r2, r1
 801c5ca:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
 801c5ce:	687b      	ldr	r3, [r7, #4]
 801c5d0:	695b      	ldr	r3, [r3, #20]
 801c5d2:	687a      	ldr	r2, [r7, #4]
 801c5d4:	6952      	ldr	r2, [r2, #20]
 801c5d6:	6911      	ldr	r1, [r2, #16]
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
 801c5d8:	687a      	ldr	r2, [r7, #4]
 801c5da:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
      HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
 801c5de:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801c5e2:	f04f 0001 	mov.w	r0, #1
 801c5e6:	fa00 f002 	lsl.w	r0, r0, r2
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
 801c5ea:	687a      	ldr	r2, [r7, #4]
 801c5ec:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
 801c5f0:	ea4f 0282 	mov.w	r2, r2, lsl #2
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
 801c5f4:	f102 0201 	add.w	r2, r2, #1
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
 801c5f8:	f04f 0401 	mov.w	r4, #1
 801c5fc:	fa04 f202 	lsl.w	r2, r4, r2
 801c600:	4310      	orrs	r0, r2
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
		  (((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice) + (uint32_t)2)));
 801c602:	687a      	ldr	r2, [r7, #4]
 801c604:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
 801c608:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801c60c:	f102 0202 	add.w	r2, r2, #2
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
 801c610:	f04f 0401 	mov.w	r4, #1
 801c614:	fa04 f202 	lsl.w	r2, r4, r2
 801c618:	4302      	orrs	r2, r0
      HandlePtr->CC4yRegsPtr->INTE |= HandlePtr->InterruptControl;
    }
    
    
    /*Request SW shadow transfer for period, compare, dither and prescalar level*/
    HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)1 << ((uint32_t)4 * \
 801c61a:	430a      	orrs	r2, r1
 801c61c:	611a      	str	r2, [r3, #16]
	  (uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 <<(((uint32_t)4 * \
	    (uint32_t)HandlePtr->FirstSlice) + (uint32_t)1))| ((uint32_t)1 << \
		  (((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice) + (uint32_t)2)));

    Status = (uint32_t)DAVEApp_SUCCESS;
 801c61e:	f04f 0300 	mov.w	r3, #0
 801c622:	60fb      	str	r3, [r7, #12]
    HandlePtr->DynamicDataType->StateType = PWMSP001_INITIALIZED;
 801c624:	687b      	ldr	r3, [r7, #4]
 801c626:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c628:	f04f 0201 	mov.w	r2, #1
 801c62c:	701a      	strb	r2, [r3, #0]
 801c62e:	e000      	b.n	801c632 <PWMSP001_lInit+0x2ee>
  do
  {
    /*<<<DD_PWMSP001_API_1_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
    {
      break;
 801c630:	bf00      	nop

  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  return Status;
 801c632:	68fb      	ldr	r3, [r7, #12]
}
 801c634:	4618      	mov	r0, r3
 801c636:	f107 0714 	add.w	r7, r7, #20
 801c63a:	46bd      	mov	sp, r7
 801c63c:	bd90      	pop	{r4, r7, pc}
 801c63e:	bf00      	nop

0801c640 <PWMSP001_Deinit>:

/*<<<DD_PWMSP001_API_2>>>*/
/* This function de-initializes the app */
status_t PWMSP001_Deinit(const PWMSP001_HandleType* HandlePtr)
{
 801c640:	b480      	push	{r7}
 801c642:	b089      	sub	sp, #36	; 0x24
 801c644:	af00      	add	r7, sp, #0
 801c646:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801c648:	f04f 0301 	mov.w	r3, #1
 801c64c:	61fb      	str	r3, [r7, #28]
  uint32_t Temp2;
  uint32_t Temp3;
  uint32_t Temp4;

     /*<<<DD_PWMSP001_API_2_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
 801c64e:	687b      	ldr	r3, [r7, #4]
 801c650:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c652:	781b      	ldrb	r3, [r3, #0]
 801c654:	2b00      	cmp	r3, #0
 801c656:	f000 80ab 	beq.w	801c7b0 <PWMSP001_Deinit+0x170>
    {
    /*<<<DD_PWMSP001_API_2_3>>>*/
    HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
 801c65a:	687b      	ldr	r3, [r7, #4]
 801c65c:	699b      	ldr	r3, [r3, #24]
 801c65e:	f04f 0207 	mov.w	r2, #7
 801c662:	611a      	str	r2, [r3, #16]
    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
 801c664:	687b      	ldr	r3, [r7, #4]
 801c666:	699b      	ldr	r3, [r3, #24]
 801c668:	f640 720f 	movw	r2, #3855	; 0xf0f
 801c66c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    HandlePtr->CC4yRegsPtr->INTE = 0x00U;
 801c670:	687b      	ldr	r3, [r7, #4]
 801c672:	699b      	ldr	r3, [r3, #24]
 801c674:	f04f 0200 	mov.w	r2, #0
 801c678:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /*Set IDLE mode for selected slice*/
    HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)1<< ((uint32_t)CCU4_GIDLS_SS0I_Pos \
 801c67c:	687b      	ldr	r3, [r7, #4]
 801c67e:	695b      	ldr	r3, [r3, #20]
 801c680:	687a      	ldr	r2, [r7, #4]
 801c682:	6952      	ldr	r2, [r2, #20]
 801c684:	6891      	ldr	r1, [r2, #8]
	  +(uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 << (uint32_t)CCU4_GIDLS_CPRB_Pos)\
 801c686:	687a      	ldr	r2, [r7, #4]
 801c688:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37
    HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
    HandlePtr->CC4yRegsPtr->INTE = 0x00U;

    /*Set IDLE mode for selected slice*/
    HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)1<< ((uint32_t)CCU4_GIDLS_SS0I_Pos \
 801c68c:	f04f 0001 	mov.w	r0, #1
 801c690:	fa00 f202 	lsl.w	r2, r0, r2
 801c694:	430a      	orrs	r2, r1
 801c696:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 801c69a:	609a      	str	r2, [r3, #8]
	  +(uint32_t)HandlePtr->FirstSlice)) | ((uint32_t)1 << (uint32_t)CCU4_GIDLS_CPRB_Pos)\
	    |((uint32_t)1 << (uint32_t)CCU4_GIDLS_PSIC_Pos));

    /*Clear all the registers*/
    HandlePtr->CC4yRegsPtr->INS = 0x00U;
 801c69c:	687b      	ldr	r3, [r7, #4]
 801c69e:	699b      	ldr	r3, [r3, #24]
 801c6a0:	f04f 0200 	mov.w	r2, #0
 801c6a4:	601a      	str	r2, [r3, #0]
    HandlePtr->CC4yRegsPtr->CMC = 0x00U;
 801c6a6:	687b      	ldr	r3, [r7, #4]
 801c6a8:	699b      	ldr	r3, [r3, #24]
 801c6aa:	f04f 0200 	mov.w	r2, #0
 801c6ae:	605a      	str	r2, [r3, #4]
    HandlePtr->CC4yRegsPtr->TC = 0x00U;
 801c6b0:	687b      	ldr	r3, [r7, #4]
 801c6b2:	699b      	ldr	r3, [r3, #24]
 801c6b4:	f04f 0200 	mov.w	r2, #0
 801c6b8:	615a      	str	r2, [r3, #20]
    HandlePtr->CC4yRegsPtr->PSC = 0x00U;
 801c6ba:	687b      	ldr	r3, [r7, #4]
 801c6bc:	699b      	ldr	r3, [r3, #24]
 801c6be:	f04f 0200 	mov.w	r2, #0
 801c6c2:	625a      	str	r2, [r3, #36]	; 0x24
    HandlePtr->CC4yRegsPtr->PSL = 0x00U;
 801c6c4:	687b      	ldr	r3, [r7, #4]
 801c6c6:	699b      	ldr	r3, [r3, #24]
 801c6c8:	f04f 0200 	mov.w	r2, #0
 801c6cc:	619a      	str	r2, [r3, #24]
    HandlePtr->CC4yRegsPtr->DITS = 0x00U;
 801c6ce:	687b      	ldr	r3, [r7, #4]
 801c6d0:	699b      	ldr	r3, [r3, #24]
 801c6d2:	f04f 0200 	mov.w	r2, #0
 801c6d6:	621a      	str	r2, [r3, #32]
    HandlePtr->CC4yRegsPtr->CRS = 0x00U;
 801c6d8:	687b      	ldr	r3, [r7, #4]
 801c6da:	699b      	ldr	r3, [r3, #24]
 801c6dc:	f04f 0200 	mov.w	r2, #0
 801c6e0:	63da      	str	r2, [r3, #60]	; 0x3c
    HandlePtr->CC4yRegsPtr->PRS = 0x00U;
 801c6e2:	687b      	ldr	r3, [r7, #4]
 801c6e4:	699b      	ldr	r3, [r3, #24]
 801c6e6:	f04f 0200 	mov.w	r2, #0
 801c6ea:	635a      	str	r2, [r3, #52]	; 0x34

    /*<<<DD_PWMSP001_API_2_2>>>*/
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801c6ec:	687b      	ldr	r3, [r7, #4]
 801c6ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 801c6f2:	2b01      	cmp	r3, #1
 801c6f4:	d154      	bne.n	801c7a0 <PWMSP001_Deinit+0x160>
    {
      /*<<<DD_PWMSP001_API_2_3>>>*/
      HandlePtr->CC4yRegs1Ptr->TCCLR = PWMSP001_SLICE_CLEAR;
 801c6f6:	687b      	ldr	r3, [r7, #4]
 801c6f8:	69db      	ldr	r3, [r3, #28]
 801c6fa:	f04f 0207 	mov.w	r2, #7
 801c6fe:	611a      	str	r2, [r3, #16]
      HandlePtr->CC4yRegs1Ptr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
 801c700:	687b      	ldr	r3, [r7, #4]
 801c702:	69db      	ldr	r3, [r3, #28]
 801c704:	f640 720f 	movw	r2, #3855	; 0xf0f
 801c708:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      HandlePtr->CC4yRegs1Ptr->INTE = 0x00U;
 801c70c:	687b      	ldr	r3, [r7, #4]
 801c70e:	69db      	ldr	r3, [r3, #28]
 801c710:	f04f 0200 	mov.w	r2, #0
 801c714:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

      /*Set IDLE mode for selected slice*/
      Temp4 = ((uint32_t)0x01 << (uint32_t)CCU4_GIDLS_PSIC_Pos);
 801c718:	f44f 7300 	mov.w	r3, #512	; 0x200
 801c71c:	61bb      	str	r3, [r7, #24]
      Temp3 = ((uint32_t)0x01 << CCU4_GIDLS_CPRB_Pos);
 801c71e:	f44f 7380 	mov.w	r3, #256	; 0x100
 801c722:	617b      	str	r3, [r7, #20]
      Temp2 = ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->SecondSlice);
 801c724:	687b      	ldr	r3, [r7, #4]
 801c726:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801c72a:	613b      	str	r3, [r7, #16]
      Temp1 = Temp3 | Temp4;
 801c72c:	697a      	ldr	r2, [r7, #20]
 801c72e:	69bb      	ldr	r3, [r7, #24]
 801c730:	4313      	orrs	r3, r2
 801c732:	60fb      	str	r3, [r7, #12]
      HandlePtr->CC4yKernRegsPtr->GIDLS |= (uint32_t)(((uint32_t)0x01 << Temp2 ) | Temp1);
 801c734:	687b      	ldr	r3, [r7, #4]
 801c736:	695b      	ldr	r3, [r3, #20]
 801c738:	687a      	ldr	r2, [r7, #4]
 801c73a:	6952      	ldr	r2, [r2, #20]
 801c73c:	6891      	ldr	r1, [r2, #8]
 801c73e:	693a      	ldr	r2, [r7, #16]
 801c740:	f04f 0001 	mov.w	r0, #1
 801c744:	fa00 f002 	lsl.w	r0, r0, r2
 801c748:	68fa      	ldr	r2, [r7, #12]
 801c74a:	4302      	orrs	r2, r0
 801c74c:	430a      	orrs	r2, r1
 801c74e:	609a      	str	r2, [r3, #8]
      /*   Temp3 | Temp4 ); */

      /*Clear all the registers*/
      HandlePtr->CC4yRegs1Ptr->INS = 0x00U;
 801c750:	687b      	ldr	r3, [r7, #4]
 801c752:	69db      	ldr	r3, [r3, #28]
 801c754:	f04f 0200 	mov.w	r2, #0
 801c758:	601a      	str	r2, [r3, #0]
      HandlePtr->CC4yRegs1Ptr->CMC = 0x00U;
 801c75a:	687b      	ldr	r3, [r7, #4]
 801c75c:	69db      	ldr	r3, [r3, #28]
 801c75e:	f04f 0200 	mov.w	r2, #0
 801c762:	605a      	str	r2, [r3, #4]
      HandlePtr->CC4yRegs1Ptr->TC = 0x00U;
 801c764:	687b      	ldr	r3, [r7, #4]
 801c766:	69db      	ldr	r3, [r3, #28]
 801c768:	f04f 0200 	mov.w	r2, #0
 801c76c:	615a      	str	r2, [r3, #20]
      HandlePtr->CC4yRegs1Ptr->PSC = 0x00U;
 801c76e:	687b      	ldr	r3, [r7, #4]
 801c770:	69db      	ldr	r3, [r3, #28]
 801c772:	f04f 0200 	mov.w	r2, #0
 801c776:	625a      	str	r2, [r3, #36]	; 0x24
      HandlePtr->CC4yRegs1Ptr->PSL = 0x00U;
 801c778:	687b      	ldr	r3, [r7, #4]
 801c77a:	69db      	ldr	r3, [r3, #28]
 801c77c:	f04f 0200 	mov.w	r2, #0
 801c780:	619a      	str	r2, [r3, #24]
      HandlePtr->CC4yRegs1Ptr->DITS = 0x00U;
 801c782:	687b      	ldr	r3, [r7, #4]
 801c784:	69db      	ldr	r3, [r3, #28]
 801c786:	f04f 0200 	mov.w	r2, #0
 801c78a:	621a      	str	r2, [r3, #32]
      HandlePtr->CC4yRegs1Ptr->CRS = 0x00U;
 801c78c:	687b      	ldr	r3, [r7, #4]
 801c78e:	69db      	ldr	r3, [r3, #28]
 801c790:	f04f 0200 	mov.w	r2, #0
 801c794:	63da      	str	r2, [r3, #60]	; 0x3c
      HandlePtr->CC4yRegs1Ptr->PRS = 0x00U;
 801c796:	687b      	ldr	r3, [r7, #4]
 801c798:	69db      	ldr	r3, [r3, #28]
 801c79a:	f04f 0200 	mov.w	r2, #0
 801c79e:	635a      	str	r2, [r3, #52]	; 0x34
    }/*End of if (HandlePtr->kTimerConcatenation == (uint8_t)SET)*/

    HandlePtr->DynamicDataType->StateType = PWMSP001_UNINITIALIZED;
 801c7a0:	687b      	ldr	r3, [r7, #4]
 801c7a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c7a4:	f04f 0200 	mov.w	r2, #0
 801c7a8:	701a      	strb	r2, [r3, #0]

    Status = (uint32_t)DAVEApp_SUCCESS;
 801c7aa:	f04f 0300 	mov.w	r3, #0
 801c7ae:	61fb      	str	r3, [r7, #28]

  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  return Status;
 801c7b0:	69fb      	ldr	r3, [r7, #28]
}
 801c7b2:	4618      	mov	r0, r3
 801c7b4:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801c7b8:	46bd      	mov	sp, r7
 801c7ba:	bc80      	pop	{r7}
 801c7bc:	4770      	bx	lr
 801c7be:	bf00      	nop

0801c7c0 <PWMSP001_Start>:

/*<<<DD_PWMSP001_API_3>>>*/
/* This function starts the app. 
 * This needs to be called even if external start is configured.*/
status_t PWMSP001_Start(const PWMSP001_HandleType* HandlePtr)
{
 801c7c0:	b480      	push	{r7}
 801c7c2:	b085      	sub	sp, #20
 801c7c4:	af00      	add	r7, sp, #0
 801c7c6:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801c7c8:	f04f 0301 	mov.w	r3, #1
 801c7cc:	60fb      	str	r3, [r7, #12]

  do
  {
    /*<<<DD_PWMSP001_API_3_1>>>*/
    if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
 801c7ce:	687b      	ldr	r3, [r7, #4]
 801c7d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c7d2:	781b      	ldrb	r3, [r3, #0]
 801c7d4:	2b01      	cmp	r3, #1
 801c7d6:	d005      	beq.n	801c7e4 <PWMSP001_Start+0x24>
        (HandlePtr->DynamicDataType->StateType != PWMSP001_STOPPED))
 801c7d8:	687b      	ldr	r3, [r7, #4]
 801c7da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c7dc:	781b      	ldrb	r3, [r3, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;

  do
  {
    /*<<<DD_PWMSP001_API_3_1>>>*/
    if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
 801c7de:	2b03      	cmp	r3, #3
 801c7e0:	f040 80a7 	bne.w	801c932 <PWMSP001_Start+0x172>
    {
      DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
      break;
    }

    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
 801c7e4:	687b      	ldr	r3, [r7, #4]
 801c7e6:	699b      	ldr	r3, [r3, #24]
 801c7e8:	f640 720f 	movw	r2, #3855	; 0xf0f
 801c7ec:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    
    /*<<<DD_PWMSP001_API_3_2>>>*/
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
 801c7f0:	687b      	ldr	r3, [r7, #4]
 801c7f2:	695b      	ldr	r3, [r3, #20]
 801c7f4:	687a      	ldr	r2, [r7, #4]
 801c7f6:	6952      	ldr	r2, [r2, #20]
 801c7f8:	68d1      	ldr	r1, [r2, #12]
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
 801c7fa:	687a      	ldr	r2, [r7, #4]
 801c7fc:	f892 2037 	ldrb.w	r2, [r2, #55]	; 0x37

    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
    
    /*<<<DD_PWMSP001_API_3_2>>>*/
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
 801c800:	f04f 0001 	mov.w	r0, #1
 801c804:	fa00 f202 	lsl.w	r2, r0, r2
    }

    HandlePtr->CC4yRegsPtr->SWR = PWMSP001_ALL_CCU4_INTR_CLEAR;
    
    /*<<<DD_PWMSP001_API_3_2>>>*/
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
 801c808:	430a      	orrs	r2, r1
 801c80a:	60da      	str	r2, [r3, #12]
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
	if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801c80c:	687b      	ldr	r3, [r7, #4]
 801c80e:	f893 3020 	ldrb.w	r3, [r3, #32]
 801c812:	2b01      	cmp	r3, #1
 801c814:	d10d      	bne.n	801c832 <PWMSP001_Start+0x72>
	{
	  HandlePtr->CC4yKernRegsPtr->GIDLC |=
 801c816:	687b      	ldr	r3, [r7, #4]
 801c818:	695b      	ldr	r3, [r3, #20]
 801c81a:	687a      	ldr	r2, [r7, #4]
 801c81c:	6952      	ldr	r2, [r2, #20]
 801c81e:	68d1      	ldr	r1, [r2, #12]
		  ((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->SecondSlice));
 801c820:	687a      	ldr	r2, [r7, #4]
 801c822:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
	if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
	{
	  HandlePtr->CC4yKernRegsPtr->GIDLC |=
		  ((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
 801c826:	f04f 0001 	mov.w	r0, #1
 801c82a:	fa00 f202 	lsl.w	r2, r0, r2
	HandlePtr->CC4yKernRegsPtr->GIDLC |=
		(((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->FirstSlice)) );
	if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
	{
	  HandlePtr->CC4yKernRegsPtr->GIDLC |=
 801c82e:	430a      	orrs	r2, r1
 801c830:	60da      	str	r2, [r3, #12]
		  ((uint32_t)1 << ((uint32_t)CCU4_GIDLC_CS0I_Pos + \
			(uint32_t)HandlePtr->SecondSlice));
	} /*End if (HandlePtr->kTimerConcatenation == SET)*/
	
    /*Set run bit of slices if external start is not configured*/
    if (HandlePtr->kExtStartTrig == (uint8_t)RESET)
 801c832:	687b      	ldr	r3, [r7, #4]
 801c834:	7b9b      	ldrb	r3, [r3, #14]
 801c836:	2b00      	cmp	r3, #0
 801c838:	d115      	bne.n	801c866 <PWMSP001_Start+0xa6>
    {
      HandlePtr->CC4yRegsPtr->TCSET |= (uint32_t)1;
 801c83a:	687b      	ldr	r3, [r7, #4]
 801c83c:	699b      	ldr	r3, [r3, #24]
 801c83e:	687a      	ldr	r2, [r7, #4]
 801c840:	6992      	ldr	r2, [r2, #24]
 801c842:	68d2      	ldr	r2, [r2, #12]
 801c844:	f042 0201 	orr.w	r2, r2, #1
 801c848:	60da      	str	r2, [r3, #12]
      if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801c84a:	687b      	ldr	r3, [r7, #4]
 801c84c:	f893 3020 	ldrb.w	r3, [r3, #32]
 801c850:	2b01      	cmp	r3, #1
 801c852:	d165      	bne.n	801c920 <PWMSP001_Start+0x160>
      {
        HandlePtr->CC4yRegs1Ptr->TCSET |= (uint32_t)1;
 801c854:	687b      	ldr	r3, [r7, #4]
 801c856:	69db      	ldr	r3, [r3, #28]
 801c858:	687a      	ldr	r2, [r7, #4]
 801c85a:	69d2      	ldr	r2, [r2, #28]
 801c85c:	68d2      	ldr	r2, [r2, #12]
 801c85e:	f042 0201 	orr.w	r2, r2, #1
 801c862:	60da      	str	r2, [r3, #12]
 801c864:	e05c      	b.n	801c920 <PWMSP001_Start+0x160>
      }
    }/*End of  if (HandlePtr->kExtStartTrig == (uint8_t)RESET)*/
    else
    {
      /*<<<DD_PWMSP001_API_1_2>>>*/
      if (HandlePtr->kExtStartTrig == (uint8_t)SET)
 801c866:	687b      	ldr	r3, [r7, #4]
 801c868:	7b9b      	ldrb	r3, [r3, #14]
 801c86a:	2b01      	cmp	r3, #1
 801c86c:	d127      	bne.n	801c8be <PWMSP001_Start+0xfe>
      {
        HandlePtr->CC4yRegsPtr->INS &= ~((uint32_t)CCU4_CC4_INS_EV0EM_Msk | \
 801c86e:	687b      	ldr	r3, [r7, #4]
 801c870:	699a      	ldr	r2, [r3, #24]
 801c872:	687b      	ldr	r3, [r7, #4]
 801c874:	699b      	ldr	r3, [r3, #24]
 801c876:	681b      	ldr	r3, [r3, #0]
 801c878:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 801c87c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 801c880:	6013      	str	r3, [r2, #0]
		  (uint32_t)CCU4_CC4_INS_LPF0M_Msk);
        HandlePtr->CC4yRegsPtr->CMC &= ~(uint32_t)CCU4_CC4_CMC_STRTS_Msk;
 801c882:	687b      	ldr	r3, [r7, #4]
 801c884:	699b      	ldr	r3, [r3, #24]
 801c886:	687a      	ldr	r2, [r7, #4]
 801c888:	6992      	ldr	r2, [r2, #24]
 801c88a:	6852      	ldr	r2, [r2, #4]
 801c88c:	f022 0203 	bic.w	r2, r2, #3
 801c890:	605a      	str	r2, [r3, #4]
        HandlePtr->CC4yRegsPtr->INS |=
 801c892:	687b      	ldr	r3, [r7, #4]
 801c894:	699b      	ldr	r3, [r3, #24]
 801c896:	687a      	ldr	r2, [r7, #4]
 801c898:	6992      	ldr	r2, [r2, #24]
 801c89a:	6811      	ldr	r1, [r2, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
 801c89c:	687a      	ldr	r2, [r7, #4]
 801c89e:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 801c8a2:	ea4f 4202 	mov.w	r2, r2, lsl #16
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF   << \
 801c8a6:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
      if (HandlePtr->kExtStartTrig == (uint8_t)SET)
      {
        HandlePtr->CC4yRegsPtr->INS &= ~((uint32_t)CCU4_CC4_INS_EV0EM_Msk | \
		  (uint32_t)CCU4_CC4_INS_LPF0M_Msk);
        HandlePtr->CC4yRegsPtr->CMC &= ~(uint32_t)CCU4_CC4_CMC_STRTS_Msk;
        HandlePtr->CC4yRegsPtr->INS |=
 801c8aa:	430a      	orrs	r2, r1
 801c8ac:	601a      	str	r2, [r3, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF   << \
                (uint32_t)CCU4_CC4_INS_LPF0M_Pos)& (uint32_t)CCU4_CC4_INS_LPF0M_Msk));
        HandlePtr->CC4yRegsPtr->CMC |= (((uint32_t)PWMSP001_EVENT_0  <<
 801c8ae:	687b      	ldr	r3, [r7, #4]
 801c8b0:	699b      	ldr	r3, [r3, #24]
 801c8b2:	687a      	ldr	r2, [r7, #4]
 801c8b4:	6992      	ldr	r2, [r2, #24]
 801c8b6:	6852      	ldr	r2, [r2, #4]
 801c8b8:	f042 0201 	orr.w	r2, r2, #1
 801c8bc:	605a      	str	r2, [r3, #4]
            (uint32_t)CCU4_CC4_CMC_STRTS_Pos)& (uint32_t)CCU4_CC4_CMC_STRTS_Msk);
      }/*End of if (HandlePtr->kExtStartTrig == (uint8_t)SET)*/
      /*<<<DD_PWMSP001_nonAPI_1_2>>>*/
      if ((HandlePtr->kExtStartTrig == (uint8_t)SET) &&\
 801c8be:	687b      	ldr	r3, [r7, #4]
 801c8c0:	7b9b      	ldrb	r3, [r3, #14]
 801c8c2:	2b01      	cmp	r3, #1
 801c8c4:	d12c      	bne.n	801c920 <PWMSP001_Start+0x160>
          (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801c8c6:	687b      	ldr	r3, [r7, #4]
 801c8c8:	f893 3020 	ldrb.w	r3, [r3, #32]
                (uint32_t)CCU4_CC4_INS_LPF0M_Pos)& (uint32_t)CCU4_CC4_INS_LPF0M_Msk));
        HandlePtr->CC4yRegsPtr->CMC |= (((uint32_t)PWMSP001_EVENT_0  <<
            (uint32_t)CCU4_CC4_CMC_STRTS_Pos)& (uint32_t)CCU4_CC4_CMC_STRTS_Msk);
      }/*End of if (HandlePtr->kExtStartTrig == (uint8_t)SET)*/
      /*<<<DD_PWMSP001_nonAPI_1_2>>>*/
      if ((HandlePtr->kExtStartTrig == (uint8_t)SET) &&\
 801c8cc:	2b01      	cmp	r3, #1
 801c8ce:	d127      	bne.n	801c920 <PWMSP001_Start+0x160>
          (HandlePtr->kTimerConcatenation == (uint8_t)SET)
      )
      {
        HandlePtr->CC4yRegs1Ptr->INS &= (uint32_t)~(CCU4_CC4_INS_EV0EM_Msk | CCU4_CC4_INS_LPF0M_Msk);
 801c8d0:	687b      	ldr	r3, [r7, #4]
 801c8d2:	69da      	ldr	r2, [r3, #28]
 801c8d4:	687b      	ldr	r3, [r7, #4]
 801c8d6:	69db      	ldr	r3, [r3, #28]
 801c8d8:	681b      	ldr	r3, [r3, #0]
 801c8da:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 801c8de:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 801c8e2:	6013      	str	r3, [r2, #0]
        HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_STRTS_Msk);
 801c8e4:	687b      	ldr	r3, [r7, #4]
 801c8e6:	69db      	ldr	r3, [r3, #28]
 801c8e8:	687a      	ldr	r2, [r7, #4]
 801c8ea:	69d2      	ldr	r2, [r2, #28]
 801c8ec:	6852      	ldr	r2, [r2, #4]
 801c8ee:	f022 0203 	bic.w	r2, r2, #3
 801c8f2:	605a      	str	r2, [r3, #4]
        HandlePtr->CC4yRegs1Ptr->INS |=
 801c8f4:	687b      	ldr	r3, [r7, #4]
 801c8f6:	69db      	ldr	r3, [r3, #28]
 801c8f8:	687a      	ldr	r2, [r7, #4]
 801c8fa:	69d2      	ldr	r2, [r2, #28]
 801c8fc:	6811      	ldr	r1, [r2, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
 801c8fe:	687a      	ldr	r2, [r7, #4]
 801c900:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 801c904:	ea4f 4202 	mov.w	r2, r2, lsl #16
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF  <<
 801c908:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
          (HandlePtr->kTimerConcatenation == (uint8_t)SET)
      )
      {
        HandlePtr->CC4yRegs1Ptr->INS &= (uint32_t)~(CCU4_CC4_INS_EV0EM_Msk | CCU4_CC4_INS_LPF0M_Msk);
        HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_STRTS_Msk);
        HandlePtr->CC4yRegs1Ptr->INS |=
 801c90c:	430a      	orrs	r2, r1
 801c90e:	601a      	str	r2, [r3, #0]
            ((((uint32_t)HandlePtr->kStartEdge  << (uint32_t)CCU4_CC4_INS_EV0EM_Pos)& \
			  (uint32_t)CCU4_CC4_INS_EV0EM_Msk) | (((uint32_t)PWMSP001_LPF  <<
                    (uint32_t)CCU4_CC4_INS_LPF0M_Pos)& (uint32_t)CCU4_CC4_INS_LPF0M_Msk));
        HandlePtr->CC4yRegs1Ptr->CMC |= (((uint32_t)PWMSP001_EVENT_0  << \
 801c910:	687b      	ldr	r3, [r7, #4]
 801c912:	69db      	ldr	r3, [r3, #28]
 801c914:	687a      	ldr	r2, [r7, #4]
 801c916:	69d2      	ldr	r2, [r2, #28]
 801c918:	6852      	ldr	r2, [r2, #4]
 801c91a:	f042 0201 	orr.w	r2, r2, #1
 801c91e:	605a      	str	r2, [r3, #4]
		  (uint32_t)CCU4_CC4_CMC_STRTS_Pos) & (uint32_t)CCU4_CC4_CMC_STRTS_Msk);
      }/*End of if (HandlePtr->kExtStartTrig == SET)*/
    }

    HandlePtr->DynamicDataType->StateType = PWMSP001_RUNNING;
 801c920:	687b      	ldr	r3, [r7, #4]
 801c922:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c924:	f04f 0202 	mov.w	r2, #2
 801c928:	701a      	strb	r2, [r3, #0]
    Status = (uint32_t)DAVEApp_SUCCESS;
 801c92a:	f04f 0300 	mov.w	r3, #0
 801c92e:	60fb      	str	r3, [r7, #12]
 801c930:	e000      	b.n	801c934 <PWMSP001_Start+0x174>
    /*<<<DD_PWMSP001_API_3_1>>>*/
    if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
        (HandlePtr->DynamicDataType->StateType != PWMSP001_STOPPED))
    {
      DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
      break;
 801c932:	bf00      	nop
    }

    HandlePtr->DynamicDataType->StateType = PWMSP001_RUNNING;
    Status = (uint32_t)DAVEApp_SUCCESS;
  } while (0);
  return Status;
 801c934:	68fb      	ldr	r3, [r7, #12]
}
 801c936:	4618      	mov	r0, r3
 801c938:	f107 0714 	add.w	r7, r7, #20
 801c93c:	46bd      	mov	sp, r7
 801c93e:	bc80      	pop	{r7}
 801c940:	4770      	bx	lr
 801c942:	bf00      	nop

0801c944 <PWMSP001_Stop>:

/*<<<DD_PWMSP001_API_4>>>*/
/* This function stops the app */
status_t PWMSP001_Stop(const PWMSP001_HandleType* HandlePtr)
{
 801c944:	b480      	push	{r7}
 801c946:	b087      	sub	sp, #28
 801c948:	af00      	add	r7, sp, #0
 801c94a:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801c94c:	f04f 0301 	mov.w	r3, #1
 801c950:	617b      	str	r3, [r7, #20]
  uint32_t Temp2;
  
  do
  {
    /*<<<DD_PWMSP001_API_4_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_RUNNING)
 801c952:	687b      	ldr	r3, [r7, #4]
 801c954:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c956:	781b      	ldrb	r3, [r3, #0]
 801c958:	2b02      	cmp	r3, #2
 801c95a:	d141      	bne.n	801c9e0 <PWMSP001_Stop+0x9c>
    {
      break;
    }
    else
    {
      Temp1 = ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->FirstSlice);
 801c95c:	687b      	ldr	r3, [r7, #4]
 801c95e:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801c962:	613b      	str	r3, [r7, #16]
      Temp2 = ((uint32_t)0x01 << CCU4_GIDLS_PSIC_Pos);
 801c964:	f44f 7300 	mov.w	r3, #512	; 0x200
 801c968:	60fb      	str	r3, [r7, #12]
      HandlePtr->CC4yRegsPtr->TCCLR = PWMSP001_SLICE_CLEAR;
 801c96a:	687b      	ldr	r3, [r7, #4]
 801c96c:	699b      	ldr	r3, [r3, #24]
 801c96e:	f04f 0207 	mov.w	r2, #7
 801c972:	611a      	str	r2, [r3, #16]
      HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)0x01 << Temp1 ) | Temp2 );
 801c974:	687b      	ldr	r3, [r7, #4]
 801c976:	695b      	ldr	r3, [r3, #20]
 801c978:	687a      	ldr	r2, [r7, #4]
 801c97a:	6952      	ldr	r2, [r2, #20]
 801c97c:	6891      	ldr	r1, [r2, #8]
 801c97e:	693a      	ldr	r2, [r7, #16]
 801c980:	f04f 0001 	mov.w	r0, #1
 801c984:	fa00 f002 	lsl.w	r0, r0, r2
 801c988:	68fa      	ldr	r2, [r7, #12]
 801c98a:	4302      	orrs	r2, r0
 801c98c:	430a      	orrs	r2, r1
 801c98e:	609a      	str	r2, [r3, #8]

      if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801c990:	687b      	ldr	r3, [r7, #4]
 801c992:	f893 3020 	ldrb.w	r3, [r3, #32]
 801c996:	2b01      	cmp	r3, #1
 801c998:	d119      	bne.n	801c9ce <PWMSP001_Stop+0x8a>
      {
        HandlePtr->CC4yRegs1Ptr->TCCLR = PWMSP001_SLICE_CLEAR;
 801c99a:	687b      	ldr	r3, [r7, #4]
 801c99c:	69db      	ldr	r3, [r3, #28]
 801c99e:	f04f 0207 	mov.w	r2, #7
 801c9a2:	611a      	str	r2, [r3, #16]
        Temp1 = ((uint32_t)CCU4_GIDLS_SS0I_Pos + (uint32_t)HandlePtr->SecondSlice);
 801c9a4:	687b      	ldr	r3, [r7, #4]
 801c9a6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801c9aa:	613b      	str	r3, [r7, #16]
        Temp2 = ((uint32_t)0x01 << CCU4_GIDLS_PSIC_Pos);
 801c9ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 801c9b0:	60fb      	str	r3, [r7, #12]
        HandlePtr->CC4yKernRegsPtr->GIDLS |= (((uint32_t)0x01 << Temp1) | Temp2 );
 801c9b2:	687b      	ldr	r3, [r7, #4]
 801c9b4:	695b      	ldr	r3, [r3, #20]
 801c9b6:	687a      	ldr	r2, [r7, #4]
 801c9b8:	6952      	ldr	r2, [r2, #20]
 801c9ba:	6891      	ldr	r1, [r2, #8]
 801c9bc:	693a      	ldr	r2, [r7, #16]
 801c9be:	f04f 0001 	mov.w	r0, #1
 801c9c2:	fa00 f002 	lsl.w	r0, r0, r2
 801c9c6:	68fa      	ldr	r2, [r7, #12]
 801c9c8:	4302      	orrs	r2, r0
 801c9ca:	430a      	orrs	r2, r1
 801c9cc:	609a      	str	r2, [r3, #8]
      }/*End of  if (HandlePtr->kTimerConcatenation == (uint8_t)SET)*/

      HandlePtr->DynamicDataType->StateType = PWMSP001_STOPPED;
 801c9ce:	687b      	ldr	r3, [r7, #4]
 801c9d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801c9d2:	f04f 0203 	mov.w	r2, #3
 801c9d6:	701a      	strb	r2, [r3, #0]
      Status = (uint32_t)DAVEApp_SUCCESS;
 801c9d8:	f04f 0300 	mov.w	r3, #0
 801c9dc:	617b      	str	r3, [r7, #20]
 801c9de:	e000      	b.n	801c9e2 <PWMSP001_Stop+0x9e>
  do
  {
    /*<<<DD_PWMSP001_API_4_1>>>*/
    if (HandlePtr->DynamicDataType->StateType != PWMSP001_RUNNING)
    {
      break;
 801c9e0:	bf00      	nop

  if (Status != (uint32_t)DAVEApp_SUCCESS)
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  return Status;
 801c9e2:	697b      	ldr	r3, [r7, #20]
}
 801c9e4:	4618      	mov	r0, r3
 801c9e6:	f107 071c 	add.w	r7, r7, #28
 801c9ea:	46bd      	mov	sp, r7
 801c9ec:	bc80      	pop	{r7}
 801c9ee:	4770      	bx	lr

0801c9f0 <PWMSP001_SetCompare>:
status_t PWMSP001_SetCompare
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t Compare
)
{
 801c9f0:	b580      	push	{r7, lr}
 801c9f2:	b084      	sub	sp, #16
 801c9f4:	af00      	add	r7, sp, #0
 801c9f6:	6078      	str	r0, [r7, #4]
 801c9f8:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801c9fa:	f04f 0301 	mov.w	r3, #1
 801c9fe:	60fb      	str	r3, [r7, #12]
  uint32_t period;

  if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801ca00:	687b      	ldr	r3, [r7, #4]
 801ca02:	f893 3020 	ldrb.w	r3, [r3, #32]
 801ca06:	2b01      	cmp	r3, #1
 801ca08:	d10a      	bne.n	801ca20 <PWMSP001_SetCompare+0x30>
	  period=(uint32_t)(((uint32_t)HandlePtr->CC4yRegs1Ptr->PRS<<16U)|(uint32_t)HandlePtr->CC4yRegsPtr->PRS);
 801ca0a:	687b      	ldr	r3, [r7, #4]
 801ca0c:	69db      	ldr	r3, [r3, #28]
 801ca0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801ca10:	ea4f 4203 	mov.w	r2, r3, lsl #16
 801ca14:	687b      	ldr	r3, [r7, #4]
 801ca16:	699b      	ldr	r3, [r3, #24]
 801ca18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801ca1a:	4313      	orrs	r3, r2
 801ca1c:	60bb      	str	r3, [r7, #8]
 801ca1e:	e003      	b.n	801ca28 <PWMSP001_SetCompare+0x38>
  else
	  period=(uint32_t)HandlePtr->CC4yRegsPtr->PRS;
 801ca20:	687b      	ldr	r3, [r7, #4]
 801ca22:	699b      	ldr	r3, [r3, #24]
 801ca24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801ca26:	60bb      	str	r3, [r7, #8]

  /*<<<DD_PWMSP001_API_5_1>>>*/
  if ( HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
 801ca28:	687b      	ldr	r3, [r7, #4]
 801ca2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801ca2c:	781b      	ldrb	r3, [r3, #0]
 801ca2e:	2b00      	cmp	r3, #0
 801ca30:	d01d      	beq.n	801ca6e <PWMSP001_SetCompare+0x7e>
  {
    if ((Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
 801ca32:	687b      	ldr	r3, [r7, #4]
 801ca34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801ca36:	683b      	ldr	r3, [r7, #0]
 801ca38:	429a      	cmp	r2, r3
 801ca3a:	d208      	bcs.n	801ca4e <PWMSP001_SetCompare+0x5e>
        (HandlePtr->kTimerConcatenation == (uint8_t)RESET))
 801ca3c:	687b      	ldr	r3, [r7, #4]
 801ca3e:	f893 3020 	ldrb.w	r3, [r3, #32]
	  period=(uint32_t)HandlePtr->CC4yRegsPtr->PRS;

  /*<<<DD_PWMSP001_API_5_1>>>*/
  if ( HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
  {
    if ((Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
 801ca42:	2b00      	cmp	r3, #0
 801ca44:	d103      	bne.n	801ca4e <PWMSP001_SetCompare+0x5e>
        (HandlePtr->kTimerConcatenation == (uint8_t)RESET))
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801ca46:	f04f 0302 	mov.w	r3, #2
 801ca4a:	60fb      	str	r3, [r7, #12]
 801ca4c:	e00f      	b.n	801ca6e <PWMSP001_SetCompare+0x7e>
    }
    else
    {
      /*if compare value is greater or equal to the period value, output should be with 0% dutycycle.
	  Since setting exact period value will create the spikes,we are adding 1 and setting to the register*/
	  if (Compare >= (uint32_t)period)
 801ca4e:	683a      	ldr	r2, [r7, #0]
 801ca50:	68bb      	ldr	r3, [r7, #8]
 801ca52:	429a      	cmp	r2, r3
 801ca54:	d303      	bcc.n	801ca5e <PWMSP001_SetCompare+0x6e>
	  {
		  Compare = (uint32_t)period + 1U;
 801ca56:	68bb      	ldr	r3, [r7, #8]
 801ca58:	f103 0301 	add.w	r3, r3, #1
 801ca5c:	603b      	str	r3, [r7, #0]
	  }
      /* Call function as per the configured mode */
      HandlePtr->SetCompareFuncPtr((const void*)HandlePtr, Compare);
 801ca5e:	687b      	ldr	r3, [r7, #4]
 801ca60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801ca62:	6878      	ldr	r0, [r7, #4]
 801ca64:	6839      	ldr	r1, [r7, #0]
 801ca66:	4798      	blx	r3
      Status = (uint32_t)DAVEApp_SUCCESS;
 801ca68:	f04f 0300 	mov.w	r3, #0
 801ca6c:	60fb      	str	r3, [r7, #12]
    }
  }
  return Status;
 801ca6e:	68fb      	ldr	r3, [r7, #12]
}
 801ca70:	4618      	mov	r0, r3
 801ca72:	f107 0710 	add.w	r7, r7, #16
 801ca76:	46bd      	mov	sp, r7
 801ca78:	bd80      	pop	{r7, pc}
 801ca7a:	bf00      	nop

0801ca7c <PWMSP001_lSetCompareEdgeAlign>:
void PWMSP001_lSetCompareEdgeAlign
(
    void* Handle,
    uint32_t Compare
)
{
 801ca7c:	b480      	push	{r7}
 801ca7e:	b087      	sub	sp, #28
 801ca80:	af00      	add	r7, sp, #0
 801ca82:	6078      	str	r0, [r7, #4]
 801ca84:	6039      	str	r1, [r7, #0]
  uint32_t Temp1;
  uint32_t Temp2;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 801ca86:	687b      	ldr	r3, [r7, #4]
 801ca88:	617b      	str	r3, [r7, #20]
  HandlePtr->CC4yRegsPtr->CRS = (Compare & 0xFFFFU);
 801ca8a:	697b      	ldr	r3, [r7, #20]
 801ca8c:	699a      	ldr	r2, [r3, #24]
 801ca8e:	683b      	ldr	r3, [r7, #0]
 801ca90:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801ca94:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801ca98:	63d3      	str	r3, [r2, #60]	; 0x3c
  
  /* Request shadow transfer */
  Temp2 = (4U*(uint32_t)HandlePtr->FirstSlice);
 801ca9a:	697b      	ldr	r3, [r7, #20]
 801ca9c:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801caa0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801caa4:	613b      	str	r3, [r7, #16]
  Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + Temp2;
 801caa6:	693b      	ldr	r3, [r7, #16]
 801caa8:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1);
 801caaa:	697b      	ldr	r3, [r7, #20]
 801caac:	695b      	ldr	r3, [r3, #20]
 801caae:	697a      	ldr	r2, [r7, #20]
 801cab0:	6952      	ldr	r2, [r2, #20]
 801cab2:	6911      	ldr	r1, [r2, #16]
 801cab4:	68fa      	ldr	r2, [r7, #12]
 801cab6:	f04f 0001 	mov.w	r0, #1
 801caba:	fa00 f202 	lsl.w	r2, r0, r2
 801cabe:	430a      	orrs	r2, r1
 801cac0:	611a      	str	r2, [r3, #16]
}
 801cac2:	f107 071c 	add.w	r7, r7, #28
 801cac6:	46bd      	mov	sp, r7
 801cac8:	bc80      	pop	{r7}
 801caca:	4770      	bx	lr

0801cacc <PWMSP001_lSetCompareEdgeAlignTimerConcat>:
void PWMSP001_lSetCompareEdgeAlignTimerConcat
(
    void* Handle,
    uint32_t Compare
)
{
 801cacc:	b490      	push	{r4, r7}
 801cace:	b088      	sub	sp, #32
 801cad0:	af00      	add	r7, sp, #0
 801cad2:	6078      	str	r0, [r7, #4]
 801cad4:	6039      	str	r1, [r7, #0]
  uint32_t FirstSliceCompareVal = 0x00U;
 801cad6:	f04f 0300 	mov.w	r3, #0
 801cada:	61fb      	str	r3, [r7, #28]
  uint32_t SecondSliceCompareVal = 0x00U;
 801cadc:	f04f 0300 	mov.w	r3, #0
 801cae0:	61bb      	str	r3, [r7, #24]
  uint32_t Temp1;
  uint32_t Temp2;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 801cae2:	687b      	ldr	r3, [r7, #4]
 801cae4:	617b      	str	r3, [r7, #20]
   * register of second slice.
   * This is done to achieve compare register value of first slice
   * to be less than period register value.
   */
  FirstSliceCompareVal = (uint32_t)Compare % \
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
 801cae6:	697b      	ldr	r3, [r7, #20]
 801cae8:	699b      	ldr	r3, [r3, #24]
 801caea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801caec:	b29b      	uxth	r3, r3
   * compare register of first slice and quotient is written in compare
   * register of second slice.
   * This is done to achieve compare register value of first slice
   * to be less than period register value.
   */
  FirstSliceCompareVal = (uint32_t)Compare % \
 801caee:	461a      	mov	r2, r3
 801caf0:	683b      	ldr	r3, [r7, #0]
 801caf2:	fbb3 f1f2 	udiv	r1, r3, r2
 801caf6:	fb02 f201 	mul.w	r2, r2, r1
 801cafa:	1a9b      	subs	r3, r3, r2
 801cafc:	61fb      	str	r3, [r7, #28]
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
  SecondSliceCompareVal = (uint32_t)Compare /
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
 801cafe:	697b      	ldr	r3, [r7, #20]
 801cb00:	699b      	ldr	r3, [r3, #24]
 801cb02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801cb04:	b29b      	uxth	r3, r3
   * This is done to achieve compare register value of first slice
   * to be less than period register value.
   */
  FirstSliceCompareVal = (uint32_t)Compare % \
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
  SecondSliceCompareVal = (uint32_t)Compare /
 801cb06:	683a      	ldr	r2, [r7, #0]
 801cb08:	fbb2 f3f3 	udiv	r3, r2, r3
 801cb0c:	61bb      	str	r3, [r7, #24]
      (uint16_t)HandlePtr->CC4yRegsPtr->PRS;
  
  HandlePtr->CC4yRegsPtr->CRS = (FirstSliceCompareVal & 0xFFFFU);
 801cb0e:	697b      	ldr	r3, [r7, #20]
 801cb10:	699a      	ldr	r2, [r3, #24]
 801cb12:	69fb      	ldr	r3, [r7, #28]
 801cb14:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801cb18:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801cb1c:	63d3      	str	r3, [r2, #60]	; 0x3c
  HandlePtr->CC4yRegs1Ptr->CRS = (SecondSliceCompareVal & 0xFFFFU);
 801cb1e:	697b      	ldr	r3, [r7, #20]
 801cb20:	69da      	ldr	r2, [r3, #28]
 801cb22:	69bb      	ldr	r3, [r7, #24]
 801cb24:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801cb28:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801cb2c:	63d3      	str	r3, [r2, #60]	; 0x3c
  /* Request shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice));
 801cb2e:	697b      	ldr	r3, [r7, #20]
 801cb30:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801cb34:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801cb38:	613b      	str	r3, [r7, #16]
  Temp2 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice));
 801cb3a:	697b      	ldr	r3, [r7, #20]
 801cb3c:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801cb40:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801cb44:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 << Temp2 ) | ((uint32_t)0x01 << Temp1));
 801cb46:	697b      	ldr	r3, [r7, #20]
 801cb48:	695b      	ldr	r3, [r3, #20]
 801cb4a:	697a      	ldr	r2, [r7, #20]
 801cb4c:	6952      	ldr	r2, [r2, #20]
 801cb4e:	6911      	ldr	r1, [r2, #16]
 801cb50:	68fa      	ldr	r2, [r7, #12]
 801cb52:	f04f 0001 	mov.w	r0, #1
 801cb56:	fa00 f002 	lsl.w	r0, r0, r2
 801cb5a:	693a      	ldr	r2, [r7, #16]
 801cb5c:	f04f 0401 	mov.w	r4, #1
 801cb60:	fa04 f202 	lsl.w	r2, r4, r2
 801cb64:	4302      	orrs	r2, r0
 801cb66:	430a      	orrs	r2, r1
 801cb68:	611a      	str	r2, [r3, #16]
}
 801cb6a:	f107 0720 	add.w	r7, r7, #32
 801cb6e:	46bd      	mov	sp, r7
 801cb70:	bc90      	pop	{r4, r7}
 801cb72:	4770      	bx	lr

0801cb74 <PWMSP001_lSetCompareCenterAlign>:
void PWMSP001_lSetCompareCenterAlign
(
    void* Handle,
    uint32_t Compare
)
{
 801cb74:	b480      	push	{r7}
 801cb76:	b085      	sub	sp, #20
 801cb78:	af00      	add	r7, sp, #0
 801cb7a:	6078      	str	r0, [r7, #4]
 801cb7c:	6039      	str	r1, [r7, #0]
  uint32_t Temp1;
  /*<<<DD_PWMSP001_API_5_3>>>*/
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 801cb7e:	687b      	ldr	r3, [r7, #4]
 801cb80:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yRegsPtr->CRS = (Compare & 0xFFFFU);
 801cb82:	68fb      	ldr	r3, [r7, #12]
 801cb84:	699a      	ldr	r2, [r3, #24]
 801cb86:	683b      	ldr	r3, [r7, #0]
 801cb88:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801cb8c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801cb90:	63d3      	str	r3, [r2, #60]	; 0x3c
  
  /* Request shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U*(uint32_t)HandlePtr->FirstSlice));
 801cb92:	68fb      	ldr	r3, [r7, #12]
 801cb94:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801cb98:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801cb9c:	60bb      	str	r3, [r7, #8]
  HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1);
 801cb9e:	68fb      	ldr	r3, [r7, #12]
 801cba0:	695b      	ldr	r3, [r3, #20]
 801cba2:	68fa      	ldr	r2, [r7, #12]
 801cba4:	6952      	ldr	r2, [r2, #20]
 801cba6:	6911      	ldr	r1, [r2, #16]
 801cba8:	68ba      	ldr	r2, [r7, #8]
 801cbaa:	f04f 0001 	mov.w	r0, #1
 801cbae:	fa00 f202 	lsl.w	r2, r0, r2
 801cbb2:	430a      	orrs	r2, r1
 801cbb4:	611a      	str	r2, [r3, #16]
}
 801cbb6:	f107 0714 	add.w	r7, r7, #20
 801cbba:	46bd      	mov	sp, r7
 801cbbc:	bc80      	pop	{r7}
 801cbbe:	4770      	bx	lr

0801cbc0 <PWMSP001_SetDutyCycle>:
status_t PWMSP001_SetDutyCycle
(
    const PWMSP001_HandleType* HandlePtr,
    float Duty
)
{
 801cbc0:	b580      	push	{r7, lr}
 801cbc2:	b084      	sub	sp, #16
 801cbc4:	af00      	add	r7, sp, #0
 801cbc6:	6078      	str	r0, [r7, #4]
 801cbc8:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801cbca:	f04f 0301 	mov.w	r3, #1
 801cbce:	60fb      	str	r3, [r7, #12]

  if ( HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED)
 801cbd0:	687b      	ldr	r3, [r7, #4]
 801cbd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801cbd4:	781b      	ldrb	r3, [r3, #0]
 801cbd6:	2b00      	cmp	r3, #0
 801cbd8:	d01b      	beq.n	801cc12 <PWMSP001_SetDutyCycle+0x52>
  {
  if((Duty > (float)100) || ((float)Duty < (float)0))
 801cbda:	ed97 7a00 	vldr	s14, [r7]
 801cbde:	eddf 7a10 	vldr	s15, [pc, #64]	; 801cc20 <PWMSP001_SetDutyCycle+0x60>
 801cbe2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801cbe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cbea:	dc06      	bgt.n	801cbfa <PWMSP001_SetDutyCycle+0x3a>
 801cbec:	edd7 7a00 	vldr	s15, [r7]
 801cbf0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801cbf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cbf8:	d503      	bpl.n	801cc02 <PWMSP001_SetDutyCycle+0x42>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801cbfa:	f04f 0302 	mov.w	r3, #2
 801cbfe:	60fb      	str	r3, [r7, #12]
 801cc00:	e007      	b.n	801cc12 <PWMSP001_SetDutyCycle+0x52>
  }
  else
  {
    /* Call the function as per configured mode */
    HandlePtr->SetDutyFuncPtr((const void*)HandlePtr, Duty);
 801cc02:	687b      	ldr	r3, [r7, #4]
 801cc04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801cc06:	6878      	ldr	r0, [r7, #4]
 801cc08:	6839      	ldr	r1, [r7, #0]
 801cc0a:	4798      	blx	r3
    Status = (uint32_t)DAVEApp_SUCCESS;
 801cc0c:	f04f 0300 	mov.w	r3, #0
 801cc10:	60fb      	str	r3, [r7, #12]
  }
  }
  return (Status);
 801cc12:	68fb      	ldr	r3, [r7, #12]
}
 801cc14:	4618      	mov	r0, r3
 801cc16:	f107 0710 	add.w	r7, r7, #16
 801cc1a:	46bd      	mov	sp, r7
 801cc1c:	bd80      	pop	{r7, pc}
 801cc1e:	bf00      	nop
 801cc20:	42c80000 	.word	0x42c80000

0801cc24 <PWMSP001_lSetDutyEdgeAlign>:
void PWMSP001_lSetDutyEdgeAlign
(
    void* Handle,
    float Duty
)
{
 801cc24:	b480      	push	{r7}
 801cc26:	b089      	sub	sp, #36	; 0x24
 801cc28:	af00      	add	r7, sp, #0
 801cc2a:	6078      	str	r0, [r7, #4]
 801cc2c:	6039      	str	r1, [r7, #0]
  uint32_t FirstSliceCompareVal = (uint32_t)0;
 801cc2e:	f04f 0300 	mov.w	r3, #0
 801cc32:	61fb      	str	r3, [r7, #28]
  uint32_t Temp1;
  float fDuty, fPRS ;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 801cc34:	687b      	ldr	r3, [r7, #4]
 801cc36:	61bb      	str	r3, [r7, #24]
  fDuty = Duty;
 801cc38:	683b      	ldr	r3, [r7, #0]
 801cc3a:	617b      	str	r3, [r7, #20]
  
  /*<<<DD_PWMSP001_API_15_3>>>*/
  
  fDuty = (float)((float)100.00 - (float)fDuty)/(float)100.00;
 801cc3c:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 801ccbc <PWMSP001_lSetDutyEdgeAlign+0x98>
 801cc40:	edd7 7a05 	vldr	s15, [r7, #20]
 801cc44:	ee37 7a67 	vsub.f32	s14, s14, s15
 801cc48:	eddf 7a1c 	vldr	s15, [pc, #112]	; 801ccbc <PWMSP001_lSetDutyEdgeAlign+0x98>
 801cc4c:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801cc50:	edc7 7a05 	vstr	s15, [r7, #20]
  fPRS = (float)((uint32_t)HandlePtr->CC4yRegsPtr->PRS + 1U);
 801cc54:	69bb      	ldr	r3, [r7, #24]
 801cc56:	699b      	ldr	r3, [r3, #24]
 801cc58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801cc5a:	f103 0301 	add.w	r3, r3, #1
 801cc5e:	ee07 3a10 	vmov	s14, r3
 801cc62:	eef8 7a47 	vcvt.f32.u32	s15, s14
 801cc66:	edc7 7a04 	vstr	s15, [r7, #16]
  FirstSliceCompareVal = (uint32_t)( fPRS * fDuty);
 801cc6a:	ed97 7a04 	vldr	s14, [r7, #16]
 801cc6e:	edd7 7a05 	vldr	s15, [r7, #20]
 801cc72:	ee67 7a27 	vmul.f32	s15, s14, s15
 801cc76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801cc7a:	edc7 7a07 	vstr	s15, [r7, #28]
  HandlePtr->CC4yRegsPtr->CRS = FirstSliceCompareVal  & 0xFFFFU;
 801cc7e:	69bb      	ldr	r3, [r7, #24]
 801cc80:	699a      	ldr	r2, [r3, #24]
 801cc82:	69fb      	ldr	r3, [r7, #28]
 801cc84:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801cc88:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801cc8c:	63d3      	str	r3, [r2, #60]	; 0x3c
  
  /*Shadow transfer */
  Temp1 =  ((uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4 *(uint32_t)HandlePtr->FirstSlice));
 801cc8e:	69bb      	ldr	r3, [r7, #24]
 801cc90:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801cc94:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801cc98:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)((uint32_t)0x01 << (uint32_t)Temp1);
 801cc9a:	69bb      	ldr	r3, [r7, #24]
 801cc9c:	695b      	ldr	r3, [r3, #20]
 801cc9e:	69ba      	ldr	r2, [r7, #24]
 801cca0:	6952      	ldr	r2, [r2, #20]
 801cca2:	6911      	ldr	r1, [r2, #16]
 801cca4:	68fa      	ldr	r2, [r7, #12]
 801cca6:	f04f 0001 	mov.w	r0, #1
 801ccaa:	fa00 f202 	lsl.w	r2, r0, r2
 801ccae:	430a      	orrs	r2, r1
 801ccb0:	611a      	str	r2, [r3, #16]
  /*Update dynamic handle */
}
 801ccb2:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801ccb6:	46bd      	mov	sp, r7
 801ccb8:	bc80      	pop	{r7}
 801ccba:	4770      	bx	lr
 801ccbc:	42c80000 	.word	0x42c80000

0801ccc0 <PWMSP001_lSetDutyEdgeAlignTimerConcat>:
void PWMSP001_lSetDutyEdgeAlignTimerConcat
(
    void* Handle,
    float Duty
)
{
 801ccc0:	b490      	push	{r4, r7}
 801ccc2:	b08a      	sub	sp, #40	; 0x28
 801ccc4:	af00      	add	r7, sp, #0
 801ccc6:	6078      	str	r0, [r7, #4]
 801ccc8:	6039      	str	r1, [r7, #0]
  uint32_t Compare = (uint32_t)0;
 801ccca:	f04f 0300 	mov.w	r3, #0
 801ccce:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t FirstSliceCompareVal = (uint32_t)0;
 801ccd0:	f04f 0300 	mov.w	r3, #0
 801ccd4:	623b      	str	r3, [r7, #32]
  uint32_t SecondSliceCompareVal = (uint32_t)0;
 801ccd6:	f04f 0300 	mov.w	r3, #0
 801ccda:	61fb      	str	r3, [r7, #28]
  uint32_t Temp2;
  uint32_t Temp3;
  float fDuty, fPRS ;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 801ccdc:	687b      	ldr	r3, [r7, #4]
 801ccde:	61bb      	str	r3, [r7, #24]
  
  fDuty = Duty;
 801cce0:	683b      	ldr	r3, [r7, #0]
 801cce2:	617b      	str	r3, [r7, #20]
  /*<<<DD_PWMSP001_API_15_4>>>*/
  /* Find the compare register value from the duty cycle and period register value */
  Compare =(uint32_t)HandlePtr->CC4yRegs1Ptr->PRS + 1U;
 801cce4:	69bb      	ldr	r3, [r7, #24]
 801cce6:	69db      	ldr	r3, [r3, #28]
 801cce8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801ccea:	f103 0301 	add.w	r3, r3, #1
 801ccee:	627b      	str	r3, [r7, #36]	; 0x24
  Compare *= ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU) +1U); 
 801ccf0:	69bb      	ldr	r3, [r7, #24]
 801ccf2:	699b      	ldr	r3, [r3, #24]
 801ccf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801ccf6:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801ccfa:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801ccfe:	f103 0201 	add.w	r2, r3, #1
 801cd02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801cd04:	fb02 f303 	mul.w	r3, r2, r3
 801cd08:	627b      	str	r3, [r7, #36]	; 0x24
  Compare +=  (uint32_t)1;
 801cd0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801cd0c:	f103 0301 	add.w	r3, r3, #1
 801cd10:	627b      	str	r3, [r7, #36]	; 0x24
  
  fDuty = ((float)100.00 - (float)fDuty)/(float)100.00;
 801cd12:	ed9f 7a34 	vldr	s14, [pc, #208]	; 801cde4 <PWMSP001_lSetDutyEdgeAlignTimerConcat+0x124>
 801cd16:	edd7 7a05 	vldr	s15, [r7, #20]
 801cd1a:	ee37 7a67 	vsub.f32	s14, s14, s15
 801cd1e:	eddf 7a31 	vldr	s15, [pc, #196]	; 801cde4 <PWMSP001_lSetDutyEdgeAlignTimerConcat+0x124>
 801cd22:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801cd26:	edc7 7a05 	vstr	s15, [r7, #20]
  fPRS = (float)(Compare);
 801cd2a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 801cd2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801cd32:	edc7 7a04 	vstr	s15, [r7, #16]
  Compare = (uint32_t)( fPRS * fDuty);
 801cd36:	ed97 7a04 	vldr	s14, [r7, #16]
 801cd3a:	edd7 7a05 	vldr	s15, [r7, #20]
 801cd3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 801cd42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801cd46:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

  FirstSliceCompareVal =(uint32_t)
                    ((uint32_t)Compare % ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
 801cd4a:	69bb      	ldr	r3, [r7, #24]
 801cd4c:	699b      	ldr	r3, [r3, #24]
 801cd4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801cd50:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801cd54:	ea4f 4313 	mov.w	r3, r3, lsr #16
  
  fDuty = ((float)100.00 - (float)fDuty)/(float)100.00;
  fPRS = (float)(Compare);
  Compare = (uint32_t)( fPRS * fDuty);

  FirstSliceCompareVal =(uint32_t)
 801cd58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801cd5a:	fbb2 f1f3 	udiv	r1, r2, r3
 801cd5e:	fb03 f301 	mul.w	r3, r3, r1
 801cd62:	1ad3      	subs	r3, r2, r3
 801cd64:	623b      	str	r3, [r7, #32]
                    ((uint32_t)Compare % ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
  HandlePtr->CC4yRegsPtr->CRS = (uint32_t)FirstSliceCompareVal  & 0xFFFFU;
 801cd66:	69bb      	ldr	r3, [r7, #24]
 801cd68:	699a      	ldr	r2, [r3, #24]
 801cd6a:	6a3b      	ldr	r3, [r7, #32]
 801cd6c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801cd70:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801cd74:	63d3      	str	r3, [r2, #60]	; 0x3c
  SecondSliceCompareVal = (uint32_t)
                    ((uint32_t)Compare / ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
 801cd76:	69bb      	ldr	r3, [r7, #24]
 801cd78:	699b      	ldr	r3, [r3, #24]
 801cd7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801cd7c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801cd80:	ea4f 4313 	mov.w	r3, r3, lsr #16
  Compare = (uint32_t)( fPRS * fDuty);

  FirstSliceCompareVal =(uint32_t)
                    ((uint32_t)Compare % ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
  HandlePtr->CC4yRegsPtr->CRS = (uint32_t)FirstSliceCompareVal  & 0xFFFFU;
  SecondSliceCompareVal = (uint32_t)
 801cd84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801cd86:	fbb2 f3f3 	udiv	r3, r2, r3
 801cd8a:	61fb      	str	r3, [r7, #28]
                    ((uint32_t)Compare / ((uint32_t)((uint32_t)HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU)));
  HandlePtr->CC4yRegs1Ptr->CRS = (uint32_t)SecondSliceCompareVal  & 0xFFFFU;
 801cd8c:	69bb      	ldr	r3, [r7, #24]
 801cd8e:	69da      	ldr	r2, [r3, #28]
 801cd90:	69fb      	ldr	r3, [r7, #28]
 801cd92:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801cd96:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801cd9a:	63d3      	str	r3, [r2, #60]	; 0x3c

  /** shadow transfer */
  Temp2 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice));
 801cd9c:	69bb      	ldr	r3, [r7, #24]
 801cd9e:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801cda2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801cda6:	60fb      	str	r3, [r7, #12]
  Temp3 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice));
 801cda8:	69bb      	ldr	r3, [r7, #24]
 801cdaa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801cdae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801cdb2:	60bb      	str	r3, [r7, #8]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)1 << (uint32_t)Temp2 ) | ((uint32_t)1 << (uint32_t)Temp3));
 801cdb4:	69bb      	ldr	r3, [r7, #24]
 801cdb6:	695b      	ldr	r3, [r3, #20]
 801cdb8:	69ba      	ldr	r2, [r7, #24]
 801cdba:	6952      	ldr	r2, [r2, #20]
 801cdbc:	6911      	ldr	r1, [r2, #16]
 801cdbe:	68fa      	ldr	r2, [r7, #12]
 801cdc0:	f04f 0001 	mov.w	r0, #1
 801cdc4:	fa00 f002 	lsl.w	r0, r0, r2
 801cdc8:	68ba      	ldr	r2, [r7, #8]
 801cdca:	f04f 0401 	mov.w	r4, #1
 801cdce:	fa04 f202 	lsl.w	r2, r4, r2
 801cdd2:	4302      	orrs	r2, r0
 801cdd4:	430a      	orrs	r2, r1
 801cdd6:	611a      	str	r2, [r3, #16]
}
 801cdd8:	f107 0728 	add.w	r7, r7, #40	; 0x28
 801cddc:	46bd      	mov	sp, r7
 801cdde:	bc90      	pop	{r4, r7}
 801cde0:	4770      	bx	lr
 801cde2:	bf00      	nop
 801cde4:	42c80000 	.word	0x42c80000

0801cde8 <PWMSP001_lSetDutyCenterAlign>:
void PWMSP001_lSetDutyCenterAlign
(
    void* Handle,
    float Duty
)
{
 801cde8:	b480      	push	{r7}
 801cdea:	b089      	sub	sp, #36	; 0x24
 801cdec:	af00      	add	r7, sp, #0
 801cdee:	6078      	str	r0, [r7, #4]
 801cdf0:	6039      	str	r1, [r7, #0]
  /*<<<DD_PWMSP001_API_15_5>>>*/
  uint32_t FirstSliceCompareVal = (uint32_t)0x00;
 801cdf2:	f04f 0300 	mov.w	r3, #0
 801cdf6:	61fb      	str	r3, [r7, #28]
  uint32_t Temp1;
  float fDuty, fPRS ;
  PWMSP001_HandleType* HandlePtr = (PWMSP001_HandleType*)Handle;
 801cdf8:	687b      	ldr	r3, [r7, #4]
 801cdfa:	61bb      	str	r3, [r7, #24]
  fDuty = Duty;
 801cdfc:	683b      	ldr	r3, [r7, #0]
 801cdfe:	617b      	str	r3, [r7, #20]

  fDuty = (float)((float)100.00 - (float)fDuty)/(float)100.00;
 801ce00:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 801ce7c <PWMSP001_lSetDutyCenterAlign+0x94>
 801ce04:	edd7 7a05 	vldr	s15, [r7, #20]
 801ce08:	ee37 7a67 	vsub.f32	s14, s14, s15
 801ce0c:	eddf 7a1b 	vldr	s15, [pc, #108]	; 801ce7c <PWMSP001_lSetDutyCenterAlign+0x94>
 801ce10:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801ce14:	edc7 7a05 	vstr	s15, [r7, #20]
  fPRS = (float)HandlePtr->CC4yRegsPtr->PRS;
 801ce18:	69bb      	ldr	r3, [r7, #24]
 801ce1a:	699b      	ldr	r3, [r3, #24]
 801ce1c:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 801ce20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801ce24:	edc7 7a04 	vstr	s15, [r7, #16]
  FirstSliceCompareVal = (uint32_t)( fPRS * fDuty);
 801ce28:	ed97 7a04 	vldr	s14, [r7, #16]
 801ce2c:	edd7 7a05 	vldr	s15, [r7, #20]
 801ce30:	ee67 7a27 	vmul.f32	s15, s14, s15
 801ce34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801ce38:	edc7 7a07 	vstr	s15, [r7, #28]
  HandlePtr->CC4yRegsPtr->CRS = (uint32_t)FirstSliceCompareVal  & 0xFFFFU;
 801ce3c:	69bb      	ldr	r3, [r7, #24]
 801ce3e:	699a      	ldr	r2, [r3, #24]
 801ce40:	69fb      	ldr	r3, [r7, #28]
 801ce42:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801ce46:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801ce4a:	63d3      	str	r3, [r2, #60]	; 0x3c

  /*shadow transfer */
  Temp1 = ((uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice));
 801ce4c:	69bb      	ldr	r3, [r7, #24]
 801ce4e:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801ce52:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801ce56:	60fb      	str	r3, [r7, #12]
  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)((uint32_t)0x01 << (uint32_t)Temp1);
 801ce58:	69bb      	ldr	r3, [r7, #24]
 801ce5a:	695b      	ldr	r3, [r3, #20]
 801ce5c:	69ba      	ldr	r2, [r7, #24]
 801ce5e:	6952      	ldr	r2, [r2, #20]
 801ce60:	6911      	ldr	r1, [r2, #16]
 801ce62:	68fa      	ldr	r2, [r7, #12]
 801ce64:	f04f 0001 	mov.w	r0, #1
 801ce68:	fa00 f202 	lsl.w	r2, r0, r2
 801ce6c:	430a      	orrs	r2, r1
 801ce6e:	611a      	str	r2, [r3, #16]
}
 801ce70:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801ce74:	46bd      	mov	sp, r7
 801ce76:	bc80      	pop	{r7}
 801ce78:	4770      	bx	lr
 801ce7a:	bf00      	nop
 801ce7c:	42c80000 	.word	0x42c80000

0801ce80 <PWMSP001_SetPeriodAndCompare>:
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t Period,
    uint32_t Compare
)
{
 801ce80:	b580      	push	{r7, lr}
 801ce82:	b086      	sub	sp, #24
 801ce84:	af00      	add	r7, sp, #0
 801ce86:	60f8      	str	r0, [r7, #12]
 801ce88:	60b9      	str	r1, [r7, #8]
 801ce8a:	607a      	str	r2, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801ce8c:	f04f 0301 	mov.w	r3, #1
 801ce90:	617b      	str	r3, [r7, #20]
  uint32_t PeriodVal = 0UL;
 801ce92:	f04f 0300 	mov.w	r3, #0
 801ce96:	613b      	str	r3, [r7, #16]
  /*<<<DD_PWMSP001_API_6_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
 801ce98:	68fb      	ldr	r3, [r7, #12]
 801ce9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801ce9c:	781b      	ldrb	r3, [r3, #0]
 801ce9e:	2b00      	cmp	r3, #0
 801cea0:	d03b      	beq.n	801cf1a <PWMSP001_SetPeriodAndCompare+0x9a>
  {
   if((Period == (uint32_t)0) || (((uint32_t)Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
 801cea2:	68bb      	ldr	r3, [r7, #8]
 801cea4:	2b00      	cmp	r3, #0
 801cea6:	d009      	beq.n	801cebc <PWMSP001_SetPeriodAndCompare+0x3c>
 801cea8:	68fb      	ldr	r3, [r7, #12]
 801ceaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801ceac:	687b      	ldr	r3, [r7, #4]
 801ceae:	429a      	cmp	r2, r3
 801ceb0:	d208      	bcs.n	801cec4 <PWMSP001_SetPeriodAndCompare+0x44>
       (HandlePtr->kTimerConcatenation == (uint8_t)RESET)))
 801ceb2:	68fb      	ldr	r3, [r7, #12]
 801ceb4:	f893 3020 	ldrb.w	r3, [r3, #32]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
  uint32_t PeriodVal = 0UL;
  /*<<<DD_PWMSP001_API_6_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
  {
   if((Period == (uint32_t)0) || (((uint32_t)Compare > (uint32_t)HandlePtr->kMaxPeriodVal) &&
 801ceb8:	2b00      	cmp	r3, #0
 801ceba:	d103      	bne.n	801cec4 <PWMSP001_SetPeriodAndCompare+0x44>
       (HandlePtr->kTimerConcatenation == (uint8_t)RESET)))
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801cebc:	f04f 0302 	mov.w	r3, #2
 801cec0:	617b      	str	r3, [r7, #20]
 801cec2:	e02a      	b.n	801cf1a <PWMSP001_SetPeriodAndCompare+0x9a>
    }
    else
    {
      if ((Period > (uint32_t)HandlePtr->kMaxPeriodVal)&&\
 801cec4:	68fb      	ldr	r3, [r7, #12]
 801cec6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801cec8:	68bb      	ldr	r3, [r7, #8]
 801ceca:	429a      	cmp	r2, r3
 801cecc:	d208      	bcs.n	801cee0 <PWMSP001_SetPeriodAndCompare+0x60>
          ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
 801cece:	68fb      	ldr	r3, [r7, #12]
 801ced0:	f893 3020 	ldrb.w	r3, [r3, #32]
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
    }
    else
    {
      if ((Period > (uint32_t)HandlePtr->kMaxPeriodVal)&&\
 801ced4:	2b01      	cmp	r3, #1
 801ced6:	d003      	beq.n	801cee0 <PWMSP001_SetPeriodAndCompare+0x60>
          ((HandlePtr->kTimerConcatenation != (uint8_t)SET))
          )
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801ced8:	f04f 0302 	mov.w	r3, #2
 801cedc:	617b      	str	r3, [r7, #20]
 801cede:	e01c      	b.n	801cf1a <PWMSP001_SetPeriodAndCompare+0x9a>
      }
      else
      {
        PeriodVal = Period;
 801cee0:	68bb      	ldr	r3, [r7, #8]
 801cee2:	613b      	str	r3, [r7, #16]
        if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801cee4:	68fb      	ldr	r3, [r7, #12]
 801cee6:	f893 3020 	ldrb.w	r3, [r3, #32]
 801ceea:	2b01      	cmp	r3, #1
 801ceec:	d105      	bne.n	801cefa <PWMSP001_SetPeriodAndCompare+0x7a>
        {
          HandlePtr->CC4yRegs1Ptr->PRS = ((PeriodVal & 0xFFFF0000U) >> 16U);
 801ceee:	68fb      	ldr	r3, [r7, #12]
 801cef0:	69db      	ldr	r3, [r3, #28]
 801cef2:	693a      	ldr	r2, [r7, #16]
 801cef4:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801cef8:	635a      	str	r2, [r3, #52]	; 0x34
        }
        /*<<<DD_PWMSP001_API_6_3>>>*/
        HandlePtr->CC4yRegsPtr->PRS = (PeriodVal & 0xFFFFU);
 801cefa:	68fb      	ldr	r3, [r7, #12]
 801cefc:	699a      	ldr	r2, [r3, #24]
 801cefe:	693b      	ldr	r3, [r7, #16]
 801cf00:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801cf04:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801cf08:	6353      	str	r3, [r2, #52]	; 0x34
        /* Call function as per the configured mode */
        HandlePtr->SetCompareFuncPtr((const void*)HandlePtr, Compare);
 801cf0a:	68fb      	ldr	r3, [r7, #12]
 801cf0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801cf0e:	68f8      	ldr	r0, [r7, #12]
 801cf10:	6879      	ldr	r1, [r7, #4]
 801cf12:	4798      	blx	r3
        Status = (uint32_t)DAVEApp_SUCCESS;
 801cf14:	f04f 0300 	mov.w	r3, #0
 801cf18:	617b      	str	r3, [r7, #20]
      }
    }
  }
  return Status;
 801cf1a:	697b      	ldr	r3, [r7, #20]
}
 801cf1c:	4618      	mov	r0, r3
 801cf1e:	f107 0718 	add.w	r7, r7, #24
 801cf22:	46bd      	mov	sp, r7
 801cf24:	bd80      	pop	{r7, pc}
 801cf26:	bf00      	nop

0801cf28 <PWMSP001_SetPeriod>:
status_t PWMSP001_SetPeriod
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t Period
)
{
 801cf28:	b480      	push	{r7}
 801cf2a:	b087      	sub	sp, #28
 801cf2c:	af00      	add	r7, sp, #0
 801cf2e:	6078      	str	r0, [r7, #4]
 801cf30:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801cf32:	f04f 0301 	mov.w	r3, #1
 801cf36:	617b      	str	r3, [r7, #20]
  uint32_t PeriodVal = 0X00U;
 801cf38:	f04f 0300 	mov.w	r3, #0
 801cf3c:	613b      	str	r3, [r7, #16]
  uint32_t Temp1;
  
  /*<<<DD_PWMSP001_API_6_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
 801cf3e:	687b      	ldr	r3, [r7, #4]
 801cf40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801cf42:	781b      	ldrb	r3, [r3, #0]
 801cf44:	2b00      	cmp	r3, #0
 801cf46:	d055      	beq.n	801cff4 <PWMSP001_SetPeriod+0xcc>
  {
    if(Period == (uint32_t)0)
 801cf48:	683b      	ldr	r3, [r7, #0]
 801cf4a:	2b00      	cmp	r3, #0
 801cf4c:	d103      	bne.n	801cf56 <PWMSP001_SetPeriod+0x2e>
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801cf4e:	f04f 0302 	mov.w	r3, #2
 801cf52:	617b      	str	r3, [r7, #20]
 801cf54:	e04e      	b.n	801cff4 <PWMSP001_SetPeriod+0xcc>
    }
    else
    {
      if((Period > (uint32_t)HandlePtr->kMaxPeriodVal) &&\
 801cf56:	687b      	ldr	r3, [r7, #4]
 801cf58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801cf5a:	683b      	ldr	r3, [r7, #0]
 801cf5c:	429a      	cmp	r2, r3
 801cf5e:	d208      	bcs.n	801cf72 <PWMSP001_SetPeriod+0x4a>
         (HandlePtr->kTimerConcatenation != (uint8_t)SET))
 801cf60:	687b      	ldr	r3, [r7, #4]
 801cf62:	f893 3020 	ldrb.w	r3, [r3, #32]
    {
      Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
    }
    else
    {
      if((Period > (uint32_t)HandlePtr->kMaxPeriodVal) &&\
 801cf66:	2b01      	cmp	r3, #1
 801cf68:	d003      	beq.n	801cf72 <PWMSP001_SetPeriod+0x4a>
         (HandlePtr->kTimerConcatenation != (uint8_t)SET))
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801cf6a:	f04f 0302 	mov.w	r3, #2
 801cf6e:	617b      	str	r3, [r7, #20]
 801cf70:	e040      	b.n	801cff4 <PWMSP001_SetPeriod+0xcc>
      }
      else
      {
        PeriodVal = Period;
 801cf72:	683b      	ldr	r3, [r7, #0]
 801cf74:	613b      	str	r3, [r7, #16]
        if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801cf76:	687b      	ldr	r3, [r7, #4]
 801cf78:	f893 3020 	ldrb.w	r3, [r3, #32]
 801cf7c:	2b01      	cmp	r3, #1
 801cf7e:	d105      	bne.n	801cf8c <PWMSP001_SetPeriod+0x64>
        {
          HandlePtr->CC4yRegs1Ptr->PRS = ((PeriodVal & 0xFFFF0000U) >> 16U);
 801cf80:	687b      	ldr	r3, [r7, #4]
 801cf82:	69db      	ldr	r3, [r3, #28]
 801cf84:	693a      	ldr	r2, [r7, #16]
 801cf86:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801cf8a:	635a      	str	r2, [r3, #52]	; 0x34
        }
        HandlePtr->CC4yRegsPtr->PRS = (PeriodVal & 0xFFFFU);
 801cf8c:	687b      	ldr	r3, [r7, #4]
 801cf8e:	699a      	ldr	r2, [r3, #24]
 801cf90:	693b      	ldr	r3, [r7, #16]
 801cf92:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801cf96:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801cf9a:	6353      	str	r3, [r2, #52]	; 0x34
        /*Request shadow transfer for the First slice*/
        Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice);
 801cf9c:	687b      	ldr	r3, [r7, #4]
 801cf9e:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801cfa2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801cfa6:	60fb      	str	r3, [r7, #12]
        HandlePtr->CC4yKernRegsPtr->GCSS |=	((uint32_t)0x01 << Temp1);
 801cfa8:	687b      	ldr	r3, [r7, #4]
 801cfaa:	695b      	ldr	r3, [r3, #20]
 801cfac:	687a      	ldr	r2, [r7, #4]
 801cfae:	6952      	ldr	r2, [r2, #20]
 801cfb0:	6911      	ldr	r1, [r2, #16]
 801cfb2:	68fa      	ldr	r2, [r7, #12]
 801cfb4:	f04f 0001 	mov.w	r0, #1
 801cfb8:	fa00 f202 	lsl.w	r2, r0, r2
 801cfbc:	430a      	orrs	r2, r1
 801cfbe:	611a      	str	r2, [r3, #16]
        if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801cfc0:	687b      	ldr	r3, [r7, #4]
 801cfc2:	f893 3020 	ldrb.w	r3, [r3, #32]
 801cfc6:	2b01      	cmp	r3, #1
 801cfc8:	d111      	bne.n	801cfee <PWMSP001_SetPeriod+0xc6>
        {
          /*Request shadow transfer for the First slice*/
          Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice);
 801cfca:	687b      	ldr	r3, [r7, #4]
 801cfcc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801cfd0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801cfd4:	60fb      	str	r3, [r7, #12]
          HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1);
 801cfd6:	687b      	ldr	r3, [r7, #4]
 801cfd8:	695b      	ldr	r3, [r3, #20]
 801cfda:	687a      	ldr	r2, [r7, #4]
 801cfdc:	6952      	ldr	r2, [r2, #20]
 801cfde:	6911      	ldr	r1, [r2, #16]
 801cfe0:	68fa      	ldr	r2, [r7, #12]
 801cfe2:	f04f 0001 	mov.w	r0, #1
 801cfe6:	fa00 f202 	lsl.w	r2, r0, r2
 801cfea:	430a      	orrs	r2, r1
 801cfec:	611a      	str	r2, [r3, #16]
        }/*End Of if (HandlePtr->kTimerConcatenation == (uint8_t)SET)*/
        Status = (uint32_t)DAVEApp_SUCCESS;
 801cfee:	f04f 0300 	mov.w	r3, #0
 801cff2:	617b      	str	r3, [r7, #20]
      }
    }
  }
  return Status;
 801cff4:	697b      	ldr	r3, [r7, #20]
}
 801cff6:	4618      	mov	r0, r3
 801cff8:	f107 071c 	add.w	r7, r7, #28
 801cffc:	46bd      	mov	sp, r7
 801cffe:	bc80      	pop	{r7}
 801d000:	4770      	bx	lr
 801d002:	bf00      	nop

0801d004 <PWMSP001_SetPwmFreqAndDutyCycle>:
(
    const PWMSP001_HandleType* HandlePtr,
    float PwmFreq,
    float Duty
)
{
 801d004:	b580      	push	{r7, lr}
 801d006:	b088      	sub	sp, #32
 801d008:	af00      	add	r7, sp, #0
 801d00a:	60f8      	str	r0, [r7, #12]
 801d00c:	60b9      	str	r1, [r7, #8]
 801d00e:	607a      	str	r2, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d010:	f04f 0301 	mov.w	r3, #1
 801d014:	61fb      	str	r3, [r7, #28]
  uint32_t PwmTime = 0UL;
 801d016:	f04f 0300 	mov.w	r3, #0
 801d01a:	61bb      	str	r3, [r7, #24]
  float fPwmFreq ;
  /*<<<DD_PWMSP001_API_16_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
 801d01c:	68fb      	ldr	r3, [r7, #12]
 801d01e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d020:	781b      	ldrb	r3, [r3, #0]
 801d022:	2b00      	cmp	r3, #0
 801d024:	d070      	beq.n	801d108 <PWMSP001_SetPwmFreqAndDutyCycle+0x104>
  {
  if((PwmFreq == (float)0) || (Duty > (float)100) || (Duty < (float)0))
 801d026:	edd7 7a02 	vldr	s15, [r7, #8]
 801d02a:	eef5 7a40 	vcmp.f32	s15, #0.0
 801d02e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d032:	d00f      	beq.n	801d054 <PWMSP001_SetPwmFreqAndDutyCycle+0x50>
 801d034:	ed97 7a01 	vldr	s14, [r7, #4]
 801d038:	eddf 7a36 	vldr	s15, [pc, #216]	; 801d114 <PWMSP001_SetPwmFreqAndDutyCycle+0x110>
 801d03c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801d040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d044:	dc06      	bgt.n	801d054 <PWMSP001_SetPwmFreqAndDutyCycle+0x50>
 801d046:	edd7 7a01 	vldr	s15, [r7, #4]
 801d04a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801d04e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d052:	d503      	bpl.n	801d05c <PWMSP001_SetPwmFreqAndDutyCycle+0x58>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801d054:	f04f 0302 	mov.w	r3, #2
 801d058:	61fb      	str	r3, [r7, #28]
 801d05a:	e055      	b.n	801d108 <PWMSP001_SetPwmFreqAndDutyCycle+0x104>
  }
  else
  {
      fPwmFreq=(float)HandlePtr->kResolution;
 801d05c:	68fb      	ldr	r3, [r7, #12]
 801d05e:	685b      	ldr	r3, [r3, #4]
 801d060:	617b      	str	r3, [r7, #20]
	  fPwmFreq=(float)fPwmFreq*PwmFreq;
 801d062:	ed97 7a05 	vldr	s14, [r7, #20]
 801d066:	edd7 7a02 	vldr	s15, [r7, #8]
 801d06a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801d06e:	edc7 7a05 	vstr	s15, [r7, #20]
	  PwmTime = (uint32_t)((float)1000000000.00 / fPwmFreq);
 801d072:	ed9f 7a29 	vldr	s14, [pc, #164]	; 801d118 <PWMSP001_SetPwmFreqAndDutyCycle+0x114>
 801d076:	edd7 7a05 	vldr	s15, [r7, #20]
 801d07a:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801d07e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801d082:	edc7 7a06 	vstr	s15, [r7, #24]
    /*<<<DD_PWMSP001_API_16_2>>>*/
    if(HandlePtr->kTimerConcatenation == (uint8_t)RESET)
 801d086:	68fb      	ldr	r3, [r7, #12]
 801d088:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d08c:	2b00      	cmp	r3, #0
 801d08e:	d120      	bne.n	801d0d2 <PWMSP001_SetPwmFreqAndDutyCycle+0xce>
    {
      if(PwmTime > PWMSP001_MAX_VALUE)
 801d090:	69ba      	ldr	r2, [r7, #24]
 801d092:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801d096:	429a      	cmp	r2, r3
 801d098:	d903      	bls.n	801d0a2 <PWMSP001_SetPwmFreqAndDutyCycle+0x9e>
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801d09a:	f04f 0302 	mov.w	r3, #2
 801d09e:	61fb      	str	r3, [r7, #28]
 801d0a0:	e02a      	b.n	801d0f8 <PWMSP001_SetPwmFreqAndDutyCycle+0xf4>
      }
      else
      {
        if(HandlePtr->CountingModeType == PWMSP001_EDGE_ALIGNED)
 801d0a2:	68fb      	ldr	r3, [r7, #12]
 801d0a4:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801d0a8:	2b00      	cmp	r3, #0
 801d0aa:	d106      	bne.n	801d0ba <PWMSP001_SetPwmFreqAndDutyCycle+0xb6>
        {
          HandlePtr->CC4yRegsPtr->PRS = PwmTime -(uint32_t)1;
 801d0ac:	68fb      	ldr	r3, [r7, #12]
 801d0ae:	699b      	ldr	r3, [r3, #24]
 801d0b0:	69ba      	ldr	r2, [r7, #24]
 801d0b2:	f102 32ff 	add.w	r2, r2, #4294967295
 801d0b6:	635a      	str	r2, [r3, #52]	; 0x34
 801d0b8:	e007      	b.n	801d0ca <PWMSP001_SetPwmFreqAndDutyCycle+0xc6>
        }
        else
        {
          HandlePtr->CC4yRegsPtr->PRS = (PwmTime - (uint32_t)1) >> (uint32_t)1;
 801d0ba:	68fb      	ldr	r3, [r7, #12]
 801d0bc:	699b      	ldr	r3, [r3, #24]
 801d0be:	69ba      	ldr	r2, [r7, #24]
 801d0c0:	f102 32ff 	add.w	r2, r2, #4294967295
 801d0c4:	ea4f 0252 	mov.w	r2, r2, lsr #1
 801d0c8:	635a      	str	r2, [r3, #52]	; 0x34
        }
        Status = (uint32_t)DAVEApp_SUCCESS;
 801d0ca:	f04f 0300 	mov.w	r3, #0
 801d0ce:	61fb      	str	r3, [r7, #28]
 801d0d0:	e012      	b.n	801d0f8 <PWMSP001_SetPwmFreqAndDutyCycle+0xf4>
      }
    }
    else if((HandlePtr->kTimerConcatenation == (uint8_t)SET) &&\
 801d0d2:	68fb      	ldr	r3, [r7, #12]
 801d0d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d0d8:	2b01      	cmp	r3, #1
 801d0da:	d108      	bne.n	801d0ee <PWMSP001_SetPwmFreqAndDutyCycle+0xea>
 801d0dc:	69ba      	ldr	r2, [r7, #24]
 801d0de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801d0e2:	429a      	cmp	r2, r3
 801d0e4:	d803      	bhi.n	801d0ee <PWMSP001_SetPwmFreqAndDutyCycle+0xea>
    		                                   (PwmTime <= PWMSP001_MAX_VALUE))
    {
    	Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801d0e6:	f04f 0302 	mov.w	r3, #2
 801d0ea:	61fb      	str	r3, [r7, #28]
 801d0ec:	e004      	b.n	801d0f8 <PWMSP001_SetPwmFreqAndDutyCycle+0xf4>
    }
    /*<<<DD_PWMSP001_API_16_3>>>*/
    else
    {
      Status = PWMSP001_lSetPwmFreqTimerConcat(HandlePtr, PwmTime);
 801d0ee:	68f8      	ldr	r0, [r7, #12]
 801d0f0:	69b9      	ldr	r1, [r7, #24]
 801d0f2:	f000 f8a9 	bl	801d248 <PWMSP001_lSetPwmFreqTimerConcat>
 801d0f6:	61f8      	str	r0, [r7, #28]
    }
    if(Status == (uint32_t)DAVEApp_SUCCESS)
 801d0f8:	69fb      	ldr	r3, [r7, #28]
 801d0fa:	2b00      	cmp	r3, #0
 801d0fc:	d104      	bne.n	801d108 <PWMSP001_SetPwmFreqAndDutyCycle+0x104>
    {
     /* Call the function as per configured mode */
     HandlePtr->SetDutyFuncPtr((const void*)HandlePtr, Duty);
 801d0fe:	68fb      	ldr	r3, [r7, #12]
 801d100:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801d102:	68f8      	ldr	r0, [r7, #12]
 801d104:	6879      	ldr	r1, [r7, #4]
 801d106:	4798      	blx	r3
    }
   }
  }
  return (Status);
 801d108:	69fb      	ldr	r3, [r7, #28]
}
 801d10a:	4618      	mov	r0, r3
 801d10c:	f107 0720 	add.w	r7, r7, #32
 801d110:	46bd      	mov	sp, r7
 801d112:	bd80      	pop	{r7, pc}
 801d114:	42c80000 	.word	0x42c80000
 801d118:	4e6e6b28 	.word	0x4e6e6b28

0801d11c <PWMSP001_SetPwmFreq>:
status_t PWMSP001_SetPwmFreq
(
    const PWMSP001_HandleType* HandlePtr,
    float PwmFreq
)
{
 801d11c:	b590      	push	{r4, r7, lr}
 801d11e:	b089      	sub	sp, #36	; 0x24
 801d120:	af00      	add	r7, sp, #0
 801d122:	6078      	str	r0, [r7, #4]
 801d124:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d126:	f04f 0301 	mov.w	r3, #1
 801d12a:	61fb      	str	r3, [r7, #28]
  uint32_t PwmTime = 0x00U;
 801d12c:	f04f 0300 	mov.w	r3, #0
 801d130:	61bb      	str	r3, [r7, #24]
  uint32_t Temp1;
  uint32_t Temp2;
  uint32_t Temp3;
  float fPwmFreq ;
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_UNINITIALIZED))
 801d132:	687b      	ldr	r3, [r7, #4]
 801d134:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d136:	781b      	ldrb	r3, [r3, #0]
 801d138:	2b00      	cmp	r3, #0
 801d13a:	d07d      	beq.n	801d238 <PWMSP001_SetPwmFreq+0x11c>
  {
  if(PwmFreq == (float)0)
 801d13c:	edd7 7a00 	vldr	s15, [r7]
 801d140:	eef5 7a40 	vcmp.f32	s15, #0.0
 801d144:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d148:	d103      	bne.n	801d152 <PWMSP001_SetPwmFreq+0x36>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801d14a:	f04f 0302 	mov.w	r3, #2
 801d14e:	61fb      	str	r3, [r7, #28]
 801d150:	e072      	b.n	801d238 <PWMSP001_SetPwmFreq+0x11c>
  }
  else
  {
	  fPwmFreq=(float)HandlePtr->kResolution;
 801d152:	687b      	ldr	r3, [r7, #4]
 801d154:	685b      	ldr	r3, [r3, #4]
 801d156:	617b      	str	r3, [r7, #20]
	  fPwmFreq=(float)fPwmFreq*PwmFreq;
 801d158:	ed97 7a05 	vldr	s14, [r7, #20]
 801d15c:	edd7 7a00 	vldr	s15, [r7]
 801d160:	ee67 7a27 	vmul.f32	s15, s14, s15
 801d164:	edc7 7a05 	vstr	s15, [r7, #20]
	  PwmTime = (uint32_t)((float)1000000000.00 / fPwmFreq);
 801d168:	ed9f 7a36 	vldr	s14, [pc, #216]	; 801d244 <PWMSP001_SetPwmFreq+0x128>
 801d16c:	edd7 7a05 	vldr	s15, [r7, #20]
 801d170:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801d174:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801d178:	edc7 7a06 	vstr	s15, [r7, #24]
    /*<<<DD_PWMSP001_API_16_2>>>*/
    if(HandlePtr->kTimerConcatenation == (uint8_t)RESET)
 801d17c:	687b      	ldr	r3, [r7, #4]
 801d17e:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d182:	2b00      	cmp	r3, #0
 801d184:	d132      	bne.n	801d1ec <PWMSP001_SetPwmFreq+0xd0>
    {
      if(PwmTime > PWMSP001_MAX_VALUE)
 801d186:	69ba      	ldr	r2, [r7, #24]
 801d188:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801d18c:	429a      	cmp	r2, r3
 801d18e:	d903      	bls.n	801d198 <PWMSP001_SetPwmFreq+0x7c>
      {
        Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801d190:	f04f 0302 	mov.w	r3, #2
 801d194:	61fb      	str	r3, [r7, #28]
 801d196:	e04f      	b.n	801d238 <PWMSP001_SetPwmFreq+0x11c>
      }
      else
      {
        if(HandlePtr->CountingModeType == PWMSP001_EDGE_ALIGNED)
 801d198:	687b      	ldr	r3, [r7, #4]
 801d19a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801d19e:	2b00      	cmp	r3, #0
 801d1a0:	d106      	bne.n	801d1b0 <PWMSP001_SetPwmFreq+0x94>
        {
          HandlePtr->CC4yRegsPtr->PRS = PwmTime -(uint32_t)1;
 801d1a2:	687b      	ldr	r3, [r7, #4]
 801d1a4:	699b      	ldr	r3, [r3, #24]
 801d1a6:	69ba      	ldr	r2, [r7, #24]
 801d1a8:	f102 32ff 	add.w	r2, r2, #4294967295
 801d1ac:	635a      	str	r2, [r3, #52]	; 0x34
 801d1ae:	e007      	b.n	801d1c0 <PWMSP001_SetPwmFreq+0xa4>
        }
        else
        {
          HandlePtr->CC4yRegsPtr->PRS = (PwmTime - (uint32_t)1) >> (uint32_t)1;
 801d1b0:	687b      	ldr	r3, [r7, #4]
 801d1b2:	699b      	ldr	r3, [r3, #24]
 801d1b4:	69ba      	ldr	r2, [r7, #24]
 801d1b6:	f102 32ff 	add.w	r2, r2, #4294967295
 801d1ba:	ea4f 0252 	mov.w	r2, r2, lsr #1
 801d1be:	635a      	str	r2, [r3, #52]	; 0x34
        }
        /** Update dynamic handle*/
        Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4*(uint32_t)HandlePtr->FirstSlice); 
 801d1c0:	687b      	ldr	r3, [r7, #4]
 801d1c2:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801d1c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801d1ca:	613b      	str	r3, [r7, #16]
        HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp1 );
 801d1cc:	687b      	ldr	r3, [r7, #4]
 801d1ce:	695b      	ldr	r3, [r3, #20]
 801d1d0:	687a      	ldr	r2, [r7, #4]
 801d1d2:	6952      	ldr	r2, [r2, #20]
 801d1d4:	6911      	ldr	r1, [r2, #16]
 801d1d6:	693a      	ldr	r2, [r7, #16]
 801d1d8:	f04f 0001 	mov.w	r0, #1
 801d1dc:	fa00 f202 	lsl.w	r2, r0, r2
 801d1e0:	430a      	orrs	r2, r1
 801d1e2:	611a      	str	r2, [r3, #16]
        Status = (uint32_t)DAVEApp_SUCCESS;
 801d1e4:	f04f 0300 	mov.w	r3, #0
 801d1e8:	61fb      	str	r3, [r7, #28]
 801d1ea:	e025      	b.n	801d238 <PWMSP001_SetPwmFreq+0x11c>
      }
    }
    /*<<<DD_PWMSP001_API_16_3>>>*/
    else
    {
      Status = PWMSP001_lSetPwmFreqTimerConcat(HandlePtr, PwmTime);
 801d1ec:	6878      	ldr	r0, [r7, #4]
 801d1ee:	69b9      	ldr	r1, [r7, #24]
 801d1f0:	f000 f82a 	bl	801d248 <PWMSP001_lSetPwmFreqTimerConcat>
 801d1f4:	61f8      	str	r0, [r7, #28]
      if(Status == (uint32_t)DAVEApp_SUCCESS)
 801d1f6:	69fb      	ldr	r3, [r7, #28]
 801d1f8:	2b00      	cmp	r3, #0
 801d1fa:	d11d      	bne.n	801d238 <PWMSP001_SetPwmFreq+0x11c>
      {
        Temp2 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice);
 801d1fc:	687b      	ldr	r3, [r7, #4]
 801d1fe:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801d202:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801d206:	60fb      	str	r3, [r7, #12]
        Temp3 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice);
 801d208:	687b      	ldr	r3, [r7, #4]
 801d20a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801d20e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801d212:	60bb      	str	r3, [r7, #8]
        HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)0x01 << Temp2) | \
 801d214:	687b      	ldr	r3, [r7, #4]
 801d216:	695b      	ldr	r3, [r3, #20]
 801d218:	687a      	ldr	r2, [r7, #4]
 801d21a:	6952      	ldr	r2, [r2, #20]
 801d21c:	6911      	ldr	r1, [r2, #16]
 801d21e:	68fa      	ldr	r2, [r7, #12]
 801d220:	f04f 0001 	mov.w	r0, #1
 801d224:	fa00 f002 	lsl.w	r0, r0, r2
            ((uint32_t)0x01 << Temp3));
 801d228:	68ba      	ldr	r2, [r7, #8]
 801d22a:	f04f 0401 	mov.w	r4, #1
 801d22e:	fa04 f202 	lsl.w	r2, r4, r2
      Status = PWMSP001_lSetPwmFreqTimerConcat(HandlePtr, PwmTime);
      if(Status == (uint32_t)DAVEApp_SUCCESS)
      {
        Temp2 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice);
        Temp3 = (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->SecondSlice);
        HandlePtr->CC4yKernRegsPtr->GCSS |= (((uint32_t)0x01 << Temp2) | \
 801d232:	4302      	orrs	r2, r0
 801d234:	430a      	orrs	r2, r1
 801d236:	611a      	str	r2, [r3, #16]
            ((uint32_t)0x01 << Temp3));
      }
    }
  }
 }
  return (Status);
 801d238:	69fb      	ldr	r3, [r7, #28]
}
 801d23a:	4618      	mov	r0, r3
 801d23c:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801d240:	46bd      	mov	sp, r7
 801d242:	bd90      	pop	{r4, r7, pc}
 801d244:	4e6e6b28 	.word	0x4e6e6b28

0801d248 <PWMSP001_lSetPwmFreqTimerConcat>:
status_t PWMSP001_lSetPwmFreqTimerConcat
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t PwmTime
)
{
 801d248:	b480      	push	{r7}
 801d24a:	b089      	sub	sp, #36	; 0x24
 801d24c:	af00      	add	r7, sp, #0
 801d24e:	6078      	str	r0, [r7, #4]
 801d250:	6039      	str	r1, [r7, #0]
  uint32_t PeriodVal = PwmTime;
 801d252:	683b      	ldr	r3, [r7, #0]
 801d254:	61fb      	str	r3, [r7, #28]
  uint32_t MsbPeriodVal, LsbPeriodVal;
  uint8_t Count = 0x00U;
 801d256:	f04f 0300 	mov.w	r3, #0
 801d25a:	74fb      	strb	r3, [r7, #19]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d25c:	f04f 0301 	mov.w	r3, #1
 801d260:	60fb      	str	r3, [r7, #12]

  if(PwmTime >= PWMSP001_TC_MAX_VALUE)
 801d262:	683b      	ldr	r3, [r7, #0]
 801d264:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d268:	d103      	bne.n	801d272 <PWMSP001_lSetPwmFreqTimerConcat+0x2a>
  {
    Status = (uint32_t)PWMSP001_INVALID_PARAM_ERROR;
 801d26a:	f04f 0302 	mov.w	r3, #2
 801d26e:	60fb      	str	r3, [r7, #12]
 801d270:	e041      	b.n	801d2f6 <PWMSP001_lSetPwmFreqTimerConcat+0xae>
  }

  else
  {

    if(PwmTime > PWMSP001_MAX_VALUE)
 801d272:	683a      	ldr	r2, [r7, #0]
 801d274:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801d278:	429a      	cmp	r2, r3
 801d27a:	d917      	bls.n	801d2ac <PWMSP001_lSetPwmFreqTimerConcat+0x64>
    {
      do
      {
        PeriodVal = PeriodVal >> 1;
 801d27c:	69fb      	ldr	r3, [r7, #28]
 801d27e:	ea4f 0353 	mov.w	r3, r3, lsr #1
 801d282:	61fb      	str	r3, [r7, #28]
        Count++;
 801d284:	7cfb      	ldrb	r3, [r7, #19]
 801d286:	f103 0301 	add.w	r3, r3, #1
 801d28a:	74fb      	strb	r3, [r7, #19]
      }while(PeriodVal >= PWMSP001_MAX_VALUE);
 801d28c:	69fa      	ldr	r2, [r7, #28]
 801d28e:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 801d292:	429a      	cmp	r2, r3
 801d294:	d8f2      	bhi.n	801d27c <PWMSP001_lSetPwmFreqTimerConcat+0x34>

      MsbPeriodVal = ((uint32_t)1 << Count) -(uint32_t)1;
 801d296:	7cfb      	ldrb	r3, [r7, #19]
 801d298:	f04f 0201 	mov.w	r2, #1
 801d29c:	fa02 f303 	lsl.w	r3, r2, r3
 801d2a0:	f103 33ff 	add.w	r3, r3, #4294967295
 801d2a4:	61bb      	str	r3, [r7, #24]
      LsbPeriodVal = PeriodVal;
 801d2a6:	69fb      	ldr	r3, [r7, #28]
 801d2a8:	617b      	str	r3, [r7, #20]
 801d2aa:	e004      	b.n	801d2b6 <PWMSP001_lSetPwmFreqTimerConcat+0x6e>
    }
    else
    {
      LsbPeriodVal = PwmTime;
 801d2ac:	683b      	ldr	r3, [r7, #0]
 801d2ae:	617b      	str	r3, [r7, #20]
      MsbPeriodVal = (uint32_t)0x00;
 801d2b0:	f04f 0300 	mov.w	r3, #0
 801d2b4:	61bb      	str	r3, [r7, #24]
    }

    /*<<<DD_PWMSP001_API_16_4>>>*/
    if(HandlePtr->CountingModeType == PWMSP001_CENTER_ALIGNED)
 801d2b6:	687b      	ldr	r3, [r7, #4]
 801d2b8:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801d2bc:	2b01      	cmp	r3, #1
 801d2be:	d107      	bne.n	801d2d0 <PWMSP001_lSetPwmFreqTimerConcat+0x88>
    {
      MsbPeriodVal = MsbPeriodVal >> (uint32_t)1;
 801d2c0:	69bb      	ldr	r3, [r7, #24]
 801d2c2:	ea4f 0353 	mov.w	r3, r3, lsr #1
 801d2c6:	61bb      	str	r3, [r7, #24]
      LsbPeriodVal = LsbPeriodVal >> (uint32_t)1;
 801d2c8:	697b      	ldr	r3, [r7, #20]
 801d2ca:	ea4f 0353 	mov.w	r3, r3, lsr #1
 801d2ce:	617b      	str	r3, [r7, #20]
    }

    HandlePtr->CC4yRegsPtr->PRS = LsbPeriodVal & 0xFFFFU;
 801d2d0:	687b      	ldr	r3, [r7, #4]
 801d2d2:	699a      	ldr	r2, [r3, #24]
 801d2d4:	697b      	ldr	r3, [r7, #20]
 801d2d6:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801d2da:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801d2de:	6353      	str	r3, [r2, #52]	; 0x34
    HandlePtr->CC4yRegs1Ptr->PRS =MsbPeriodVal & 0xFFFFU;
 801d2e0:	687b      	ldr	r3, [r7, #4]
 801d2e2:	69da      	ldr	r2, [r3, #28]
 801d2e4:	69bb      	ldr	r3, [r7, #24]
 801d2e6:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801d2ea:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801d2ee:	6353      	str	r3, [r2, #52]	; 0x34

    /*<<<DD_PWMSP001_API_16_5>>>*/
    Status = (uint32_t)DAVEApp_SUCCESS;
 801d2f0:	f04f 0300 	mov.w	r3, #0
 801d2f4:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 801d2f6:	68fb      	ldr	r3, [r7, #12]
}
 801d2f8:	4618      	mov	r0, r3
 801d2fa:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801d2fe:	46bd      	mov	sp, r7
 801d300:	bc80      	pop	{r7}
 801d302:	4770      	bx	lr

0801d304 <PWMSP001_SetTimerVal>:
status_t PWMSP001_SetTimerVal
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t TimerVal
)
{
 801d304:	b480      	push	{r7}
 801d306:	b085      	sub	sp, #20
 801d308:	af00      	add	r7, sp, #0
 801d30a:	6078      	str	r0, [r7, #4]
 801d30c:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d30e:	f04f 0301 	mov.w	r3, #1
 801d312:	60fb      	str	r3, [r7, #12]
  /*<<<DD_PWMSP001_API_7_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
 801d314:	687b      	ldr	r3, [r7, #4]
 801d316:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d318:	781b      	ldrb	r3, [r3, #0]
 801d31a:	2b01      	cmp	r3, #1
 801d31c:	d004      	beq.n	801d328 <PWMSP001_SetTimerVal+0x24>
      (HandlePtr->DynamicDataType->StateType != PWMSP001_STOPPED))
 801d31e:	687b      	ldr	r3, [r7, #4]
 801d320:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d322:	781b      	ldrb	r3, [r3, #0]
    uint32_t TimerVal
)
{
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
  /*<<<DD_PWMSP001_API_7_1>>>*/
  if ((HandlePtr->DynamicDataType->StateType != PWMSP001_INITIALIZED) &&
 801d324:	2b03      	cmp	r3, #3
 801d326:	d115      	bne.n	801d354 <PWMSP001_SetTimerVal+0x50>
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  /*<<<DD_PWMSP001_API_7_1>>>*/
  else
  {
    HandlePtr->CC4yRegsPtr->TIMER = (uint32_t)TimerVal&0xFFFFU;
 801d328:	687b      	ldr	r3, [r7, #4]
 801d32a:	699a      	ldr	r2, [r3, #24]
 801d32c:	683b      	ldr	r3, [r7, #0]
 801d32e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801d332:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801d336:	6713      	str	r3, [r2, #112]	; 0x70
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801d338:	687b      	ldr	r3, [r7, #4]
 801d33a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d33e:	2b01      	cmp	r3, #1
 801d340:	d105      	bne.n	801d34e <PWMSP001_SetTimerVal+0x4a>
    {
      HandlePtr->CC4yRegs1Ptr->TIMER = (uint32_t)((uint32_t)TimerVal>>16U)&0xFFFFU;
 801d342:	687b      	ldr	r3, [r7, #4]
 801d344:	69db      	ldr	r3, [r3, #28]
 801d346:	683a      	ldr	r2, [r7, #0]
 801d348:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801d34c:	671a      	str	r2, [r3, #112]	; 0x70
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801d34e:	f04f 0300 	mov.w	r3, #0
 801d352:	60fb      	str	r3, [r7, #12]
  }
  return Status;
 801d354:	68fb      	ldr	r3, [r7, #12]
}
 801d356:	4618      	mov	r0, r3
 801d358:	f107 0714 	add.w	r7, r7, #20
 801d35c:	46bd      	mov	sp, r7
 801d35e:	bc80      	pop	{r7}
 801d360:	4770      	bx	lr
 801d362:	bf00      	nop

0801d364 <PWMSP001_GetTimerStatus>:
status_t PWMSP001_GetTimerStatus
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t* TimerStatus
)
{
 801d364:	b480      	push	{r7}
 801d366:	b085      	sub	sp, #20
 801d368:	af00      	add	r7, sp, #0
 801d36a:	6078      	str	r0, [r7, #4]
 801d36c:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d36e:	f04f 0301 	mov.w	r3, #1
 801d372:	60fb      	str	r3, [r7, #12]
  uint32_t SecondTimerStatus = (uint32_t)0;
 801d374:	f04f 0300 	mov.w	r3, #0
 801d378:	60bb      	str	r3, [r7, #8]
  /*<<<DD_PWMSP001_API_8_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801d37a:	687b      	ldr	r3, [r7, #4]
 801d37c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d37e:	781b      	ldrb	r3, [r3, #0]
 801d380:	2b00      	cmp	r3, #0
 801d382:	d01e      	beq.n	801d3c2 <PWMSP001_GetTimerStatus+0x5e>
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  /*<<<DD_PWMSP001_API_8_2>>>*/
  else
  {
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801d384:	687b      	ldr	r3, [r7, #4]
 801d386:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d38a:	2b01      	cmp	r3, #1
 801d38c:	d10f      	bne.n	801d3ae <PWMSP001_GetTimerStatus+0x4a>
    {
      SecondTimerStatus = (uint32_t)(RD_REG(HandlePtr->CC4yRegs1Ptr->TCST,
 801d38e:	687b      	ldr	r3, [r7, #4]
 801d390:	69db      	ldr	r3, [r3, #28]
 801d392:	689b      	ldr	r3, [r3, #8]
 801d394:	f003 0301 	and.w	r3, r3, #1
 801d398:	60bb      	str	r3, [r7, #8]
          CCU4_CC4_TCST_TRB_Msk, CCU4_CC4_TCST_TRB_Pos));
      *TimerStatus = (uint32_t)((RD_REG(HandlePtr->CC4yRegsPtr->TCST,
 801d39a:	687b      	ldr	r3, [r7, #4]
 801d39c:	699b      	ldr	r3, [r3, #24]
 801d39e:	689a      	ldr	r2, [r3, #8]
 801d3a0:	68bb      	ldr	r3, [r7, #8]
 801d3a2:	4013      	ands	r3, r2
 801d3a4:	f003 0201 	and.w	r2, r3, #1
 801d3a8:	683b      	ldr	r3, [r7, #0]
 801d3aa:	601a      	str	r2, [r3, #0]
 801d3ac:	e006      	b.n	801d3bc <PWMSP001_GetTimerStatus+0x58>
          SecondTimerStatus
      );
    }
    else
    {
      *TimerStatus = (uint32_t) RD_REG(HandlePtr->CC4yRegsPtr->TCST,
 801d3ae:	687b      	ldr	r3, [r7, #4]
 801d3b0:	699b      	ldr	r3, [r3, #24]
 801d3b2:	689b      	ldr	r3, [r3, #8]
 801d3b4:	f003 0201 	and.w	r2, r3, #1
 801d3b8:	683b      	ldr	r3, [r7, #0]
 801d3ba:	601a      	str	r2, [r3, #0]
          CCU4_CC4_TCST_TRB_Msk, CCU4_CC4_TCST_TRB_Pos);
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801d3bc:	f04f 0300 	mov.w	r3, #0
 801d3c0:	60fb      	str	r3, [r7, #12]
  }
  return Status; 
 801d3c2:	68fb      	ldr	r3, [r7, #12]
}
 801d3c4:	4618      	mov	r0, r3
 801d3c6:	f107 0714 	add.w	r7, r7, #20
 801d3ca:	46bd      	mov	sp, r7
 801d3cc:	bc80      	pop	{r7}
 801d3ce:	4770      	bx	lr

0801d3d0 <PWMSP001_GetTimerRegsVal>:
status_t PWMSP001_GetTimerRegsVal
(
    const PWMSP001_HandleType* HandlePtr,
    PWMSP001_TimerRegsType* TimerRegs
)
{
 801d3d0:	b480      	push	{r7}
 801d3d2:	b085      	sub	sp, #20
 801d3d4:	af00      	add	r7, sp, #0
 801d3d6:	6078      	str	r0, [r7, #4]
 801d3d8:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d3da:	f04f 0301 	mov.w	r3, #1
 801d3de:	60fb      	str	r3, [r7, #12]
  uint32_t ScndSlTMRVal = 0UL;
 801d3e0:	f04f 0300 	mov.w	r3, #0
 801d3e4:	60bb      	str	r3, [r7, #8]

  /*<<<DD_PWMSP001_API_9_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801d3e6:	687b      	ldr	r3, [r7, #4]
 801d3e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d3ea:	781b      	ldrb	r3, [r3, #0]
 801d3ec:	2b00      	cmp	r3, #0
 801d3ee:	d05e      	beq.n	801d4ae <PWMSP001_GetTimerRegsVal+0xde>
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  /*<<<DD_PWMSP001_API_9_2>>>*/
  else
  {
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801d3f0:	687b      	ldr	r3, [r7, #4]
 801d3f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d3f6:	2b01      	cmp	r3, #1
 801d3f8:	d143      	bne.n	801d482 <PWMSP001_GetTimerRegsVal+0xb2>
    {
      ScndSlTMRVal = (RD_REG(HandlePtr->CC4yRegs1Ptr->TIMER,
 801d3fa:	687b      	ldr	r3, [r7, #4]
 801d3fc:	69db      	ldr	r3, [r3, #28]
 801d3fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801d400:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801d404:	60bb      	str	r3, [r7, #8]
          CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos) << 16UL);

      TimerRegs->TimerReg = (uint32_t)(ScndSlTMRVal |
          (RD_REG(HandlePtr->CC4yRegsPtr->TIMER,
 801d406:	687b      	ldr	r3, [r7, #4]
 801d408:	699b      	ldr	r3, [r3, #24]
 801d40a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801d40c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801d410:	ea4f 4313 	mov.w	r3, r3, lsr #16
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
    {
      ScndSlTMRVal = (RD_REG(HandlePtr->CC4yRegs1Ptr->TIMER,
          CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos) << 16UL);

      TimerRegs->TimerReg = (uint32_t)(ScndSlTMRVal |
 801d414:	68ba      	ldr	r2, [r7, #8]
 801d416:	431a      	orrs	r2, r3
 801d418:	683b      	ldr	r3, [r7, #0]
 801d41a:	609a      	str	r2, [r3, #8]
          (RD_REG(HandlePtr->CC4yRegsPtr->TIMER,
              CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos)));

      TimerRegs->CompReg = HandlePtr->CC4yRegs1Ptr->CRS; 
 801d41c:	687b      	ldr	r3, [r7, #4]
 801d41e:	69db      	ldr	r3, [r3, #28]
 801d420:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801d422:	683b      	ldr	r3, [r7, #0]
 801d424:	601a      	str	r2, [r3, #0]
      TimerRegs->CompReg*= HandlePtr->CC4yRegsPtr->PRS;
 801d426:	683b      	ldr	r3, [r7, #0]
 801d428:	681b      	ldr	r3, [r3, #0]
 801d42a:	687a      	ldr	r2, [r7, #4]
 801d42c:	6992      	ldr	r2, [r2, #24]
 801d42e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 801d430:	fb02 f203 	mul.w	r2, r2, r3
 801d434:	683b      	ldr	r3, [r7, #0]
 801d436:	601a      	str	r2, [r3, #0]
      TimerRegs->CompReg += HandlePtr->CC4yRegsPtr->CRS;
 801d438:	683b      	ldr	r3, [r7, #0]
 801d43a:	681a      	ldr	r2, [r3, #0]
 801d43c:	687b      	ldr	r3, [r7, #4]
 801d43e:	699b      	ldr	r3, [r3, #24]
 801d440:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d442:	18d2      	adds	r2, r2, r3
 801d444:	683b      	ldr	r3, [r7, #0]
 801d446:	601a      	str	r2, [r3, #0]
      TimerRegs->PeriodReg = HandlePtr->CC4yRegs1Ptr->PRS+ 1U;
 801d448:	687b      	ldr	r3, [r7, #4]
 801d44a:	69db      	ldr	r3, [r3, #28]
 801d44c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801d44e:	f103 0201 	add.w	r2, r3, #1
 801d452:	683b      	ldr	r3, [r7, #0]
 801d454:	605a      	str	r2, [r3, #4]
      TimerRegs->PeriodReg *= (uint32_t)((HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU) +1U);
 801d456:	683b      	ldr	r3, [r7, #0]
 801d458:	685a      	ldr	r2, [r3, #4]
 801d45a:	687b      	ldr	r3, [r7, #4]
 801d45c:	699b      	ldr	r3, [r3, #24]
 801d45e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801d460:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801d464:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801d468:	f103 0301 	add.w	r3, r3, #1
 801d46c:	fb03 f202 	mul.w	r2, r3, r2
 801d470:	683b      	ldr	r3, [r7, #0]
 801d472:	605a      	str	r2, [r3, #4]
      TimerRegs->PeriodReg += 1U ;
 801d474:	683b      	ldr	r3, [r7, #0]
 801d476:	685b      	ldr	r3, [r3, #4]
 801d478:	f103 0201 	add.w	r2, r3, #1
 801d47c:	683b      	ldr	r3, [r7, #0]
 801d47e:	605a      	str	r2, [r3, #4]
 801d480:	e012      	b.n	801d4a8 <PWMSP001_GetTimerRegsVal+0xd8>
    }

    else
    {
      TimerRegs->TimerReg = (uint32_t)RD_REG(HandlePtr->CC4yRegsPtr->TIMER,
 801d482:	687b      	ldr	r3, [r7, #4]
 801d484:	699b      	ldr	r3, [r3, #24]
 801d486:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801d488:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801d48c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801d490:	683a      	ldr	r2, [r7, #0]
 801d492:	6093      	str	r3, [r2, #8]
          CCU4_CC4_TIMER_TVAL_Msk, CCU4_CC4_TIMER_TVAL_Pos);

      TimerRegs->CompReg = HandlePtr->CC4yRegsPtr->CRS;
 801d494:	687b      	ldr	r3, [r7, #4]
 801d496:	699b      	ldr	r3, [r3, #24]
 801d498:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801d49a:	683b      	ldr	r3, [r7, #0]
 801d49c:	601a      	str	r2, [r3, #0]
      TimerRegs->PeriodReg = HandlePtr->CC4yRegsPtr->PRS;
 801d49e:	687b      	ldr	r3, [r7, #4]
 801d4a0:	699b      	ldr	r3, [r3, #24]
 801d4a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801d4a4:	683b      	ldr	r3, [r7, #0]
 801d4a6:	605a      	str	r2, [r3, #4]

    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801d4a8:	f04f 0300 	mov.w	r3, #0
 801d4ac:	60fb      	str	r3, [r7, #12]
  }
  return Status;
 801d4ae:	68fb      	ldr	r3, [r7, #12]
}
 801d4b0:	4618      	mov	r0, r3
 801d4b2:	f107 0714 	add.w	r7, r7, #20
 801d4b6:	46bd      	mov	sp, r7
 801d4b8:	bc80      	pop	{r7}
 801d4ba:	4770      	bx	lr

0801d4bc <PWMSP001_GetPeriodReg>:
status_t PWMSP001_GetPeriodReg
(
    const PWMSP001_HandleType* HandlePtr,
    uint32_t* PeriodReg
)
{
 801d4bc:	b480      	push	{r7}
 801d4be:	b085      	sub	sp, #20
 801d4c0:	af00      	add	r7, sp, #0
 801d4c2:	6078      	str	r0, [r7, #4]
 801d4c4:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d4c6:	f04f 0301 	mov.w	r3, #1
 801d4ca:	60fb      	str	r3, [r7, #12]

  /*<<<DD_PWMSP001_API_15_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801d4cc:	687b      	ldr	r3, [r7, #4]
 801d4ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d4d0:	781b      	ldrb	r3, [r3, #0]
 801d4d2:	2b00      	cmp	r3, #0
 801d4d4:	d029      	beq.n	801d52a <PWMSP001_GetPeriodReg+0x6e>
  {
	DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801d4d6:	687b      	ldr	r3, [r7, #4]
 801d4d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d4dc:	2b01      	cmp	r3, #1
 801d4de:	d11c      	bne.n	801d51a <PWMSP001_GetPeriodReg+0x5e>
    {
      *PeriodReg = (HandlePtr->CC4yRegs1Ptr->PRS + 1U);
 801d4e0:	687b      	ldr	r3, [r7, #4]
 801d4e2:	69db      	ldr	r3, [r3, #28]
 801d4e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801d4e6:	f103 0201 	add.w	r2, r3, #1
 801d4ea:	683b      	ldr	r3, [r7, #0]
 801d4ec:	601a      	str	r2, [r3, #0]
      *PeriodReg  *=(uint32_t)((HandlePtr->CC4yRegsPtr->PRS & 0xFFFFU) +1U);
 801d4ee:	683b      	ldr	r3, [r7, #0]
 801d4f0:	681a      	ldr	r2, [r3, #0]
 801d4f2:	687b      	ldr	r3, [r7, #4]
 801d4f4:	699b      	ldr	r3, [r3, #24]
 801d4f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801d4f8:	ea4f 4303 	mov.w	r3, r3, lsl #16
 801d4fc:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801d500:	f103 0301 	add.w	r3, r3, #1
 801d504:	fb03 f202 	mul.w	r2, r3, r2
 801d508:	683b      	ldr	r3, [r7, #0]
 801d50a:	601a      	str	r2, [r3, #0]
      *PeriodReg  += 1U;
 801d50c:	683b      	ldr	r3, [r7, #0]
 801d50e:	681b      	ldr	r3, [r3, #0]
 801d510:	f103 0201 	add.w	r2, r3, #1
 801d514:	683b      	ldr	r3, [r7, #0]
 801d516:	601a      	str	r2, [r3, #0]
 801d518:	e004      	b.n	801d524 <PWMSP001_GetPeriodReg+0x68>
    }
    else
    {
      *PeriodReg = HandlePtr->CC4yRegsPtr->PRS;
 801d51a:	687b      	ldr	r3, [r7, #4]
 801d51c:	699b      	ldr	r3, [r3, #24]
 801d51e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801d520:	683b      	ldr	r3, [r7, #0]
 801d522:	601a      	str	r2, [r3, #0]
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801d524:	f04f 0300 	mov.w	r3, #0
 801d528:	60fb      	str	r3, [r7, #12]
  }
  return Status;
 801d52a:	68fb      	ldr	r3, [r7, #12]
}
 801d52c:	4618      	mov	r0, r3
 801d52e:	f107 0714 	add.w	r7, r7, #20
 801d532:	46bd      	mov	sp, r7
 801d534:	bc80      	pop	{r7}
 801d536:	4770      	bx	lr

0801d538 <PWMSP001_SWRequestShadowTransfer>:
 */
status_t PWMSP001_SWRequestShadowTransfer
(
    const PWMSP001_HandleType* HandlePtr
)
{
 801d538:	b490      	push	{r4, r7}
 801d53a:	b086      	sub	sp, #24
 801d53c:	af00      	add	r7, sp, #0
 801d53e:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d540:	f04f 0301 	mov.w	r3, #1
 801d544:	617b      	str	r3, [r7, #20]
  uint32_t Temp1;
  uint32_t Temp2;
  uint32_t Temp3;

  /*<<<DD_PWMSP001_API_10_1>>>*/
  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801d546:	687b      	ldr	r3, [r7, #4]
 801d548:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d54a:	781b      	ldrb	r3, [r3, #0]
 801d54c:	2b00      	cmp	r3, #0
 801d54e:	d038      	beq.n	801d5c2 <PWMSP001_SWRequestShadowTransfer+0x8a>
  }
  /*<<<DD_PWMSP001_API_10_2>>>*/
  else
  {
    /*Request shadow transfer for the First Slice*/
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801d550:	687b      	ldr	r3, [r7, #4]
 801d552:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d556:	2b01      	cmp	r3, #1
 801d558:	d11e      	bne.n	801d598 <PWMSP001_SWRequestShadowTransfer+0x60>
    {
      /*Request shadow transfer for the Second Slice*/
      Temp1 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4 * (uint32_t)HandlePtr->FirstSlice);
 801d55a:	687b      	ldr	r3, [r7, #4]
 801d55c:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801d560:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801d564:	613b      	str	r3, [r7, #16]
      Temp2 = (uint32_t)CCU4_GCSS_S0SE_Pos + ((uint32_t)4*(uint32_t)HandlePtr->SecondSlice);
 801d566:	687b      	ldr	r3, [r7, #4]
 801d568:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801d56c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801d570:	60fb      	str	r3, [r7, #12]
      HandlePtr->CC4yKernRegsPtr->GCSS |=  ((uint32_t)0x01 << Temp1) | ((uint32_t)0x01 << Temp2);
 801d572:	687b      	ldr	r3, [r7, #4]
 801d574:	695b      	ldr	r3, [r3, #20]
 801d576:	687a      	ldr	r2, [r7, #4]
 801d578:	6952      	ldr	r2, [r2, #20]
 801d57a:	6911      	ldr	r1, [r2, #16]
 801d57c:	693a      	ldr	r2, [r7, #16]
 801d57e:	f04f 0001 	mov.w	r0, #1
 801d582:	fa00 f002 	lsl.w	r0, r0, r2
 801d586:	68fa      	ldr	r2, [r7, #12]
 801d588:	f04f 0401 	mov.w	r4, #1
 801d58c:	fa04 f202 	lsl.w	r2, r4, r2
 801d590:	4302      	orrs	r2, r0
 801d592:	430a      	orrs	r2, r1
 801d594:	611a      	str	r2, [r3, #16]
 801d596:	e011      	b.n	801d5bc <PWMSP001_SWRequestShadowTransfer+0x84>
    }
    else
    {
      Temp3 =  (uint32_t)CCU4_GCSS_S0SE_Pos + (4U * (uint32_t)HandlePtr->FirstSlice);
 801d598:	687b      	ldr	r3, [r7, #4]
 801d59a:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 801d59e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801d5a2:	60bb      	str	r3, [r7, #8]
      HandlePtr->CC4yKernRegsPtr->GCSS |= ((uint32_t)0x01 << Temp3);
 801d5a4:	687b      	ldr	r3, [r7, #4]
 801d5a6:	695b      	ldr	r3, [r3, #20]
 801d5a8:	687a      	ldr	r2, [r7, #4]
 801d5aa:	6952      	ldr	r2, [r2, #20]
 801d5ac:	6911      	ldr	r1, [r2, #16]
 801d5ae:	68ba      	ldr	r2, [r7, #8]
 801d5b0:	f04f 0001 	mov.w	r0, #1
 801d5b4:	fa00 f202 	lsl.w	r2, r0, r2
 801d5b8:	430a      	orrs	r2, r1
 801d5ba:	611a      	str	r2, [r3, #16]
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801d5bc:	f04f 0300 	mov.w	r3, #0
 801d5c0:	617b      	str	r3, [r7, #20]
  }
  return Status;
 801d5c2:	697b      	ldr	r3, [r7, #20]
}
 801d5c4:	4618      	mov	r0, r3
 801d5c6:	f107 0718 	add.w	r7, r7, #24
 801d5ca:	46bd      	mov	sp, r7
 801d5cc:	bc90      	pop	{r4, r7}
 801d5ce:	4770      	bx	lr

0801d5d0 <PWMSP001_ResetTrapFlag>:
/*<<<DD_PWMSP001_API_13>>>*/
/*
 * This function resets the trap flag if trap condition is inactive
 */
void PWMSP001_ResetTrapFlag(const PWMSP001_HandleType* HandlePtr)
{
 801d5d0:	b480      	push	{r7}
 801d5d2:	b083      	sub	sp, #12
 801d5d4:	af00      	add	r7, sp, #0
 801d5d6:	6078      	str	r0, [r7, #4]
   if (HandlePtr->kTrapExitControl == (uint8_t)SET)
 801d5d8:	687b      	ldr	r3, [r7, #4]
 801d5da:	7cdb      	ldrb	r3, [r3, #19]
 801d5dc:	2b01      	cmp	r3, #1
 801d5de:	d118      	bne.n	801d612 <PWMSP001_ResetTrapFlag+0x42>
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->SWR, PWMSP001_EVENT2_INTERRUPT);
 801d5e0:	687b      	ldr	r3, [r7, #4]
 801d5e2:	699b      	ldr	r3, [r3, #24]
 801d5e4:	687a      	ldr	r2, [r7, #4]
 801d5e6:	6992      	ldr	r2, [r2, #24]
 801d5e8:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 801d5ec:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801d5f0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801d5f4:	687b      	ldr	r3, [r7, #4]
 801d5f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d5fa:	2b01      	cmp	r3, #1
 801d5fc:	d109      	bne.n	801d612 <PWMSP001_ResetTrapFlag+0x42>
      {
        SET_BIT(HandlePtr->CC4yRegs1Ptr->SWR, PWMSP001_EVENT2_INTERRUPT);
 801d5fe:	687b      	ldr	r3, [r7, #4]
 801d600:	69db      	ldr	r3, [r3, #28]
 801d602:	687a      	ldr	r2, [r7, #4]
 801d604:	69d2      	ldr	r2, [r2, #28]
 801d606:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 801d60a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801d60e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      }
    }
    SET_BIT(HandlePtr->CC4yRegsPtr->SWR, PWMSP001_TRAP_FLAG_CLEAR);
 801d612:	687b      	ldr	r3, [r7, #4]
 801d614:	699b      	ldr	r3, [r3, #24]
 801d616:	687a      	ldr	r2, [r7, #4]
 801d618:	6992      	ldr	r2, [r2, #24]
 801d61a:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 801d61e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801d622:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    if (HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801d626:	687b      	ldr	r3, [r7, #4]
 801d628:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d62c:	2b01      	cmp	r3, #1
 801d62e:	d109      	bne.n	801d644 <PWMSP001_ResetTrapFlag+0x74>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->SWR, PWMSP001_TRAP_FLAG_CLEAR);
 801d630:	687b      	ldr	r3, [r7, #4]
 801d632:	69db      	ldr	r3, [r3, #28]
 801d634:	687a      	ldr	r2, [r7, #4]
 801d636:	69d2      	ldr	r2, [r2, #28]
 801d638:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 801d63c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801d640:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    }
}
 801d644:	f107 070c 	add.w	r7, r7, #12
 801d648:	46bd      	mov	sp, r7
 801d64a:	bc80      	pop	{r7}
 801d64c:	4770      	bx	lr
 801d64e:	bf00      	nop

0801d650 <PWMSP001_lConfigureSecondSlice>:
/*
 * This function configures second slice.
 */

void PWMSP001_lConfigureSecondSlice(const PWMSP001_HandleType* HandlePtr)
{
 801d650:	b490      	push	{r4, r7}
 801d652:	b082      	sub	sp, #8
 801d654:	af00      	add	r7, sp, #0
 801d656:	6078      	str	r0, [r7, #4]
  HandlePtr->CC4yRegs1Ptr->TCCLR = PWMSP001_SLICE_CLEAR;
 801d658:	687b      	ldr	r3, [r7, #4]
 801d65a:	69db      	ldr	r3, [r3, #28]
 801d65c:	f04f 0207 	mov.w	r2, #7
 801d660:	611a      	str	r2, [r3, #16]

  /*Set period and compare values for second slice*/
  HandlePtr->CC4yRegs1Ptr->PRS = (uint32_t)((HandlePtr->kPeriodVal & 0xFFFF0000U)
 801d662:	687b      	ldr	r3, [r7, #4]
 801d664:	69db      	ldr	r3, [r3, #28]
 801d666:	687a      	ldr	r2, [r7, #4]
 801d668:	6a92      	ldr	r2, [r2, #40]	; 0x28
 801d66a:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801d66e:	635a      	str	r2, [r3, #52]	; 0x34
      >> 16U);
  HandlePtr->CC4yRegs1Ptr->CRS =(uint32_t)((HandlePtr->kCompareValue & 0xFFFF0000U)
 801d670:	687b      	ldr	r3, [r7, #4]
 801d672:	69db      	ldr	r3, [r3, #28]
 801d674:	687a      	ldr	r2, [r7, #4]
 801d676:	6892      	ldr	r2, [r2, #8]
 801d678:	ea4f 4212 	mov.w	r2, r2, lsr #16
 801d67c:	63da      	str	r2, [r3, #60]	; 0x3c
      >> 16U);

  HandlePtr->CC4yRegs1Ptr->CMC |= ((uint32_t)0x01 << (uint32_t)CCU4_CC4_CMC_TCE_Pos);
 801d67e:	687b      	ldr	r3, [r7, #4]
 801d680:	69db      	ldr	r3, [r3, #28]
 801d682:	687a      	ldr	r2, [r7, #4]
 801d684:	69d2      	ldr	r2, [r2, #28]
 801d686:	6852      	ldr	r2, [r2, #4]
 801d688:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 801d68c:	605a      	str	r2, [r3, #4]

  /*<<<DD_PWMSP001_nonAPI_1_3>>>*/
  if (HandlePtr->kExtStopTrig == (uint8_t)SET)
 801d68e:	687b      	ldr	r3, [r7, #4]
 801d690:	7bdb      	ldrb	r3, [r3, #15]
 801d692:	2b01      	cmp	r3, #1
 801d694:	d127      	bne.n	801d6e6 <PWMSP001_lConfigureSecondSlice+0x96>
  {
    HandlePtr->CC4yRegs1Ptr->INS &=(uint32_t) ~(CCU4_CC4_INS_EV1EM_Msk | (uint32_t)CCU4_CC4_INS_LPF1M_Msk);
 801d696:	687b      	ldr	r3, [r7, #4]
 801d698:	69da      	ldr	r2, [r3, #28]
 801d69a:	687b      	ldr	r3, [r7, #4]
 801d69c:	69db      	ldr	r3, [r3, #28]
 801d69e:	681b      	ldr	r3, [r3, #0]
 801d6a0:	f023 53c0 	bic.w	r3, r3, #402653184	; 0x18000000
 801d6a4:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 801d6a8:	6013      	str	r3, [r2, #0]
    HandlePtr->CC4yRegs1Ptr->CMC &=(uint32_t) ~(CCU4_CC4_CMC_ENDS_Msk);
 801d6aa:	687b      	ldr	r3, [r7, #4]
 801d6ac:	69db      	ldr	r3, [r3, #28]
 801d6ae:	687a      	ldr	r2, [r7, #4]
 801d6b0:	69d2      	ldr	r2, [r2, #28]
 801d6b2:	6852      	ldr	r2, [r2, #4]
 801d6b4:	f022 020c 	bic.w	r2, r2, #12
 801d6b8:	605a      	str	r2, [r3, #4]
    HandlePtr->CC4yRegs1Ptr->INS |=(uint32_t)((((uint32_t)HandlePtr->kStopEdge  <<   \
 801d6ba:	687b      	ldr	r3, [r7, #4]
 801d6bc:	69db      	ldr	r3, [r3, #28]
 801d6be:	687a      	ldr	r2, [r7, #4]
 801d6c0:	69d2      	ldr	r2, [r2, #28]
 801d6c2:	6811      	ldr	r1, [r2, #0]
 801d6c4:	687a      	ldr	r2, [r7, #4]
 801d6c6:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 801d6ca:	ea4f 4282 	mov.w	r2, r2, lsl #18
 801d6ce:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 801d6d2:	430a      	orrs	r2, r1
 801d6d4:	601a      	str	r2, [r3, #0]
      (uint32_t)CCU4_CC4_INS_EV1EM_Pos)& (uint32_t)CCU4_CC4_INS_EV1EM_Msk) | \
	    (((uint32_t)PWMSP001_LPF << (uint32_t)CCU4_CC4_INS_LPF1M_Pos)& \
		  (uint32_t)CCU4_CC4_INS_LPF1M_Msk));
    HandlePtr->CC4yRegs1Ptr->CMC |= (((uint32_t)PWMSP001_EVENT_1  <<  \
 801d6d6:	687b      	ldr	r3, [r7, #4]
 801d6d8:	69db      	ldr	r3, [r3, #28]
 801d6da:	687a      	ldr	r2, [r7, #4]
 801d6dc:	69d2      	ldr	r2, [r2, #28]
 801d6de:	6852      	ldr	r2, [r2, #4]
 801d6e0:	f042 0208 	orr.w	r2, r2, #8
 801d6e4:	605a      	str	r2, [r3, #4]
      (uint32_t)CCU4_CC4_CMC_ENDS_Pos)& (uint32_t)CCU4_CC4_CMC_ENDS_Msk);
  }/*End of if (HandlePtr->kExtStopTrig == SET)*/

  /*<<<DD_PWMSP001_nonAPI_1_4>>>*/
  if (HandlePtr->kTrapEnable == (uint8_t)SET)
 801d6e6:	687b      	ldr	r3, [r7, #4]
 801d6e8:	7c5b      	ldrb	r3, [r3, #17]
 801d6ea:	2b01      	cmp	r3, #1
 801d6ec:	d126      	bne.n	801d73c <PWMSP001_lConfigureSecondSlice+0xec>
  {
    HandlePtr->CC4yRegs1Ptr -> INS &=(uint32_t) ~(CCU4_CC4_INS_EV2EM_Msk | CCU4_CC4_INS_EV2LM_Msk 
 801d6ee:	687b      	ldr	r3, [r7, #4]
 801d6f0:	69da      	ldr	r2, [r3, #28]
 801d6f2:	687b      	ldr	r3, [r7, #4]
 801d6f4:	69db      	ldr	r3, [r3, #28]
 801d6f6:	681b      	ldr	r3, [r3, #0]
 801d6f8:	f023 43c2 	bic.w	r3, r3, #1627389952	; 0x61000000
 801d6fc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 801d700:	6013      	str	r3, [r2, #0]
        | CCU4_CC4_INS_LPF2M_Msk);
    HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_TS_Msk);
 801d702:	687b      	ldr	r3, [r7, #4]
 801d704:	69db      	ldr	r3, [r3, #28]
 801d706:	687a      	ldr	r2, [r7, #4]
 801d708:	69d2      	ldr	r2, [r2, #28]
 801d70a:	6852      	ldr	r2, [r2, #4]
 801d70c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 801d710:	605a      	str	r2, [r3, #4]
    HandlePtr->CC4yRegs1Ptr -> INS |= (uint32_t) \
 801d712:	687b      	ldr	r3, [r7, #4]
 801d714:	69db      	ldr	r3, [r3, #28]
 801d716:	687a      	ldr	r2, [r7, #4]
 801d718:	69d2      	ldr	r2, [r2, #28]
 801d71a:	6811      	ldr	r1, [r2, #0]
        ((((uint32_t)0x00 << CCU4_CC4_INS_EV2EM_Pos)& (uint32_t)CCU4_CC4_INS_EV2EM_Msk) | \
            ((((uint32_t)HandlePtr->kTrapLevel  <<	\
 801d71c:	687a      	ldr	r2, [r7, #4]
 801d71e:	7812      	ldrb	r2, [r2, #0]
 801d720:	ea4f 6202 	mov.w	r2, r2, lsl #24
  if (HandlePtr->kTrapEnable == (uint8_t)SET)
  {
    HandlePtr->CC4yRegs1Ptr -> INS &=(uint32_t) ~(CCU4_CC4_INS_EV2EM_Msk | CCU4_CC4_INS_EV2LM_Msk 
        | CCU4_CC4_INS_LPF2M_Msk);
    HandlePtr->CC4yRegs1Ptr->CMC &= (uint32_t)~(CCU4_CC4_CMC_TS_Msk);
    HandlePtr->CC4yRegs1Ptr -> INS |= (uint32_t) \
 801d724:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
 801d728:	430a      	orrs	r2, r1
 801d72a:	601a      	str	r2, [r3, #0]
        ((((uint32_t)0x00 << CCU4_CC4_INS_EV2EM_Pos)& (uint32_t)CCU4_CC4_INS_EV2EM_Msk) | \
            ((((uint32_t)HandlePtr->kTrapLevel  <<	\
                CCU4_CC4_INS_EV2LM_Pos)& (uint32_t)CCU4_CC4_INS_EV2LM_Msk) | (((uint32_t)0x00  << \
                    CCU4_CC4_INS_LPF2M_Pos)& (uint32_t)CCU4_CC4_INS_LPF2M_Msk)));
    HandlePtr->CC4yRegs1Ptr->CMC |= ((uint32_t)0x01 << (uint32_t)CCU4_CC4_CMC_TS_Pos);
 801d72c:	687b      	ldr	r3, [r7, #4]
 801d72e:	69db      	ldr	r3, [r3, #28]
 801d730:	687a      	ldr	r2, [r7, #4]
 801d732:	69d2      	ldr	r2, [r2, #28]
 801d734:	6852      	ldr	r2, [r2, #4]
 801d736:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 801d73a:	605a      	str	r2, [r3, #4]
  }/*End of if (HandlePtr->kTrapEnable == SET)*/

  HandlePtr->CC4yRegs1Ptr->TC &=(uint32_t) ~(CCU4_CC4_TC_TCM_Msk | CCU4_CC4_TC_TSSM_Msk
 801d73c:	687b      	ldr	r3, [r7, #4]
 801d73e:	69da      	ldr	r2, [r3, #28]
 801d740:	687b      	ldr	r3, [r7, #4]
 801d742:	69db      	ldr	r3, [r3, #28]
 801d744:	695b      	ldr	r3, [r3, #20]
 801d746:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 801d74a:	f023 030b 	bic.w	r3, r3, #11
 801d74e:	6153      	str	r3, [r2, #20]
      | CCU4_CC4_TC_CMOD_Msk | CCU4_CC4_TC_STRM_Msk | CCU4_CC4_TC_ENDM_Msk
      | CCU4_CC4_TC_DITHE_Msk);
  HandlePtr->CC4yRegs1Ptr->TC =	(((uint32_t)HandlePtr->CountingModeType  << \
 801d750:	687b      	ldr	r3, [r7, #4]
 801d752:	69db      	ldr	r3, [r3, #28]
 801d754:	687a      	ldr	r2, [r7, #4]
 801d756:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
    (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|	\
 801d75a:	f002 0101 	and.w	r1, r2, #1
      (((uint32_t)HandlePtr->kTimerMode  << (uint32_t)CCU4_CC4_TC_TSSM_Pos)& \
 801d75e:	687a      	ldr	r2, [r7, #4]
 801d760:	7b12      	ldrb	r2, [r2, #12]
 801d762:	ea4f 0242 	mov.w	r2, r2, lsl #1
 801d766:	f002 0202 	and.w	r2, r2, #2
	    (uint32_t)CCU4_CC4_TC_TSSM_Msk)|(((uint32_t)PWMSP001_COMPARE_MODE  << \
 801d76a:	4311      	orrs	r1, r2
		  (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
 801d76c:	687a      	ldr	r2, [r7, #4]
 801d76e:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 801d772:	ea4f 2282 	mov.w	r2, r2, lsl #10
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
 801d776:	f402 6280 	and.w	r2, r2, #1024	; 0x400
      | CCU4_CC4_TC_DITHE_Msk);
  HandlePtr->CC4yRegs1Ptr->TC =	(((uint32_t)HandlePtr->CountingModeType  << \
    (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|	\
      (((uint32_t)HandlePtr->kTimerMode  << (uint32_t)CCU4_CC4_TC_TSSM_Pos)& \
	    (uint32_t)CCU4_CC4_TC_TSSM_Msk)|(((uint32_t)PWMSP001_COMPARE_MODE  << \
		  (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
 801d77a:	4311      	orrs	r1, r2
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
 801d77c:	687a      	ldr	r2, [r7, #4]
 801d77e:	f892 2035 	ldrb.w	r2, [r2, #53]	; 0x35
 801d782:	ea4f 2202 	mov.w	r2, r2, lsl #8
                (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);
 801d786:	f402 7240 	and.w	r2, r2, #768	; 0x300
    (uint32_t)CCU4_CC4_TC_TCM_Pos)& (uint32_t)CCU4_CC4_TC_TCM_Msk)|	\
      (((uint32_t)HandlePtr->kTimerMode  << (uint32_t)CCU4_CC4_TC_TSSM_Pos)& \
	    (uint32_t)CCU4_CC4_TC_TSSM_Msk)|(((uint32_t)PWMSP001_COMPARE_MODE  << \
		  (uint32_t)CCU4_CC4_TC_CMOD_Pos)& (uint32_t)CCU4_CC4_TC_CMOD_Msk)| \
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
 801d78a:	430a      	orrs	r2, r1
  }/*End of if (HandlePtr->kTrapEnable == SET)*/

  HandlePtr->CC4yRegs1Ptr->TC &=(uint32_t) ~(CCU4_CC4_TC_TCM_Msk | CCU4_CC4_TC_TSSM_Msk
      | CCU4_CC4_TC_CMOD_Msk | CCU4_CC4_TC_STRM_Msk | CCU4_CC4_TC_ENDM_Msk
      | CCU4_CC4_TC_DITHE_Msk);
  HandlePtr->CC4yRegs1Ptr->TC =	(((uint32_t)HandlePtr->CountingModeType  << \
 801d78c:	615a      	str	r2, [r3, #20]
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
                (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);

  /*<<<DD_PWMSP001_API_non1_5>>>*/
  HandlePtr->CC4yRegs1Ptr->TC |= ((uint32_t)HandlePtr->kDitherSetting << (uint32_t)CCU4_CC4_TC_DITHE_Pos)\
 801d78e:	687b      	ldr	r3, [r7, #4]
 801d790:	69db      	ldr	r3, [r3, #28]
 801d792:	687a      	ldr	r2, [r7, #4]
 801d794:	69d2      	ldr	r2, [r2, #28]
 801d796:	6951      	ldr	r1, [r2, #20]
 801d798:	687a      	ldr	r2, [r7, #4]
 801d79a:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 801d79e:	ea4f 3242 	mov.w	r2, r2, lsl #13
    &(uint32_t)CCU4_CC4_TC_DITHE_Msk;
 801d7a2:	f402 42c0 	and.w	r2, r2, #24576	; 0x6000
            (((uint32_t)HandlePtr->ExtStartConfigType << (uint32_t)CCU4_CC4_TC_STRM_Pos)\
			  &(uint32_t)CCU4_CC4_TC_STRM_Msk)| (((uint32_t)HandlePtr->ExtStopConfigType <<	\
                (uint32_t)CCU4_CC4_TC_ENDM_Pos)& (uint32_t)CCU4_CC4_TC_ENDM_Msk);

  /*<<<DD_PWMSP001_API_non1_5>>>*/
  HandlePtr->CC4yRegs1Ptr->TC |= ((uint32_t)HandlePtr->kDitherSetting << (uint32_t)CCU4_CC4_TC_DITHE_Pos)\
 801d7a6:	430a      	orrs	r2, r1
 801d7a8:	615a      	str	r2, [r3, #20]
    &(uint32_t)CCU4_CC4_TC_DITHE_Msk;
  WR_REG(HandlePtr->CC4yRegs1Ptr->DITS, (uint32_t)CCU4_CC4_DITS_DCVS_Msk, \
 801d7aa:	687b      	ldr	r3, [r7, #4]
 801d7ac:	69db      	ldr	r3, [r3, #28]
 801d7ae:	687a      	ldr	r2, [r7, #4]
 801d7b0:	7b52      	ldrb	r2, [r2, #13]
 801d7b2:	f002 010f 	and.w	r1, r2, #15
 801d7b6:	687a      	ldr	r2, [r7, #4]
 801d7b8:	69d2      	ldr	r2, [r2, #28]
 801d7ba:	6a12      	ldr	r2, [r2, #32]
 801d7bc:	f022 020f 	bic.w	r2, r2, #15
 801d7c0:	430a      	orrs	r2, r1
 801d7c2:	621a      	str	r2, [r3, #32]
    (uint32_t)CCU4_CC4_DITS_DCVS_Pos, HandlePtr->kDitherCompare);

  /*<<<DD_PWMSP001_API_non1_6>>>*/
  WR_REG(HandlePtr->CC4yRegs1Ptr->TC, (uint32_t)CCU4_CC4_TC_TRPSE_Msk,
 801d7c4:	687b      	ldr	r3, [r7, #4]
 801d7c6:	69db      	ldr	r3, [r3, #28]
 801d7c8:	687a      	ldr	r2, [r7, #4]
 801d7ca:	7c92      	ldrb	r2, [r2, #18]
 801d7cc:	ea4f 5242 	mov.w	r2, r2, lsl #21
 801d7d0:	f402 1100 	and.w	r1, r2, #2097152	; 0x200000
 801d7d4:	687a      	ldr	r2, [r7, #4]
 801d7d6:	69d2      	ldr	r2, [r2, #28]
 801d7d8:	6952      	ldr	r2, [r2, #20]
 801d7da:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 801d7de:	430a      	orrs	r2, r1
 801d7e0:	615a      	str	r2, [r3, #20]
      (uint32_t)CCU4_CC4_TC_TRPSE_Pos, HandlePtr->kTrapSync);

  WR_REG(HandlePtr->CC4yRegs1Ptr->TC, (uint32_t)CCU4_CC4_TC_TRPSW_Msk,
 801d7e2:	687b      	ldr	r3, [r7, #4]
 801d7e4:	69db      	ldr	r3, [r3, #28]
 801d7e6:	687a      	ldr	r2, [r7, #4]
 801d7e8:	7cd2      	ldrb	r2, [r2, #19]
 801d7ea:	ea4f 5282 	mov.w	r2, r2, lsl #22
 801d7ee:	f402 0180 	and.w	r1, r2, #4194304	; 0x400000
 801d7f2:	687a      	ldr	r2, [r7, #4]
 801d7f4:	69d2      	ldr	r2, [r2, #28]
 801d7f6:	6952      	ldr	r2, [r2, #20]
 801d7f8:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 801d7fc:	430a      	orrs	r2, r1
 801d7fe:	615a      	str	r2, [r3, #20]
      (uint32_t)CCU4_CC4_TC_TRPSW_Pos, HandlePtr->kTrapExitControl);

  WR_REG(HandlePtr->CC4yRegs1Ptr->TC, (uint32_t)CCU4_CC4_TC_TRAPE_Msk,\
 801d800:	687b      	ldr	r3, [r7, #4]
 801d802:	69db      	ldr	r3, [r3, #28]
 801d804:	687a      	ldr	r2, [r7, #4]
 801d806:	7c52      	ldrb	r2, [r2, #17]
 801d808:	ea4f 4242 	mov.w	r2, r2, lsl #17
 801d80c:	f402 3100 	and.w	r1, r2, #131072	; 0x20000
 801d810:	687a      	ldr	r2, [r7, #4]
 801d812:	69d2      	ldr	r2, [r2, #28]
 801d814:	6952      	ldr	r2, [r2, #20]
 801d816:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 801d81a:	430a      	orrs	r2, r1
 801d81c:	615a      	str	r2, [r3, #20]
	  (uint32_t)CCU4_CC4_TC_TRAPE_Pos, HandlePtr->kTrapEnable);
  
  WR_REG(HandlePtr->CC4yRegs1Ptr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk, 
 801d81e:	687b      	ldr	r3, [r7, #4]
 801d820:	69db      	ldr	r3, [r3, #28]
 801d822:	687a      	ldr	r2, [r7, #4]
 801d824:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 801d828:	f002 010f 	and.w	r1, r2, #15
 801d82c:	687a      	ldr	r2, [r7, #4]
 801d82e:	69d2      	ldr	r2, [r2, #28]
 801d830:	6a52      	ldr	r2, [r2, #36]	; 0x24
 801d832:	f022 020f 	bic.w	r2, r2, #15
 801d836:	430a      	orrs	r2, r1
 801d838:	625a      	str	r2, [r3, #36]	; 0x24
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;
 801d83a:	687b      	ldr	r3, [r7, #4]
 801d83c:	69db      	ldr	r3, [r3, #28]
 801d83e:	687a      	ldr	r2, [r7, #4]
 801d840:	7c12      	ldrb	r2, [r2, #16]
 801d842:	619a      	str	r2, [r3, #24]

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
 801d844:	687b      	ldr	r3, [r7, #4]
 801d846:	695b      	ldr	r3, [r3, #20]
 801d848:	687a      	ldr	r2, [r7, #4]
 801d84a:	6952      	ldr	r2, [r2, #20]
 801d84c:	6911      	ldr	r1, [r2, #16]
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
 801d84e:	687a      	ldr	r2, [r7, #4]
 801d850:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 801d854:	ea4f 0282 	mov.w	r2, r2, lsl #2
  WR_REG(HandlePtr->CC4yRegs1Ptr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk, 
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
 801d858:	f04f 0001 	mov.w	r0, #1
 801d85c:	fa00 f002 	lsl.w	r0, r0, r2
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
 801d860:	687a      	ldr	r2, [r7, #4]
 801d862:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
 801d866:	ea4f 0282 	mov.w	r2, r2, lsl #2
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
 801d86a:	f102 0201 	add.w	r2, r2, #1

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
 801d86e:	f04f 0401 	mov.w	r4, #1
 801d872:	fa04 f202 	lsl.w	r2, r4, r2
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
 801d876:	4310      	orrs	r0, r2
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
		    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)2)));
 801d878:	687a      	ldr	r2, [r7, #4]
 801d87a:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
 801d87e:	ea4f 0282 	mov.w	r2, r2, lsl #2
		    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)2)));
 801d882:	f102 0202 	add.w	r2, r2, #2

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
 801d886:	f04f 0401 	mov.w	r4, #1
 801d88a:	fa04 f202 	lsl.w	r2, r4, r2
  WR_REG(HandlePtr->CC4yRegs1Ptr->PSC, (uint32_t)CCU4_CC4_PSC_PSIV_Msk, 
      (uint32_t)CCU4_CC4_PSC_PSIV_Pos, HandlePtr->kCCUPrescalar);

  HandlePtr->CC4yRegs1Ptr->PSL = HandlePtr->kPassiveLevel;

  HandlePtr->CC4yKernRegsPtr->GCSS |= (uint32_t)(((uint32_t)0x01 <<	\
 801d88e:	4302      	orrs	r2, r0
 801d890:	430a      	orrs	r2, r1
 801d892:	611a      	str	r2, [r3, #16]
      ((uint32_t)4 * (uint32_t)HandlePtr->SecondSlice)) |	\
      ((uint32_t)0x01 << (((uint32_t)4 * \
	    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)1)) |\
          (uint32_t)((uint32_t)0x01 << (((uint32_t)4 * \
		    (uint32_t)HandlePtr->SecondSlice) + (uint32_t)2)));
}
 801d894:	f107 0708 	add.w	r7, r7, #8
 801d898:	46bd      	mov	sp, r7
 801d89a:	bc90      	pop	{r4, r7}
 801d89c:	4770      	bx	lr
 801d89e:	bf00      	nop

0801d8a0 <PWMSP001_EnableEvent>:
status_t PWMSP001_EnableEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
 801d8a0:	b480      	push	{r7}
 801d8a2:	b085      	sub	sp, #20
 801d8a4:	af00      	add	r7, sp, #0
 801d8a6:	6078      	str	r0, [r7, #4]
 801d8a8:	460b      	mov	r3, r1
 801d8aa:	70fb      	strb	r3, [r7, #3]
  status_t Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d8ac:	f04f 0301 	mov.w	r3, #1
 801d8b0:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801d8b2:	687b      	ldr	r3, [r7, #4]
 801d8b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d8b6:	781b      	ldrb	r3, [r3, #0]
 801d8b8:	2b00      	cmp	r3, #0
 801d8ba:	d103      	bne.n	801d8c4 <PWMSP001_EnableEvent+0x24>
  {
    Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d8bc:	f04f 0301 	mov.w	r3, #1
 801d8c0:	60fb      	str	r3, [r7, #12]
 801d8c2:	e024      	b.n	801d90e <PWMSP001_EnableEvent+0x6e>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801d8c4:	687b      	ldr	r3, [r7, #4]
 801d8c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d8ca:	2b01      	cmp	r3, #1
 801d8cc:	d10e      	bne.n	801d8ec <PWMSP001_EnableEvent+0x4c>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->INTE,(uint8_t) Event);
 801d8ce:	687b      	ldr	r3, [r7, #4]
 801d8d0:	69db      	ldr	r3, [r3, #28]
 801d8d2:	687a      	ldr	r2, [r7, #4]
 801d8d4:	69d2      	ldr	r2, [r2, #28]
 801d8d6:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 801d8da:	78fa      	ldrb	r2, [r7, #3]
 801d8dc:	f04f 0001 	mov.w	r0, #1
 801d8e0:	fa00 f202 	lsl.w	r2, r0, r2
 801d8e4:	430a      	orrs	r2, r1
 801d8e6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 801d8ea:	e00d      	b.n	801d908 <PWMSP001_EnableEvent+0x68>
    }
    else
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->INTE,(uint8_t) Event);
 801d8ec:	687b      	ldr	r3, [r7, #4]
 801d8ee:	699b      	ldr	r3, [r3, #24]
 801d8f0:	687a      	ldr	r2, [r7, #4]
 801d8f2:	6992      	ldr	r2, [r2, #24]
 801d8f4:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 801d8f8:	78fa      	ldrb	r2, [r7, #3]
 801d8fa:	f04f 0001 	mov.w	r0, #1
 801d8fe:	fa00 f202 	lsl.w	r2, r0, r2
 801d902:	430a      	orrs	r2, r1
 801d904:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801d908:	f04f 0300 	mov.w	r3, #0
 801d90c:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 801d90e:	68fb      	ldr	r3, [r7, #12]
}
 801d910:	4618      	mov	r0, r3
 801d912:	f107 0714 	add.w	r7, r7, #20
 801d916:	46bd      	mov	sp, r7
 801d918:	bc80      	pop	{r7}
 801d91a:	4770      	bx	lr

0801d91c <PWMSP001_DisableEvent>:
status_t PWMSP001_DisableEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
 801d91c:	b480      	push	{r7}
 801d91e:	b085      	sub	sp, #20
 801d920:	af00      	add	r7, sp, #0
 801d922:	6078      	str	r0, [r7, #4]
 801d924:	460b      	mov	r3, r1
 801d926:	70fb      	strb	r3, [r7, #3]
  status_t Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d928:	f04f 0301 	mov.w	r3, #1
 801d92c:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801d92e:	687b      	ldr	r3, [r7, #4]
 801d930:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d932:	781b      	ldrb	r3, [r3, #0]
 801d934:	2b00      	cmp	r3, #0
 801d936:	d103      	bne.n	801d940 <PWMSP001_DisableEvent+0x24>
  {
    Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d938:	f04f 0301 	mov.w	r3, #1
 801d93c:	60fb      	str	r3, [r7, #12]
 801d93e:	e028      	b.n	801d992 <PWMSP001_DisableEvent+0x76>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801d940:	687b      	ldr	r3, [r7, #4]
 801d942:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d946:	2b01      	cmp	r3, #1
 801d948:	d110      	bne.n	801d96c <PWMSP001_DisableEvent+0x50>
    {
      CLR_BIT(HandlePtr->CC4yRegs1Ptr->INTE,(uint8_t) Event);
 801d94a:	687b      	ldr	r3, [r7, #4]
 801d94c:	69db      	ldr	r3, [r3, #28]
 801d94e:	687a      	ldr	r2, [r7, #4]
 801d950:	69d2      	ldr	r2, [r2, #28]
 801d952:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 801d956:	78fa      	ldrb	r2, [r7, #3]
 801d958:	f04f 0001 	mov.w	r0, #1
 801d95c:	fa00 f202 	lsl.w	r2, r0, r2
 801d960:	ea6f 0202 	mvn.w	r2, r2
 801d964:	400a      	ands	r2, r1
 801d966:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 801d96a:	e00f      	b.n	801d98c <PWMSP001_DisableEvent+0x70>
    }
    else
    {
      CLR_BIT(HandlePtr->CC4yRegsPtr->INTE,(uint8_t) Event);
 801d96c:	687b      	ldr	r3, [r7, #4]
 801d96e:	699b      	ldr	r3, [r3, #24]
 801d970:	687a      	ldr	r2, [r7, #4]
 801d972:	6992      	ldr	r2, [r2, #24]
 801d974:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 801d978:	78fa      	ldrb	r2, [r7, #3]
 801d97a:	f04f 0001 	mov.w	r0, #1
 801d97e:	fa00 f202 	lsl.w	r2, r0, r2
 801d982:	ea6f 0202 	mvn.w	r2, r2
 801d986:	400a      	ands	r2, r1
 801d988:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801d98c:	f04f 0300 	mov.w	r3, #0
 801d990:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 801d992:	68fb      	ldr	r3, [r7, #12]
}
 801d994:	4618      	mov	r0, r3
 801d996:	f107 0714 	add.w	r7, r7, #20
 801d99a:	46bd      	mov	sp, r7
 801d99c:	bc80      	pop	{r7}
 801d99e:	4770      	bx	lr

0801d9a0 <PWMSP001_ClearPendingEvent>:
status_t PWMSP001_ClearPendingEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
 801d9a0:	b480      	push	{r7}
 801d9a2:	b085      	sub	sp, #20
 801d9a4:	af00      	add	r7, sp, #0
 801d9a6:	6078      	str	r0, [r7, #4]
 801d9a8:	460b      	mov	r3, r1
 801d9aa:	70fb      	strb	r3, [r7, #3]
  status_t Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d9ac:	f04f 0301 	mov.w	r3, #1
 801d9b0:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801d9b2:	687b      	ldr	r3, [r7, #4]
 801d9b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d9b6:	781b      	ldrb	r3, [r3, #0]
 801d9b8:	2b00      	cmp	r3, #0
 801d9ba:	d103      	bne.n	801d9c4 <PWMSP001_ClearPendingEvent+0x24>
  {
    Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801d9bc:	f04f 0301 	mov.w	r3, #1
 801d9c0:	60fb      	str	r3, [r7, #12]
 801d9c2:	e024      	b.n	801da0e <PWMSP001_ClearPendingEvent+0x6e>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801d9c4:	687b      	ldr	r3, [r7, #4]
 801d9c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d9ca:	2b01      	cmp	r3, #1
 801d9cc:	d10e      	bne.n	801d9ec <PWMSP001_ClearPendingEvent+0x4c>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->SWR,(uint8_t) Event);
 801d9ce:	687b      	ldr	r3, [r7, #4]
 801d9d0:	69db      	ldr	r3, [r3, #28]
 801d9d2:	687a      	ldr	r2, [r7, #4]
 801d9d4:	69d2      	ldr	r2, [r2, #28]
 801d9d6:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 801d9da:	78fa      	ldrb	r2, [r7, #3]
 801d9dc:	f04f 0001 	mov.w	r0, #1
 801d9e0:	fa00 f202 	lsl.w	r2, r0, r2
 801d9e4:	430a      	orrs	r2, r1
 801d9e6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 801d9ea:	e00d      	b.n	801da08 <PWMSP001_ClearPendingEvent+0x68>
    }
    else
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->SWR, (uint8_t)Event);
 801d9ec:	687b      	ldr	r3, [r7, #4]
 801d9ee:	699b      	ldr	r3, [r3, #24]
 801d9f0:	687a      	ldr	r2, [r7, #4]
 801d9f2:	6992      	ldr	r2, [r2, #24]
 801d9f4:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 801d9f8:	78fa      	ldrb	r2, [r7, #3]
 801d9fa:	f04f 0001 	mov.w	r0, #1
 801d9fe:	fa00 f202 	lsl.w	r2, r0, r2
 801da02:	430a      	orrs	r2, r1
 801da04:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801da08:	f04f 0300 	mov.w	r3, #0
 801da0c:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 801da0e:	68fb      	ldr	r3, [r7, #12]
}
 801da10:	4618      	mov	r0, r3
 801da12:	f107 0714 	add.w	r7, r7, #20
 801da16:	46bd      	mov	sp, r7
 801da18:	bc80      	pop	{r7}
 801da1a:	4770      	bx	lr

0801da1c <PWMSP001_SetPendingEvent>:
status_t PWMSP001_SetPendingEvent
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event
)
{
 801da1c:	b480      	push	{r7}
 801da1e:	b085      	sub	sp, #20
 801da20:	af00      	add	r7, sp, #0
 801da22:	6078      	str	r0, [r7, #4]
 801da24:	460b      	mov	r3, r1
 801da26:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801da28:	f04f 0301 	mov.w	r3, #1
 801da2c:	60fb      	str	r3, [r7, #12]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801da2e:	687b      	ldr	r3, [r7, #4]
 801da30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801da32:	781b      	ldrb	r3, [r3, #0]
 801da34:	2b00      	cmp	r3, #0
 801da36:	d103      	bne.n	801da40 <PWMSP001_SetPendingEvent+0x24>
  {
    Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801da38:	f04f 0301 	mov.w	r3, #1
 801da3c:	60fb      	str	r3, [r7, #12]
 801da3e:	e024      	b.n	801da8a <PWMSP001_SetPendingEvent+0x6e>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801da40:	687b      	ldr	r3, [r7, #4]
 801da42:	f893 3020 	ldrb.w	r3, [r3, #32]
 801da46:	2b01      	cmp	r3, #1
 801da48:	d10e      	bne.n	801da68 <PWMSP001_SetPendingEvent+0x4c>
    {
      SET_BIT(HandlePtr->CC4yRegs1Ptr->SWS,(uint8_t)Event);
 801da4a:	687b      	ldr	r3, [r7, #4]
 801da4c:	69db      	ldr	r3, [r3, #28]
 801da4e:	687a      	ldr	r2, [r7, #4]
 801da50:	69d2      	ldr	r2, [r2, #28]
 801da52:	f8d2 10ac 	ldr.w	r1, [r2, #172]	; 0xac
 801da56:	78fa      	ldrb	r2, [r7, #3]
 801da58:	f04f 0001 	mov.w	r0, #1
 801da5c:	fa00 f202 	lsl.w	r2, r0, r2
 801da60:	430a      	orrs	r2, r1
 801da62:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 801da66:	e00d      	b.n	801da84 <PWMSP001_SetPendingEvent+0x68>
    }
    else
    {
      SET_BIT(HandlePtr->CC4yRegsPtr->SWS, (uint8_t)Event);
 801da68:	687b      	ldr	r3, [r7, #4]
 801da6a:	699b      	ldr	r3, [r3, #24]
 801da6c:	687a      	ldr	r2, [r7, #4]
 801da6e:	6992      	ldr	r2, [r2, #24]
 801da70:	f8d2 10ac 	ldr.w	r1, [r2, #172]	; 0xac
 801da74:	78fa      	ldrb	r2, [r7, #3]
 801da76:	f04f 0001 	mov.w	r0, #1
 801da7a:	fa00 f202 	lsl.w	r2, r0, r2
 801da7e:	430a      	orrs	r2, r1
 801da80:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801da84:	f04f 0300 	mov.w	r3, #0
 801da88:	60fb      	str	r3, [r7, #12]
  }
  return (Status);
 801da8a:	68fb      	ldr	r3, [r7, #12]
}
 801da8c:	4618      	mov	r0, r3
 801da8e:	f107 0714 	add.w	r7, r7, #20
 801da92:	46bd      	mov	sp, r7
 801da94:	bc80      	pop	{r7}
 801da96:	4770      	bx	lr

0801da98 <PWMSP001_GetPendingEvent>:
(
    const PWMSP001_HandleType * HandlePtr,
    const PWMSP001_EventNameType Event,
    uint8_t*EvtStatus
)
{
 801da98:	b480      	push	{r7}
 801da9a:	b087      	sub	sp, #28
 801da9c:	af00      	add	r7, sp, #0
 801da9e:	60f8      	str	r0, [r7, #12]
 801daa0:	460b      	mov	r3, r1
 801daa2:	607a      	str	r2, [r7, #4]
 801daa4:	72fb      	strb	r3, [r7, #11]
  status_t Status = (uint32_t)PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801daa6:	f04f 0301 	mov.w	r3, #1
 801daaa:	617b      	str	r3, [r7, #20]

  if (HandlePtr->DynamicDataType->StateType == PWMSP001_UNINITIALIZED)
 801daac:	68fb      	ldr	r3, [r7, #12]
 801daae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801dab0:	781b      	ldrb	r3, [r3, #0]
 801dab2:	2b00      	cmp	r3, #0
 801dab4:	d103      	bne.n	801dabe <PWMSP001_GetPendingEvent+0x26>
  {
    Status =(uint32_t) PWMSP001_OPER_NOT_ALLOWED_ERROR;
 801dab6:	f04f 0301 	mov.w	r3, #1
 801daba:	617b      	str	r3, [r7, #20]
 801dabc:	e038      	b.n	801db30 <PWMSP001_GetPendingEvent+0x98>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, PWMSP001_STATUS_LEN, &Status);
  }
  else
  {
    if(HandlePtr->kTimerConcatenation == (uint8_t)SET)
 801dabe:	68fb      	ldr	r3, [r7, #12]
 801dac0:	f893 3020 	ldrb.w	r3, [r3, #32]
 801dac4:	2b01      	cmp	r3, #1
 801dac6:	d118      	bne.n	801dafa <PWMSP001_GetPendingEvent+0x62>
    {

      if(RD_REG(HandlePtr->CC4yRegs1Ptr->INTS, ((uint32_t)0x01 <<(uint32_t)Event), (uint32_t)Event))
 801dac8:	68fb      	ldr	r3, [r7, #12]
 801daca:	69db      	ldr	r3, [r3, #28]
 801dacc:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 801dad0:	7afb      	ldrb	r3, [r7, #11]
 801dad2:	f04f 0101 	mov.w	r1, #1
 801dad6:	fa01 f303 	lsl.w	r3, r1, r3
 801dada:	401a      	ands	r2, r3
 801dadc:	7afb      	ldrb	r3, [r7, #11]
 801dade:	fa22 f303 	lsr.w	r3, r2, r3
 801dae2:	2b00      	cmp	r3, #0
 801dae4:	d004      	beq.n	801daf0 <PWMSP001_GetPendingEvent+0x58>
	  {
	      *EvtStatus = (uint8_t)SET;
 801dae6:	687b      	ldr	r3, [r7, #4]
 801dae8:	f04f 0201 	mov.w	r2, #1
 801daec:	701a      	strb	r2, [r3, #0]
 801daee:	e01c      	b.n	801db2a <PWMSP001_GetPendingEvent+0x92>
	  }
	  else
	  {
	      *EvtStatus = (uint8_t)RESET;
 801daf0:	687b      	ldr	r3, [r7, #4]
 801daf2:	f04f 0200 	mov.w	r2, #0
 801daf6:	701a      	strb	r2, [r3, #0]
 801daf8:	e017      	b.n	801db2a <PWMSP001_GetPendingEvent+0x92>
	  }
    }
    else
    {
      if(RD_REG(HandlePtr->CC4yRegsPtr->INTS, ((uint32_t)0x01 << (uint32_t)Event),(uint32_t)Event))
 801dafa:	68fb      	ldr	r3, [r7, #12]
 801dafc:	699b      	ldr	r3, [r3, #24]
 801dafe:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 801db02:	7afb      	ldrb	r3, [r7, #11]
 801db04:	f04f 0101 	mov.w	r1, #1
 801db08:	fa01 f303 	lsl.w	r3, r1, r3
 801db0c:	401a      	ands	r2, r3
 801db0e:	7afb      	ldrb	r3, [r7, #11]
 801db10:	fa22 f303 	lsr.w	r3, r2, r3
 801db14:	2b00      	cmp	r3, #0
 801db16:	d004      	beq.n	801db22 <PWMSP001_GetPendingEvent+0x8a>
      {
        *EvtStatus = (uint8_t)SET;
 801db18:	687b      	ldr	r3, [r7, #4]
 801db1a:	f04f 0201 	mov.w	r2, #1
 801db1e:	701a      	strb	r2, [r3, #0]
 801db20:	e003      	b.n	801db2a <PWMSP001_GetPendingEvent+0x92>
      }
      else
      {
        *EvtStatus = (uint8_t)RESET;
 801db22:	687b      	ldr	r3, [r7, #4]
 801db24:	f04f 0200 	mov.w	r2, #0
 801db28:	701a      	strb	r2, [r3, #0]
      }
      /* *EvtStatus = RD_REG(HandlePtr->CC4yRegsPtr->INTS, (0x01 << (uint8_t)Event),(uint8_t) Event)\
	   ? (uint8_t)SET : (uint8_t)RESET;	*/
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 801db2a:	f04f 0300 	mov.w	r3, #0
 801db2e:	617b      	str	r3, [r7, #20]
  }
  return (Status);
 801db30:	697b      	ldr	r3, [r7, #20]
}
 801db32:	4618      	mov	r0, r3
 801db34:	f107 071c 	add.w	r7, r7, #28
 801db38:	46bd      	mov	sp, r7
 801db3a:	bc80      	pop	{r7}
 801db3c:	4770      	bx	lr
 801db3e:	bf00      	nop

0801db40 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 801db40:	b480      	push	{r7}
 801db42:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 801db44:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 801db48:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801db4c:	68db      	ldr	r3, [r3, #12]
 801db4e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801db52:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 801db56:	4618      	mov	r0, r3
 801db58:	46bd      	mov	sp, r7
 801db5a:	bc80      	pop	{r7}
 801db5c:	4770      	bx	lr
 801db5e:	bf00      	nop

0801db60 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 801db60:	b480      	push	{r7}
 801db62:	b083      	sub	sp, #12
 801db64:	af00      	add	r7, sp, #0
 801db66:	4603      	mov	r3, r0
 801db68:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 801db6a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 801db6e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801db72:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801db76:	ea4f 1252 	mov.w	r2, r2, lsr #5
 801db7a:	79f9      	ldrb	r1, [r7, #7]
 801db7c:	f001 011f 	and.w	r1, r1, #31
 801db80:	f04f 0001 	mov.w	r0, #1
 801db84:	fa00 f101 	lsl.w	r1, r0, r1
 801db88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 801db8c:	f107 070c 	add.w	r7, r7, #12
 801db90:	46bd      	mov	sp, r7
 801db92:	bc80      	pop	{r7}
 801db94:	4770      	bx	lr
 801db96:	bf00      	nop

0801db98 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 801db98:	b480      	push	{r7}
 801db9a:	b083      	sub	sp, #12
 801db9c:	af00      	add	r7, sp, #0
 801db9e:	4603      	mov	r3, r0
 801dba0:	6039      	str	r1, [r7, #0]
 801dba2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 801dba4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801dba8:	2b00      	cmp	r3, #0
 801dbaa:	da10      	bge.n	801dbce <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 801dbac:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 801dbb0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801dbb4:	79fa      	ldrb	r2, [r7, #7]
 801dbb6:	f002 020f 	and.w	r2, r2, #15
 801dbba:	f1a2 0104 	sub.w	r1, r2, #4
 801dbbe:	683a      	ldr	r2, [r7, #0]
 801dbc0:	b2d2      	uxtb	r2, r2
 801dbc2:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801dbc6:	b2d2      	uxtb	r2, r2
 801dbc8:	185b      	adds	r3, r3, r1
 801dbca:	761a      	strb	r2, [r3, #24]
 801dbcc:	e00d      	b.n	801dbea <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 801dbce:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 801dbd2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801dbd6:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801dbda:	683a      	ldr	r2, [r7, #0]
 801dbdc:	b2d2      	uxtb	r2, r2
 801dbde:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801dbe2:	b2d2      	uxtb	r2, r2
 801dbe4:	185b      	adds	r3, r3, r1
 801dbe6:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 801dbea:	f107 070c 	add.w	r7, r7, #12
 801dbee:	46bd      	mov	sp, r7
 801dbf0:	bc80      	pop	{r7}
 801dbf2:	4770      	bx	lr

0801dbf4 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 801dbf4:	b480      	push	{r7}
 801dbf6:	b089      	sub	sp, #36	; 0x24
 801dbf8:	af00      	add	r7, sp, #0
 801dbfa:	60f8      	str	r0, [r7, #12]
 801dbfc:	60b9      	str	r1, [r7, #8]
 801dbfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 801dc00:	68fb      	ldr	r3, [r7, #12]
 801dc02:	f003 0307 	and.w	r3, r3, #7
 801dc06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 801dc08:	69fb      	ldr	r3, [r7, #28]
 801dc0a:	f1c3 0307 	rsb	r3, r3, #7
 801dc0e:	2b06      	cmp	r3, #6
 801dc10:	bf28      	it	cs
 801dc12:	2306      	movcs	r3, #6
 801dc14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 801dc16:	69fb      	ldr	r3, [r7, #28]
 801dc18:	f103 0306 	add.w	r3, r3, #6
 801dc1c:	2b06      	cmp	r3, #6
 801dc1e:	d903      	bls.n	801dc28 <NVIC_EncodePriority+0x34>
 801dc20:	69fb      	ldr	r3, [r7, #28]
 801dc22:	f103 33ff 	add.w	r3, r3, #4294967295
 801dc26:	e001      	b.n	801dc2c <NVIC_EncodePriority+0x38>
 801dc28:	f04f 0300 	mov.w	r3, #0
 801dc2c:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 801dc2e:	69bb      	ldr	r3, [r7, #24]
 801dc30:	f04f 0201 	mov.w	r2, #1
 801dc34:	fa02 f303 	lsl.w	r3, r2, r3
 801dc38:	f103 33ff 	add.w	r3, r3, #4294967295
 801dc3c:	461a      	mov	r2, r3
 801dc3e:	68bb      	ldr	r3, [r7, #8]
 801dc40:	401a      	ands	r2, r3
 801dc42:	697b      	ldr	r3, [r7, #20]
 801dc44:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 801dc48:	697b      	ldr	r3, [r7, #20]
 801dc4a:	f04f 0101 	mov.w	r1, #1
 801dc4e:	fa01 f303 	lsl.w	r3, r1, r3
 801dc52:	f103 33ff 	add.w	r3, r3, #4294967295
 801dc56:	4619      	mov	r1, r3
 801dc58:	687b      	ldr	r3, [r7, #4]
 801dc5a:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 801dc5c:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 801dc5e:	4618      	mov	r0, r3
 801dc60:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801dc64:	46bd      	mov	sp, r7
 801dc66:	bc80      	pop	{r7}
 801dc68:	4770      	bx	lr
 801dc6a:	bf00      	nop

0801dc6c <NVIC_SCU001_Init>:

/*  Function to configure SCU Interrupts based on  user configuration.
 * 
 */
void NVIC_SCU001_Init()
{
 801dc6c:	b580      	push	{r7, lr}
 801dc6e:	af00      	add	r7, sp, #0
 DBG002_FUNCTION_ENTRY(APP_GID,NVIC_SCU001_FUNC_ENTRY);
  NVIC_SetPriority((IRQn_Type)0, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),63,0));
 801dc70:	f7ff ff66 	bl	801db40 <NVIC_GetPriorityGrouping>
 801dc74:	4603      	mov	r3, r0
 801dc76:	4618      	mov	r0, r3
 801dc78:	f04f 013f 	mov.w	r1, #63	; 0x3f
 801dc7c:	f04f 0200 	mov.w	r2, #0
 801dc80:	f7ff ffb8 	bl	801dbf4 <NVIC_EncodePriority>
 801dc84:	4603      	mov	r3, r0
 801dc86:	f04f 0000 	mov.w	r0, #0
 801dc8a:	4619      	mov	r1, r3
 801dc8c:	f7ff ff84 	bl	801db98 <NVIC_SetPriority>
  /* Enable Interrupt */
  NVIC_EnableIRQ((IRQn_Type)0); 
 801dc90:	f04f 0000 	mov.w	r0, #0
 801dc94:	f7ff ff64 	bl	801db60 <NVIC_EnableIRQ>
 
  DBG002_FUNCTION_EXIT(APP_GID,NVIC_SCU001_FUNC_EXIT);
}
 801dc98:	bd80      	pop	{r7, pc}
 801dc9a:	bf00      	nop

0801dc9c <NVIC_SCU001_RegisterCallback>:
(
  NVIC_SCU001_InterruptType IntID,
  NVIC_SCU001_CallbackType userFunction,
  uint32_t CbArgs
 )
{
 801dc9c:	b480      	push	{r7}
 801dc9e:	b087      	sub	sp, #28
 801dca0:	af00      	add	r7, sp, #0
 801dca2:	4603      	mov	r3, r0
 801dca4:	60b9      	str	r1, [r7, #8]
 801dca6:	607a      	str	r2, [r7, #4]
 801dca8:	73fb      	strb	r3, [r7, #15]
  /*<<<DD_NVIC_SCU001_API_2>>>*/
  NVIC_SCU001_HandleType* Handle = &NVIC_SCU001_Handle0;
 801dcaa:	f241 03f0 	movw	r3, #4336	; 0x10f0
 801dcae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801dcb2:	617b      	str	r3, [r7, #20]
  DBG002_FUNCTION_ENTRY(APP_GID,NVIC_SCU001_FUNC_ENTRY);
  Handle->SCU[IntID].CbListener = userFunction;
 801dcb4:	7bfa      	ldrb	r2, [r7, #15]
 801dcb6:	697b      	ldr	r3, [r7, #20]
 801dcb8:	68b9      	ldr	r1, [r7, #8]
 801dcba:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
  Handle->SCU[IntID].CbArg = CbArgs;
 801dcbe:	7bfb      	ldrb	r3, [r7, #15]
 801dcc0:	697a      	ldr	r2, [r7, #20]
 801dcc2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801dcc6:	18d3      	adds	r3, r2, r3
 801dcc8:	687a      	ldr	r2, [r7, #4]
 801dcca:	605a      	str	r2, [r3, #4]
   DBG002_FUNCTION_EXIT(APP_GID,NVIC_SCU001_FUNC_EXIT);
}
 801dccc:	f107 071c 	add.w	r7, r7, #28
 801dcd0:	46bd      	mov	sp, r7
 801dcd2:	bc80      	pop	{r7}
 801dcd4:	4770      	bx	lr
 801dcd6:	bf00      	nop

0801dcd8 <SCU_0_IRQHandler>:

/*  SCU Interrupt Handler.
 * 
 */
void SCU_0_IRQHandler(void)
{
 801dcd8:	b580      	push	{r7, lr}
 801dcda:	b084      	sub	sp, #16
 801dcdc:	af00      	add	r7, sp, #0
  NVIC_SCU001_CallbackType UserCallback;
  NVIC_SCU001_HandleType* Handle = &NVIC_SCU001_Handle0;
 801dcde:	f241 03f0 	movw	r3, #4336	; 0x10f0
 801dce2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801dce6:	60fb      	str	r3, [r7, #12]
  uint32_t callbackArg = 0;
 801dce8:	f04f 0300 	mov.w	r3, #0
 801dcec:	60bb      	str	r3, [r7, #8]
  uint32_t IrqActive= 0;
 801dcee:	f04f 0300 	mov.w	r3, #0
 801dcf2:	607b      	str	r3, [r7, #4]
  /* read the interrupt status Register */
  IrqActive = SCU_INTERRUPT->SRSTAT;
 801dcf4:	f244 0374 	movw	r3, #16500	; 0x4074
 801dcf8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801dcfc:	681b      	ldr	r3, [r3, #0]
 801dcfe:	607b      	str	r3, [r7, #4]
  
  
  /* WDT pre-warning Interrupt */
  if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_PRWARN_Msk, SCU_INTERRUPT_SRSTAT_PRWARN_Pos))
 801dd00:	687b      	ldr	r3, [r7, #4]
 801dd02:	f003 0301 	and.w	r3, r3, #1
 801dd06:	2b00      	cmp	r3, #0
 801dd08:	d019      	beq.n	801dd3e <SCU_0_IRQHandler+0x66>
  {
    /* run the listener function */
    if(Handle->SCU[NVIC_SCU001_PRWARN].CbListener != NULL)
 801dd0a:	68fb      	ldr	r3, [r7, #12]
 801dd0c:	681b      	ldr	r3, [r3, #0]
 801dd0e:	2b00      	cmp	r3, #0
 801dd10:	d008      	beq.n	801dd24 <SCU_0_IRQHandler+0x4c>
    {
      UserCallback = Handle->SCU[NVIC_SCU001_PRWARN].CbListener;
 801dd12:	68fb      	ldr	r3, [r7, #12]
 801dd14:	681b      	ldr	r3, [r3, #0]
 801dd16:	603b      	str	r3, [r7, #0]
      callbackArg = Handle->SCU[NVIC_SCU001_PRWARN].CbArg;
 801dd18:	68fb      	ldr	r3, [r7, #12]
 801dd1a:	685b      	ldr	r3, [r3, #4]
 801dd1c:	60bb      	str	r3, [r7, #8]
      UserCallback(callbackArg);
 801dd1e:	683b      	ldr	r3, [r7, #0]
 801dd20:	68b8      	ldr	r0, [r7, #8]
 801dd22:	4798      	blx	r3
    }
    /* clear the interrupt */
    SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_PRWARN_Msk;
 801dd24:	f244 0374 	movw	r3, #16500	; 0x4074
 801dd28:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801dd2c:	f244 0274 	movw	r2, #16500	; 0x4074
 801dd30:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801dd34:	68d2      	ldr	r2, [r2, #12]
 801dd36:	f042 0201 	orr.w	r2, r2, #1
 801dd3a:	60da      	str	r2, [r3, #12]
 801dd3c:	e211      	b.n	801e162 <SCU_0_IRQHandler+0x48a>
  }
  /* RTC Periodic Interrupt */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_PI_Msk, SCU_INTERRUPT_SRSTAT_PI_Pos))
 801dd3e:	687b      	ldr	r3, [r7, #4]
 801dd40:	f003 0302 	and.w	r3, r3, #2
 801dd44:	ea4f 0353 	mov.w	r3, r3, lsr #1
 801dd48:	2b00      	cmp	r3, #0
 801dd4a:	d019      	beq.n	801dd80 <SCU_0_IRQHandler+0xa8>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_PI].CbListener != NULL)
 801dd4c:	68fb      	ldr	r3, [r7, #12]
 801dd4e:	689b      	ldr	r3, [r3, #8]
 801dd50:	2b00      	cmp	r3, #0
 801dd52:	d008      	beq.n	801dd66 <SCU_0_IRQHandler+0x8e>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_PI].CbListener;
 801dd54:	68fb      	ldr	r3, [r7, #12]
 801dd56:	689b      	ldr	r3, [r3, #8]
 801dd58:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_PI].CbArg;
 801dd5a:	68fb      	ldr	r3, [r7, #12]
 801dd5c:	68db      	ldr	r3, [r3, #12]
 801dd5e:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801dd60:	683b      	ldr	r3, [r7, #0]
 801dd62:	68b8      	ldr	r0, [r7, #8]
 801dd64:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_PI_Msk;
 801dd66:	f244 0374 	movw	r3, #16500	; 0x4074
 801dd6a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801dd6e:	f244 0274 	movw	r2, #16500	; 0x4074
 801dd72:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801dd76:	68d2      	ldr	r2, [r2, #12]
 801dd78:	f042 0202 	orr.w	r2, r2, #2
 801dd7c:	60da      	str	r2, [r3, #12]
 801dd7e:	e1f0      	b.n	801e162 <SCU_0_IRQHandler+0x48a>
  }
  /* RTC Alarm Interrupt  */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_AI_Msk, SCU_INTERRUPT_SRSTAT_AI_Pos))
 801dd80:	687b      	ldr	r3, [r7, #4]
 801dd82:	f003 0304 	and.w	r3, r3, #4
 801dd86:	ea4f 0393 	mov.w	r3, r3, lsr #2
 801dd8a:	2b00      	cmp	r3, #0
 801dd8c:	d019      	beq.n	801ddc2 <SCU_0_IRQHandler+0xea>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_AI].CbListener != NULL)
 801dd8e:	68fb      	ldr	r3, [r7, #12]
 801dd90:	691b      	ldr	r3, [r3, #16]
 801dd92:	2b00      	cmp	r3, #0
 801dd94:	d008      	beq.n	801dda8 <SCU_0_IRQHandler+0xd0>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_AI].CbListener;
 801dd96:	68fb      	ldr	r3, [r7, #12]
 801dd98:	691b      	ldr	r3, [r3, #16]
 801dd9a:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_AI].CbArg;
 801dd9c:	68fb      	ldr	r3, [r7, #12]
 801dd9e:	695b      	ldr	r3, [r3, #20]
 801dda0:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801dda2:	683b      	ldr	r3, [r7, #0]
 801dda4:	68b8      	ldr	r0, [r7, #8]
 801dda6:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_AI_Msk;
 801dda8:	f244 0374 	movw	r3, #16500	; 0x4074
 801ddac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ddb0:	f244 0274 	movw	r2, #16500	; 0x4074
 801ddb4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801ddb8:	68d2      	ldr	r2, [r2, #12]
 801ddba:	f042 0204 	orr.w	r2, r2, #4
 801ddbe:	60da      	str	r2, [r3, #12]
 801ddc0:	e1cf      	b.n	801e162 <SCU_0_IRQHandler+0x48a>
  }
  /* DLR Request Overrun Interrupt  */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_DLROVR_Msk, SCU_INTERRUPT_SRSTAT_DLROVR_Pos))
 801ddc2:	687b      	ldr	r3, [r7, #4]
 801ddc4:	f003 0308 	and.w	r3, r3, #8
 801ddc8:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801ddcc:	2b00      	cmp	r3, #0
 801ddce:	d019      	beq.n	801de04 <SCU_0_IRQHandler+0x12c>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_DLROVR].CbListener != NULL)
 801ddd0:	68fb      	ldr	r3, [r7, #12]
 801ddd2:	699b      	ldr	r3, [r3, #24]
 801ddd4:	2b00      	cmp	r3, #0
 801ddd6:	d008      	beq.n	801ddea <SCU_0_IRQHandler+0x112>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_DLROVR].CbListener;
 801ddd8:	68fb      	ldr	r3, [r7, #12]
 801ddda:	699b      	ldr	r3, [r3, #24]
 801dddc:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_DLROVR].CbArg;
 801ddde:	68fb      	ldr	r3, [r7, #12]
 801dde0:	69db      	ldr	r3, [r3, #28]
 801dde2:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801dde4:	683b      	ldr	r3, [r7, #0]
 801dde6:	68b8      	ldr	r0, [r7, #8]
 801dde8:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_DLROVR_Msk;
 801ddea:	f244 0374 	movw	r3, #16500	; 0x4074
 801ddee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801ddf2:	f244 0274 	movw	r2, #16500	; 0x4074
 801ddf6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801ddfa:	68d2      	ldr	r2, [r2, #12]
 801ddfc:	f042 0208 	orr.w	r2, r2, #8
 801de00:	60da      	str	r2, [r3, #12]
 801de02:	e1ae      	b.n	801e162 <SCU_0_IRQHandler+0x48a>
  }
  /* HDSTAT Mirror Register Update Status  */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_HDSTAT_Msk, SCU_INTERRUPT_SRSTAT_HDSTAT_Pos))
 801de04:	687b      	ldr	r3, [r7, #4]
 801de06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801de0a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 801de0e:	2b00      	cmp	r3, #0
 801de10:	d019      	beq.n	801de46 <SCU_0_IRQHandler+0x16e>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_HDSTAT].CbListener != NULL)
 801de12:	68fb      	ldr	r3, [r7, #12]
 801de14:	6a1b      	ldr	r3, [r3, #32]
 801de16:	2b00      	cmp	r3, #0
 801de18:	d008      	beq.n	801de2c <SCU_0_IRQHandler+0x154>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_HDSTAT].CbListener;
 801de1a:	68fb      	ldr	r3, [r7, #12]
 801de1c:	6a1b      	ldr	r3, [r3, #32]
 801de1e:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_HDSTAT].CbArg;
 801de20:	68fb      	ldr	r3, [r7, #12]
 801de22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801de24:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801de26:	683b      	ldr	r3, [r7, #0]
 801de28:	68b8      	ldr	r0, [r7, #8]
 801de2a:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_HDSTAT_Msk;
 801de2c:	f244 0374 	movw	r3, #16500	; 0x4074
 801de30:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801de34:	f244 0274 	movw	r2, #16500	; 0x4074
 801de38:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801de3c:	68d2      	ldr	r2, [r2, #12]
 801de3e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 801de42:	60da      	str	r2, [r3, #12]
 801de44:	e18d      	b.n	801e162 <SCU_0_IRQHandler+0x48a>
  }
  /* HDCLR Mirror Register Update  */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_HDCLR_Msk, SCU_INTERRUPT_SRSTAT_HDCLR_Pos))
 801de46:	687b      	ldr	r3, [r7, #4]
 801de48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801de4c:	ea4f 4353 	mov.w	r3, r3, lsr #17
 801de50:	2b00      	cmp	r3, #0
 801de52:	d019      	beq.n	801de88 <SCU_0_IRQHandler+0x1b0>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_HDCLR].CbListener != NULL)
 801de54:	68fb      	ldr	r3, [r7, #12]
 801de56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801de58:	2b00      	cmp	r3, #0
 801de5a:	d008      	beq.n	801de6e <SCU_0_IRQHandler+0x196>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_HDCLR].CbListener;
 801de5c:	68fb      	ldr	r3, [r7, #12]
 801de5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801de60:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_HDCLR].CbArg;
 801de62:	68fb      	ldr	r3, [r7, #12]
 801de64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801de66:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801de68:	683b      	ldr	r3, [r7, #0]
 801de6a:	68b8      	ldr	r0, [r7, #8]
 801de6c:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_HDCLR_Msk;
 801de6e:	f244 0374 	movw	r3, #16500	; 0x4074
 801de72:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801de76:	f244 0274 	movw	r2, #16500	; 0x4074
 801de7a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801de7e:	68d2      	ldr	r2, [r2, #12]
 801de80:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 801de84:	60da      	str	r2, [r3, #12]
 801de86:	e16c      	b.n	801e162 <SCU_0_IRQHandler+0x48a>
	
  }
  /* HDSET Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_HDSET_Msk, SCU_INTERRUPT_SRSTAT_HDSET_Pos))
 801de88:	687b      	ldr	r3, [r7, #4]
 801de8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 801de8e:	ea4f 4393 	mov.w	r3, r3, lsr #18
 801de92:	2b00      	cmp	r3, #0
 801de94:	d019      	beq.n	801deca <SCU_0_IRQHandler+0x1f2>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_HDSET].CbListener != NULL)
 801de96:	68fb      	ldr	r3, [r7, #12]
 801de98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801de9a:	2b00      	cmp	r3, #0
 801de9c:	d008      	beq.n	801deb0 <SCU_0_IRQHandler+0x1d8>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_HDSET].CbListener;
 801de9e:	68fb      	ldr	r3, [r7, #12]
 801dea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801dea2:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_HDSET].CbArg;
 801dea4:	68fb      	ldr	r3, [r7, #12]
 801dea6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801dea8:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801deaa:	683b      	ldr	r3, [r7, #0]
 801deac:	68b8      	ldr	r0, [r7, #8]
 801deae:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_HDSET_Msk;
 801deb0:	f244 0374 	movw	r3, #16500	; 0x4074
 801deb4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801deb8:	f244 0274 	movw	r2, #16500	; 0x4074
 801debc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801dec0:	68d2      	ldr	r2, [r2, #12]
 801dec2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 801dec6:	60da      	str	r2, [r3, #12]
 801dec8:	e14b      	b.n	801e162 <SCU_0_IRQHandler+0x48a>
	
  } 
  /* HDCR Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_HDCR_Msk, SCU_INTERRUPT_SRSTAT_HDCR_Pos))
 801deca:	687b      	ldr	r3, [r7, #4]
 801decc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 801ded0:	ea4f 43d3 	mov.w	r3, r3, lsr #19
 801ded4:	2b00      	cmp	r3, #0
 801ded6:	d019      	beq.n	801df0c <SCU_0_IRQHandler+0x234>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_HDCR].CbListener != NULL)
 801ded8:	68fb      	ldr	r3, [r7, #12]
 801deda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801dedc:	2b00      	cmp	r3, #0
 801dede:	d008      	beq.n	801def2 <SCU_0_IRQHandler+0x21a>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_HDCR].CbListener;
 801dee0:	68fb      	ldr	r3, [r7, #12]
 801dee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801dee4:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_HDCR].CbArg;
 801dee6:	68fb      	ldr	r3, [r7, #12]
 801dee8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801deea:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801deec:	683b      	ldr	r3, [r7, #0]
 801deee:	68b8      	ldr	r0, [r7, #8]
 801def0:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_HDCR_Msk;
 801def2:	f244 0374 	movw	r3, #16500	; 0x4074
 801def6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801defa:	f244 0274 	movw	r2, #16500	; 0x4074
 801defe:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801df02:	68d2      	ldr	r2, [r2, #12]
 801df04:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 801df08:	60da      	str	r2, [r3, #12]
 801df0a:	e12a      	b.n	801e162 <SCU_0_IRQHandler+0x48a>
	
  }
  /* OSCSICTRL Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_OSCSICTRL_Msk, SCU_INTERRUPT_SRSTAT_OSCSICTRL_Pos))
 801df0c:	687b      	ldr	r3, [r7, #4]
 801df0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 801df12:	ea4f 5353 	mov.w	r3, r3, lsr #21
 801df16:	2b00      	cmp	r3, #0
 801df18:	d019      	beq.n	801df4e <SCU_0_IRQHandler+0x276>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_OSCSICTRL].CbListener != NULL)
 801df1a:	68fb      	ldr	r3, [r7, #12]
 801df1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801df1e:	2b00      	cmp	r3, #0
 801df20:	d008      	beq.n	801df34 <SCU_0_IRQHandler+0x25c>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_OSCSICTRL].CbListener;
 801df22:	68fb      	ldr	r3, [r7, #12]
 801df24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801df26:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_OSCSICTRL].CbArg;
 801df28:	68fb      	ldr	r3, [r7, #12]
 801df2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801df2c:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801df2e:	683b      	ldr	r3, [r7, #0]
 801df30:	68b8      	ldr	r0, [r7, #8]
 801df32:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_OSCSICTRL_Msk;
 801df34:	f244 0374 	movw	r3, #16500	; 0x4074
 801df38:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801df3c:	f244 0274 	movw	r2, #16500	; 0x4074
 801df40:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801df44:	68d2      	ldr	r2, [r2, #12]
 801df46:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 801df4a:	60da      	str	r2, [r3, #12]
 801df4c:	e109      	b.n	801e162 <SCU_0_IRQHandler+0x48a>
	
  } 
  /* OSCULSTAT Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_OSCULSTAT_Msk, SCU_INTERRUPT_SRSTAT_OSCULSTAT_Pos))
 801df4e:	687b      	ldr	r3, [r7, #4]
 801df50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801df54:	ea4f 5393 	mov.w	r3, r3, lsr #22
 801df58:	2b00      	cmp	r3, #0
 801df5a:	d019      	beq.n	801df90 <SCU_0_IRQHandler+0x2b8>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_OSCULSTAT].CbListener != NULL)
 801df5c:	68fb      	ldr	r3, [r7, #12]
 801df5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801df60:	2b00      	cmp	r3, #0
 801df62:	d008      	beq.n	801df76 <SCU_0_IRQHandler+0x29e>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_OSCULSTAT].CbListener;
 801df64:	68fb      	ldr	r3, [r7, #12]
 801df66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801df68:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_OSCULSTAT].CbArg;
 801df6a:	68fb      	ldr	r3, [r7, #12]
 801df6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801df6e:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801df70:	683b      	ldr	r3, [r7, #0]
 801df72:	68b8      	ldr	r0, [r7, #8]
 801df74:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_OSCULSTAT_Msk;
 801df76:	f244 0374 	movw	r3, #16500	; 0x4074
 801df7a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801df7e:	f244 0274 	movw	r2, #16500	; 0x4074
 801df82:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801df86:	68d2      	ldr	r2, [r2, #12]
 801df88:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 801df8c:	60da      	str	r2, [r3, #12]
 801df8e:	e0e8      	b.n	801e162 <SCU_0_IRQHandler+0x48a>
	
  }
  /* OSCULCTRL Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_OSCULCTRL_Msk, SCU_INTERRUPT_SRSTAT_OSCULCTRL_Pos))
 801df90:	687b      	ldr	r3, [r7, #4]
 801df92:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801df96:	ea4f 53d3 	mov.w	r3, r3, lsr #23
 801df9a:	2b00      	cmp	r3, #0
 801df9c:	d019      	beq.n	801dfd2 <SCU_0_IRQHandler+0x2fa>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_OSCULCTRL].CbListener != NULL)
 801df9e:	68fb      	ldr	r3, [r7, #12]
 801dfa0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801dfa2:	2b00      	cmp	r3, #0
 801dfa4:	d008      	beq.n	801dfb8 <SCU_0_IRQHandler+0x2e0>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_OSCULCTRL].CbListener;
 801dfa6:	68fb      	ldr	r3, [r7, #12]
 801dfa8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801dfaa:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_OSCULCTRL].CbArg;
 801dfac:	68fb      	ldr	r3, [r7, #12]
 801dfae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801dfb0:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801dfb2:	683b      	ldr	r3, [r7, #0]
 801dfb4:	68b8      	ldr	r0, [r7, #8]
 801dfb6:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_OSCULCTRL_Msk;
 801dfb8:	f244 0374 	movw	r3, #16500	; 0x4074
 801dfbc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801dfc0:	f244 0274 	movw	r2, #16500	; 0x4074
 801dfc4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801dfc8:	68d2      	ldr	r2, [r2, #12]
 801dfca:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 801dfce:	60da      	str	r2, [r3, #12]
 801dfd0:	e0c7      	b.n	801e162 <SCU_0_IRQHandler+0x48a>
	
  } 
  /* RTC_CTR Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_RTC_CTR_Msk, SCU_INTERRUPT_SRSTAT_RTC_CTR_Pos))
 801dfd2:	687b      	ldr	r3, [r7, #4]
 801dfd4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801dfd8:	ea4f 6313 	mov.w	r3, r3, lsr #24
 801dfdc:	2b00      	cmp	r3, #0
 801dfde:	d019      	beq.n	801e014 <SCU_0_IRQHandler+0x33c>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_RTC_CTR].CbListener != NULL)
 801dfe0:	68fb      	ldr	r3, [r7, #12]
 801dfe2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801dfe4:	2b00      	cmp	r3, #0
 801dfe6:	d008      	beq.n	801dffa <SCU_0_IRQHandler+0x322>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_RTC_CTR].CbListener;
 801dfe8:	68fb      	ldr	r3, [r7, #12]
 801dfea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801dfec:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_RTC_CTR].CbArg;
 801dfee:	68fb      	ldr	r3, [r7, #12]
 801dff0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801dff2:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801dff4:	683b      	ldr	r3, [r7, #0]
 801dff6:	68b8      	ldr	r0, [r7, #8]
 801dff8:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_RTC_CTR_Msk;
 801dffa:	f244 0374 	movw	r3, #16500	; 0x4074
 801dffe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801e002:	f244 0274 	movw	r2, #16500	; 0x4074
 801e006:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801e00a:	68d2      	ldr	r2, [r2, #12]
 801e00c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 801e010:	60da      	str	r2, [r3, #12]
 801e012:	e0a6      	b.n	801e162 <SCU_0_IRQHandler+0x48a>
	
  } 
  /* RTC_ATIM0 Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_RTC_ATIM0_Msk, SCU_INTERRUPT_SRSTAT_RTC_ATIM0_Pos))
 801e014:	687b      	ldr	r3, [r7, #4]
 801e016:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801e01a:	ea4f 6353 	mov.w	r3, r3, lsr #25
 801e01e:	2b00      	cmp	r3, #0
 801e020:	d019      	beq.n	801e056 <SCU_0_IRQHandler+0x37e>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_RTC_ATIM0].CbListener != NULL)
 801e022:	68fb      	ldr	r3, [r7, #12]
 801e024:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801e026:	2b00      	cmp	r3, #0
 801e028:	d008      	beq.n	801e03c <SCU_0_IRQHandler+0x364>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_RTC_ATIM0].CbListener;
 801e02a:	68fb      	ldr	r3, [r7, #12]
 801e02c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801e02e:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_RTC_ATIM0].CbArg;
 801e030:	68fb      	ldr	r3, [r7, #12]
 801e032:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801e034:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801e036:	683b      	ldr	r3, [r7, #0]
 801e038:	68b8      	ldr	r0, [r7, #8]
 801e03a:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_RTC_ATIM0_Msk;
 801e03c:	f244 0374 	movw	r3, #16500	; 0x4074
 801e040:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801e044:	f244 0274 	movw	r2, #16500	; 0x4074
 801e048:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801e04c:	68d2      	ldr	r2, [r2, #12]
 801e04e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 801e052:	60da      	str	r2, [r3, #12]
 801e054:	e085      	b.n	801e162 <SCU_0_IRQHandler+0x48a>
	
  }
  /* RTC_ATIM1 Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_RTC_ATIM1_Msk, SCU_INTERRUPT_SRSTAT_RTC_ATIM1_Pos))
 801e056:	687b      	ldr	r3, [r7, #4]
 801e058:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 801e05c:	ea4f 6393 	mov.w	r3, r3, lsr #26
 801e060:	2b00      	cmp	r3, #0
 801e062:	d019      	beq.n	801e098 <SCU_0_IRQHandler+0x3c0>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_RTC_ATIM1].CbListener != NULL)
 801e064:	68fb      	ldr	r3, [r7, #12]
 801e066:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801e068:	2b00      	cmp	r3, #0
 801e06a:	d008      	beq.n	801e07e <SCU_0_IRQHandler+0x3a6>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_RTC_ATIM1].CbListener;
 801e06c:	68fb      	ldr	r3, [r7, #12]
 801e06e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801e070:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_RTC_ATIM1].CbArg;
 801e072:	68fb      	ldr	r3, [r7, #12]
 801e074:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801e076:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801e078:	683b      	ldr	r3, [r7, #0]
 801e07a:	68b8      	ldr	r0, [r7, #8]
 801e07c:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_RTC_ATIM1_Msk;
 801e07e:	f244 0374 	movw	r3, #16500	; 0x4074
 801e082:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801e086:	f244 0274 	movw	r2, #16500	; 0x4074
 801e08a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801e08e:	68d2      	ldr	r2, [r2, #12]
 801e090:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 801e094:	60da      	str	r2, [r3, #12]
 801e096:	e064      	b.n	801e162 <SCU_0_IRQHandler+0x48a>
	
  }
  /* RTC_TIM0 Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_RTC_TIM0_Msk, SCU_INTERRUPT_SRSTAT_RTC_TIM0_Pos))
 801e098:	687b      	ldr	r3, [r7, #4]
 801e09a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 801e09e:	ea4f 63d3 	mov.w	r3, r3, lsr #27
 801e0a2:	2b00      	cmp	r3, #0
 801e0a4:	d019      	beq.n	801e0da <SCU_0_IRQHandler+0x402>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_RTC_TIM0].CbListener != NULL)
 801e0a6:	68fb      	ldr	r3, [r7, #12]
 801e0a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801e0aa:	2b00      	cmp	r3, #0
 801e0ac:	d008      	beq.n	801e0c0 <SCU_0_IRQHandler+0x3e8>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_RTC_TIM0].CbListener;
 801e0ae:	68fb      	ldr	r3, [r7, #12]
 801e0b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801e0b2:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_RTC_TIM0].CbArg;
 801e0b4:	68fb      	ldr	r3, [r7, #12]
 801e0b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801e0b8:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801e0ba:	683b      	ldr	r3, [r7, #0]
 801e0bc:	68b8      	ldr	r0, [r7, #8]
 801e0be:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_RTC_TIM0_Msk;
 801e0c0:	f244 0374 	movw	r3, #16500	; 0x4074
 801e0c4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801e0c8:	f244 0274 	movw	r2, #16500	; 0x4074
 801e0cc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801e0d0:	68d2      	ldr	r2, [r2, #12]
 801e0d2:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 801e0d6:	60da      	str	r2, [r3, #12]
 801e0d8:	e043      	b.n	801e162 <SCU_0_IRQHandler+0x48a>
	
  }
  /* RTC_TIM1 Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_RTC_TIM1_Msk, SCU_INTERRUPT_SRSTAT_RTC_TIM1_Pos))
 801e0da:	687b      	ldr	r3, [r7, #4]
 801e0dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801e0e0:	ea4f 7313 	mov.w	r3, r3, lsr #28
 801e0e4:	2b00      	cmp	r3, #0
 801e0e6:	d019      	beq.n	801e11c <SCU_0_IRQHandler+0x444>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_RTC_TIM1].CbListener != NULL)
 801e0e8:	68fb      	ldr	r3, [r7, #12]
 801e0ea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801e0ec:	2b00      	cmp	r3, #0
 801e0ee:	d008      	beq.n	801e102 <SCU_0_IRQHandler+0x42a>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_RTC_TIM1].CbListener;
 801e0f0:	68fb      	ldr	r3, [r7, #12]
 801e0f2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801e0f4:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_RTC_TIM1].CbArg;
 801e0f6:	68fb      	ldr	r3, [r7, #12]
 801e0f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801e0fa:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801e0fc:	683b      	ldr	r3, [r7, #0]
 801e0fe:	68b8      	ldr	r0, [r7, #8]
 801e100:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_RTC_TIM1_Msk;
 801e102:	f244 0374 	movw	r3, #16500	; 0x4074
 801e106:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801e10a:	f244 0274 	movw	r2, #16500	; 0x4074
 801e10e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801e112:	68d2      	ldr	r2, [r2, #12]
 801e114:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 801e118:	60da      	str	r2, [r3, #12]
 801e11a:	e022      	b.n	801e162 <SCU_0_IRQHandler+0x48a>
	
  }
  /* Retention Memory Mirror Register Update Status */
  else if(RD_REG(IrqActive,SCU_INTERRUPT_SRSTAT_RMX_Msk, SCU_INTERRUPT_SRSTAT_RMX_Pos))
 801e11c:	687b      	ldr	r3, [r7, #4]
 801e11e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 801e122:	ea4f 7353 	mov.w	r3, r3, lsr #29
 801e126:	2b00      	cmp	r3, #0
 801e128:	d01b      	beq.n	801e162 <SCU_0_IRQHandler+0x48a>
  {
	/* run the listener function */
	if(Handle->SCU[NVIC_SCU001_RMX].CbListener != NULL)
 801e12a:	68fb      	ldr	r3, [r7, #12]
 801e12c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801e130:	2b00      	cmp	r3, #0
 801e132:	d00a      	beq.n	801e14a <SCU_0_IRQHandler+0x472>
	{
	  UserCallback = Handle->SCU[NVIC_SCU001_RMX].CbListener;
 801e134:	68fb      	ldr	r3, [r7, #12]
 801e136:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801e13a:	603b      	str	r3, [r7, #0]
	  callbackArg = Handle->SCU[NVIC_SCU001_RMX].CbArg;
 801e13c:	68fb      	ldr	r3, [r7, #12]
 801e13e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801e142:	60bb      	str	r3, [r7, #8]
	  UserCallback(callbackArg);
 801e144:	683b      	ldr	r3, [r7, #0]
 801e146:	68b8      	ldr	r0, [r7, #8]
 801e148:	4798      	blx	r3
	}
	/* clear the interrupt */
	SCU_INTERRUPT->SRCLR |= SCU_INTERRUPT_SRCLR_RMX_Msk;
 801e14a:	f244 0374 	movw	r3, #16500	; 0x4074
 801e14e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 801e152:	f244 0274 	movw	r2, #16500	; 0x4074
 801e156:	f2c5 0200 	movt	r2, #20480	; 0x5000
 801e15a:	68d2      	ldr	r2, [r2, #12]
 801e15c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 801e160:	60da      	str	r2, [r3, #12]
     * properly or this function is being called unnecessarily.
     */
  }
  
  
}
 801e162:	f107 0710 	add.w	r7, r7, #16
 801e166:	46bd      	mov	sp, r7
 801e168:	bd80      	pop	{r7, pc}
 801e16a:	bf00      	nop

0801e16c <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 801e16c:	b480      	push	{r7}
 801e16e:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 801e170:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 801e174:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801e178:	68db      	ldr	r3, [r3, #12]
 801e17a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801e17e:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 801e182:	4618      	mov	r0, r3
 801e184:	46bd      	mov	sp, r7
 801e186:	bc80      	pop	{r7}
 801e188:	4770      	bx	lr
 801e18a:	bf00      	nop

0801e18c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 801e18c:	b480      	push	{r7}
 801e18e:	b083      	sub	sp, #12
 801e190:	af00      	add	r7, sp, #0
 801e192:	4603      	mov	r3, r0
 801e194:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 801e196:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 801e19a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801e19e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801e1a2:	ea4f 1252 	mov.w	r2, r2, lsr #5
 801e1a6:	79f9      	ldrb	r1, [r7, #7]
 801e1a8:	f001 011f 	and.w	r1, r1, #31
 801e1ac:	f04f 0001 	mov.w	r0, #1
 801e1b0:	fa00 f101 	lsl.w	r1, r0, r1
 801e1b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 801e1b8:	f107 070c 	add.w	r7, r7, #12
 801e1bc:	46bd      	mov	sp, r7
 801e1be:	bc80      	pop	{r7}
 801e1c0:	4770      	bx	lr
 801e1c2:	bf00      	nop

0801e1c4 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 801e1c4:	b480      	push	{r7}
 801e1c6:	b083      	sub	sp, #12
 801e1c8:	af00      	add	r7, sp, #0
 801e1ca:	4603      	mov	r3, r0
 801e1cc:	6039      	str	r1, [r7, #0]
 801e1ce:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 801e1d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801e1d4:	2b00      	cmp	r3, #0
 801e1d6:	da10      	bge.n	801e1fa <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 801e1d8:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 801e1dc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801e1e0:	79fa      	ldrb	r2, [r7, #7]
 801e1e2:	f002 020f 	and.w	r2, r2, #15
 801e1e6:	f1a2 0104 	sub.w	r1, r2, #4
 801e1ea:	683a      	ldr	r2, [r7, #0]
 801e1ec:	b2d2      	uxtb	r2, r2
 801e1ee:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801e1f2:	b2d2      	uxtb	r2, r2
 801e1f4:	185b      	adds	r3, r3, r1
 801e1f6:	761a      	strb	r2, [r3, #24]
 801e1f8:	e00d      	b.n	801e216 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 801e1fa:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 801e1fe:	f2ce 0300 	movt	r3, #57344	; 0xe000
 801e202:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801e206:	683a      	ldr	r2, [r7, #0]
 801e208:	b2d2      	uxtb	r2, r2
 801e20a:	ea4f 0282 	mov.w	r2, r2, lsl #2
 801e20e:	b2d2      	uxtb	r2, r2
 801e210:	185b      	adds	r3, r3, r1
 801e212:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 801e216:	f107 070c 	add.w	r7, r7, #12
 801e21a:	46bd      	mov	sp, r7
 801e21c:	bc80      	pop	{r7}
 801e21e:	4770      	bx	lr

0801e220 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 801e220:	b480      	push	{r7}
 801e222:	b089      	sub	sp, #36	; 0x24
 801e224:	af00      	add	r7, sp, #0
 801e226:	60f8      	str	r0, [r7, #12]
 801e228:	60b9      	str	r1, [r7, #8]
 801e22a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 801e22c:	68fb      	ldr	r3, [r7, #12]
 801e22e:	f003 0307 	and.w	r3, r3, #7
 801e232:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 801e234:	69fb      	ldr	r3, [r7, #28]
 801e236:	f1c3 0307 	rsb	r3, r3, #7
 801e23a:	2b06      	cmp	r3, #6
 801e23c:	bf28      	it	cs
 801e23e:	2306      	movcs	r3, #6
 801e240:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 801e242:	69fb      	ldr	r3, [r7, #28]
 801e244:	f103 0306 	add.w	r3, r3, #6
 801e248:	2b06      	cmp	r3, #6
 801e24a:	d903      	bls.n	801e254 <NVIC_EncodePriority+0x34>
 801e24c:	69fb      	ldr	r3, [r7, #28]
 801e24e:	f103 33ff 	add.w	r3, r3, #4294967295
 801e252:	e001      	b.n	801e258 <NVIC_EncodePriority+0x38>
 801e254:	f04f 0300 	mov.w	r3, #0
 801e258:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 801e25a:	69bb      	ldr	r3, [r7, #24]
 801e25c:	f04f 0201 	mov.w	r2, #1
 801e260:	fa02 f303 	lsl.w	r3, r2, r3
 801e264:	f103 33ff 	add.w	r3, r3, #4294967295
 801e268:	461a      	mov	r2, r3
 801e26a:	68bb      	ldr	r3, [r7, #8]
 801e26c:	401a      	ands	r2, r3
 801e26e:	697b      	ldr	r3, [r7, #20]
 801e270:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 801e274:	697b      	ldr	r3, [r7, #20]
 801e276:	f04f 0101 	mov.w	r1, #1
 801e27a:	fa01 f303 	lsl.w	r3, r1, r3
 801e27e:	f103 33ff 	add.w	r3, r3, #4294967295
 801e282:	4619      	mov	r1, r3
 801e284:	687b      	ldr	r3, [r7, #4]
 801e286:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 801e288:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 801e28a:	4618      	mov	r0, r3
 801e28c:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801e290:	46bd      	mov	sp, r7
 801e292:	bc80      	pop	{r7}
 801e294:	4770      	bx	lr
 801e296:	bf00      	nop

0801e298 <NVIC002_EnableIRQ>:
 *    NVIC002_EnableIRQ(&NVIC002_Handle0);
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void NVIC002_EnableIRQ (const NVIC002_HandleType *const Handle) {
 801e298:	b580      	push	{r7, lr}
 801e29a:	b082      	sub	sp, #8
 801e29c:	af00      	add	r7, sp, #0
 801e29e:	6078      	str	r0, [r7, #4]
    NVIC_EnableIRQ((IRQn_Type)(Handle->NodeID));
 801e2a0:	687b      	ldr	r3, [r7, #4]
 801e2a2:	781b      	ldrb	r3, [r3, #0]
 801e2a4:	b2db      	uxtb	r3, r3
 801e2a6:	b25b      	sxtb	r3, r3
 801e2a8:	4618      	mov	r0, r3
 801e2aa:	f7ff ff6f 	bl	801e18c <NVIC_EnableIRQ>
}
 801e2ae:	f107 0708 	add.w	r7, r7, #8
 801e2b2:	46bd      	mov	sp, r7
 801e2b4:	bd80      	pop	{r7, pc}
 801e2b6:	bf00      	nop

0801e2b8 <NVIC002_Init>:

/**  Function to initialize the NVIC node parameters based on 
 *  UI configuration.
 */
void NVIC002_Init(void)
{
 801e2b8:	b580      	push	{r7, lr}
 801e2ba:	b082      	sub	sp, #8
 801e2bc:	af00      	add	r7, sp, #0
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 801e2be:	f04f 0300 	mov.w	r3, #0
 801e2c2:	607b      	str	r3, [r7, #4]
 801e2c4:	e00d      	b.n	801e2e2 <NVIC002_Init+0x2a>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
 801e2c6:	f240 138c 	movw	r3, #396	; 0x18c
 801e2ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801e2ce:	687a      	ldr	r2, [r7, #4]
 801e2d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801e2d4:	4618      	mov	r0, r3
 801e2d6:	f000 f80b 	bl	801e2f0 <NVIC002_lInit>
 *  UI configuration.
 */
void NVIC002_Init(void)
{
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 801e2da:	687b      	ldr	r3, [r7, #4]
 801e2dc:	f103 0301 	add.w	r3, r3, #1
 801e2e0:	607b      	str	r3, [r7, #4]
 801e2e2:	687b      	ldr	r3, [r7, #4]
 801e2e4:	2b0c      	cmp	r3, #12
 801e2e6:	d9ee      	bls.n	801e2c6 <NVIC002_Init+0xe>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
  }
}
 801e2e8:	f107 0708 	add.w	r7, r7, #8
 801e2ec:	46bd      	mov	sp, r7
 801e2ee:	bd80      	pop	{r7, pc}

0801e2f0 <NVIC002_lInit>:

static void NVIC002_lInit(const NVIC002_HandleType * Handle)
{
 801e2f0:	b590      	push	{r4, r7, lr}
 801e2f2:	b083      	sub	sp, #12
 801e2f4:	af00      	add	r7, sp, #0
 801e2f6:	6078      	str	r0, [r7, #4]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 801e2f8:	687b      	ldr	r3, [r7, #4]
 801e2fa:	781b      	ldrb	r3, [r3, #0]
 801e2fc:	b2dc      	uxtb	r4, r3
 801e2fe:	f7ff ff35 	bl	801e16c <NVIC_GetPriorityGrouping>
 801e302:	4601      	mov	r1, r0
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
 801e304:	687b      	ldr	r3, [r7, #4]
 801e306:	785b      	ldrb	r3, [r3, #1]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 801e308:	461a      	mov	r2, r3
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
 801e30a:	687b      	ldr	r3, [r7, #4]
 801e30c:	789b      	ldrb	r3, [r3, #2]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 801e30e:	4608      	mov	r0, r1
 801e310:	4611      	mov	r1, r2
 801e312:	461a      	mov	r2, r3
 801e314:	f7ff ff84 	bl	801e220 <NVIC_EncodePriority>
 801e318:	4603      	mov	r3, r0
 801e31a:	b262      	sxtb	r2, r4
 801e31c:	4610      	mov	r0, r2
 801e31e:	4619      	mov	r1, r3
 801e320:	f7ff ff50 	bl	801e1c4 <NVIC_SetPriority>
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
	#endif
	if(Handle->InterruptEnable == 1)
 801e324:	687b      	ldr	r3, [r7, #4]
 801e326:	78db      	ldrb	r3, [r3, #3]
 801e328:	2b01      	cmp	r3, #1
 801e32a:	d102      	bne.n	801e332 <NVIC002_lInit+0x42>
	{
	   /* Enable Interrupt */
		NVIC002_EnableIRQ(Handle);
 801e32c:	6878      	ldr	r0, [r7, #4]
 801e32e:	f7ff ffb3 	bl	801e298 <NVIC002_EnableIRQ>
	}
   
}
 801e332:	f107 070c 	add.w	r7, r7, #12
 801e336:	46bd      	mov	sp, r7
 801e338:	bd90      	pop	{r4, r7, pc}
 801e33a:	bf00      	nop

0801e33c <LMM001_lblocks>:
  return( NULL );
}
#endif
// ----------------------------------------------------------------------------

static uint16_t LMM001_lblocks( uint32_t size ) {
 801e33c:	b480      	push	{r7}
 801e33e:	b083      	sub	sp, #12
 801e340:	af00      	add	r7, sp, #0
 801e342:	6078      	str	r0, [r7, #4]
  //
  // When a block removed from the free list, the space used by the free
  // pointers is available for data. That's what the first calculation
  // of size is doing.

  if( size <= (sizeof(((LMM001_BlockType *)0)->body)) )
 801e344:	687b      	ldr	r3, [r7, #4]
 801e346:	2b04      	cmp	r3, #4
 801e348:	d802      	bhi.n	801e350 <LMM001_lblocks+0x14>
    return( 1 );
 801e34a:	f04f 0301 	mov.w	r3, #1
 801e34e:	e00a      	b.n	801e366 <LMM001_lblocks+0x2a>

  // If it's for more than that, then we need to figure out the number of
  // additional whole blocks the size of an LMM001_BlockType are required.

  size -= ( 1 + (sizeof(((LMM001_BlockType *)0)->body)) );
 801e350:	687b      	ldr	r3, [r7, #4]
 801e352:	f1a3 0305 	sub.w	r3, r3, #5
 801e356:	607b      	str	r3, [r7, #4]

  return( 2 + size/(sizeof(LMM001_BlockType)) );
 801e358:	687b      	ldr	r3, [r7, #4]
 801e35a:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801e35e:	b29b      	uxth	r3, r3
 801e360:	f103 0302 	add.w	r3, r3, #2
 801e364:	b29b      	uxth	r3, r3
}
 801e366:	4618      	mov	r0, r3
 801e368:	f107 070c 	add.w	r7, r7, #12
 801e36c:	46bd      	mov	sp, r7
 801e36e:	bc80      	pop	{r7}
 801e370:	4770      	bx	lr
 801e372:	bf00      	nop

0801e374 <LMM001_lmake_new_block>:
// ----------------------------------------------------------------------------

static void LMM001_lmake_new_block( LMM001_HandleType *HandlePtr,
								uint16_t c,
                                uint16_t blocks,
                                uint16_t freemask ) {
 801e374:	b480      	push	{r7}
 801e376:	b085      	sub	sp, #20
 801e378:	af00      	add	r7, sp, #0
 801e37a:	60f8      	str	r0, [r7, #12]
 801e37c:	8179      	strh	r1, [r7, #10]
 801e37e:	813a      	strh	r2, [r7, #8]
 801e380:	80fb      	strh	r3, [r7, #6]

     UMM_NBLOCK(HandlePtr,c+blocks) = UMM_NBLOCK(HandlePtr,c) & UMM_BLOCKNO_MASK;
 801e382:	68fb      	ldr	r3, [r7, #12]
 801e384:	681a      	ldr	r2, [r3, #0]
 801e386:	8979      	ldrh	r1, [r7, #10]
 801e388:	893b      	ldrh	r3, [r7, #8]
 801e38a:	18cb      	adds	r3, r1, r3
 801e38c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e390:	18d2      	adds	r2, r2, r3
 801e392:	68fb      	ldr	r3, [r7, #12]
 801e394:	6819      	ldr	r1, [r3, #0]
 801e396:	897b      	ldrh	r3, [r7, #10]
 801e398:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e39c:	18cb      	adds	r3, r1, r3
 801e39e:	881b      	ldrh	r3, [r3, #0]
 801e3a0:	b29b      	uxth	r3, r3
 801e3a2:	ea4f 4343 	mov.w	r3, r3, lsl #17
 801e3a6:	ea4f 4353 	mov.w	r3, r3, lsr #17
 801e3aa:	b29b      	uxth	r3, r3
 801e3ac:	8013      	strh	r3, [r2, #0]
     UMM_PBLOCK(HandlePtr,c+blocks) = c;
 801e3ae:	68fb      	ldr	r3, [r7, #12]
 801e3b0:	681a      	ldr	r2, [r3, #0]
 801e3b2:	8979      	ldrh	r1, [r7, #10]
 801e3b4:	893b      	ldrh	r3, [r7, #8]
 801e3b6:	18cb      	adds	r3, r1, r3
 801e3b8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e3bc:	18d3      	adds	r3, r2, r3
 801e3be:	897a      	ldrh	r2, [r7, #10]
 801e3c0:	805a      	strh	r2, [r3, #2]

     UMM_PBLOCK(HandlePtr,UMM_NBLOCK(HandlePtr,c) & UMM_BLOCKNO_MASK) = c+blocks;
 801e3c2:	68fb      	ldr	r3, [r7, #12]
 801e3c4:	681a      	ldr	r2, [r3, #0]
 801e3c6:	68fb      	ldr	r3, [r7, #12]
 801e3c8:	6819      	ldr	r1, [r3, #0]
 801e3ca:	897b      	ldrh	r3, [r7, #10]
 801e3cc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e3d0:	18cb      	adds	r3, r1, r3
 801e3d2:	881b      	ldrh	r3, [r3, #0]
 801e3d4:	b29b      	uxth	r3, r3
 801e3d6:	ea4f 4343 	mov.w	r3, r3, lsl #17
 801e3da:	ea4f 4353 	mov.w	r3, r3, lsr #17
 801e3de:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e3e2:	18d3      	adds	r3, r2, r3
 801e3e4:	8979      	ldrh	r1, [r7, #10]
 801e3e6:	893a      	ldrh	r2, [r7, #8]
 801e3e8:	188a      	adds	r2, r1, r2
 801e3ea:	b292      	uxth	r2, r2
 801e3ec:	805a      	strh	r2, [r3, #2]
     UMM_NBLOCK(HandlePtr,c)                                = (c+blocks) | freemask;
 801e3ee:	68fb      	ldr	r3, [r7, #12]
 801e3f0:	681a      	ldr	r2, [r3, #0]
 801e3f2:	897b      	ldrh	r3, [r7, #10]
 801e3f4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e3f8:	18d3      	adds	r3, r2, r3
 801e3fa:	8979      	ldrh	r1, [r7, #10]
 801e3fc:	893a      	ldrh	r2, [r7, #8]
 801e3fe:	188a      	adds	r2, r1, r2
 801e400:	b292      	uxth	r2, r2
 801e402:	b291      	uxth	r1, r2
 801e404:	88fa      	ldrh	r2, [r7, #6]
 801e406:	430a      	orrs	r2, r1
 801e408:	b292      	uxth	r2, r2
 801e40a:	b292      	uxth	r2, r2
 801e40c:	801a      	strh	r2, [r3, #0]
}
 801e40e:	f107 0714 	add.w	r7, r7, #20
 801e412:	46bd      	mov	sp, r7
 801e414:	bc80      	pop	{r7}
 801e416:	4770      	bx	lr

0801e418 <LMM001_ldisconnect_from_free_list>:

// ----------------------------------------------------------------------------

static void LMM001_ldisconnect_from_free_list(LMM001_HandleType *HandlePtr, uint16_t c ) {
 801e418:	b480      	push	{r7}
 801e41a:	b083      	sub	sp, #12
 801e41c:	af00      	add	r7, sp, #0
 801e41e:	6078      	str	r0, [r7, #4]
 801e420:	460b      	mov	r3, r1
 801e422:	807b      	strh	r3, [r7, #2]
    // Disconnect this block from the FREE list

    UMM_NFREE(HandlePtr,UMM_PFREE(HandlePtr,c)) = UMM_NFREE(HandlePtr,c);
 801e424:	687b      	ldr	r3, [r7, #4]
 801e426:	681a      	ldr	r2, [r3, #0]
 801e428:	687b      	ldr	r3, [r7, #4]
 801e42a:	6819      	ldr	r1, [r3, #0]
 801e42c:	887b      	ldrh	r3, [r7, #2]
 801e42e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e432:	18cb      	adds	r3, r1, r3
 801e434:	88db      	ldrh	r3, [r3, #6]
 801e436:	b29b      	uxth	r3, r3
 801e438:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e43c:	18d3      	adds	r3, r2, r3
 801e43e:	687a      	ldr	r2, [r7, #4]
 801e440:	6811      	ldr	r1, [r2, #0]
 801e442:	887a      	ldrh	r2, [r7, #2]
 801e444:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801e448:	188a      	adds	r2, r1, r2
 801e44a:	8892      	ldrh	r2, [r2, #4]
 801e44c:	b292      	uxth	r2, r2
 801e44e:	809a      	strh	r2, [r3, #4]
    UMM_PFREE(HandlePtr,UMM_NFREE(HandlePtr,c)) = UMM_PFREE(HandlePtr,c);
 801e450:	687b      	ldr	r3, [r7, #4]
 801e452:	681a      	ldr	r2, [r3, #0]
 801e454:	687b      	ldr	r3, [r7, #4]
 801e456:	6819      	ldr	r1, [r3, #0]
 801e458:	887b      	ldrh	r3, [r7, #2]
 801e45a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e45e:	18cb      	adds	r3, r1, r3
 801e460:	889b      	ldrh	r3, [r3, #4]
 801e462:	b29b      	uxth	r3, r3
 801e464:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e468:	18d3      	adds	r3, r2, r3
 801e46a:	687a      	ldr	r2, [r7, #4]
 801e46c:	6811      	ldr	r1, [r2, #0]
 801e46e:	887a      	ldrh	r2, [r7, #2]
 801e470:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801e474:	188a      	adds	r2, r1, r2
 801e476:	88d2      	ldrh	r2, [r2, #6]
 801e478:	b292      	uxth	r2, r2
 801e47a:	80da      	strh	r2, [r3, #6]

    // And clear the free block indicator

    UMM_NBLOCK(HandlePtr,c) &= (~UMM_FREELIST_MASK);
 801e47c:	687b      	ldr	r3, [r7, #4]
 801e47e:	681a      	ldr	r2, [r3, #0]
 801e480:	887b      	ldrh	r3, [r7, #2]
 801e482:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e486:	18d2      	adds	r2, r2, r3
 801e488:	687b      	ldr	r3, [r7, #4]
 801e48a:	6819      	ldr	r1, [r3, #0]
 801e48c:	887b      	ldrh	r3, [r7, #2]
 801e48e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e492:	18cb      	adds	r3, r1, r3
 801e494:	881b      	ldrh	r3, [r3, #0]
 801e496:	b29b      	uxth	r3, r3
 801e498:	ea4f 4343 	mov.w	r3, r3, lsl #17
 801e49c:	ea4f 4353 	mov.w	r3, r3, lsr #17
 801e4a0:	b29b      	uxth	r3, r3
 801e4a2:	8013      	strh	r3, [r2, #0]
}
 801e4a4:	f107 070c 	add.w	r7, r7, #12
 801e4a8:	46bd      	mov	sp, r7
 801e4aa:	bc80      	pop	{r7}
 801e4ac:	4770      	bx	lr
 801e4ae:	bf00      	nop

0801e4b0 <LMM001_l_assimilate_up>:

// ----------------------------------------------------------------------------



static void LMM001_l_assimilate_up(LMM001_HandleType *HandlePtr, uint16_t c ) {
 801e4b0:	b580      	push	{r7, lr}
 801e4b2:	b082      	sub	sp, #8
 801e4b4:	af00      	add	r7, sp, #0
 801e4b6:	6078      	str	r0, [r7, #4]
 801e4b8:	460b      	mov	r3, r1
 801e4ba:	807b      	strh	r3, [r7, #2]

  if( UMM_NBLOCK(HandlePtr,UMM_NBLOCK(HandlePtr,c)) & UMM_FREELIST_MASK ) {
 801e4bc:	687b      	ldr	r3, [r7, #4]
 801e4be:	681a      	ldr	r2, [r3, #0]
 801e4c0:	687b      	ldr	r3, [r7, #4]
 801e4c2:	6819      	ldr	r1, [r3, #0]
 801e4c4:	887b      	ldrh	r3, [r7, #2]
 801e4c6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e4ca:	18cb      	adds	r3, r1, r3
 801e4cc:	881b      	ldrh	r3, [r3, #0]
 801e4ce:	b29b      	uxth	r3, r3
 801e4d0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e4d4:	18d3      	adds	r3, r2, r3
 801e4d6:	881b      	ldrh	r3, [r3, #0]
 801e4d8:	b29b      	uxth	r3, r3
 801e4da:	b29b      	uxth	r3, r3
 801e4dc:	b21b      	sxth	r3, r3
 801e4de:	2b00      	cmp	r3, #0
 801e4e0:	da40      	bge.n	801e564 <LMM001_l_assimilate_up+0xb4>
#ifdef LMM001_DEBUG
    DBG_LOG_DEBUG( "Assimilate up to next block, which is FREE\n" );
#endif
    // Disconnect the next block from the FREE list

    LMM001_ldisconnect_from_free_list( HandlePtr,UMM_NBLOCK(HandlePtr,c) );
 801e4e2:	687b      	ldr	r3, [r7, #4]
 801e4e4:	681a      	ldr	r2, [r3, #0]
 801e4e6:	887b      	ldrh	r3, [r7, #2]
 801e4e8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e4ec:	18d3      	adds	r3, r2, r3
 801e4ee:	881b      	ldrh	r3, [r3, #0]
 801e4f0:	b29b      	uxth	r3, r3
 801e4f2:	6878      	ldr	r0, [r7, #4]
 801e4f4:	4619      	mov	r1, r3
 801e4f6:	f7ff ff8f 	bl	801e418 <LMM001_ldisconnect_from_free_list>

    // Assimilate the next block with this one

    UMM_PBLOCK(HandlePtr,UMM_NBLOCK(HandlePtr,UMM_NBLOCK(HandlePtr,c)) & UMM_BLOCKNO_MASK) = c;
 801e4fa:	687b      	ldr	r3, [r7, #4]
 801e4fc:	681a      	ldr	r2, [r3, #0]
 801e4fe:	687b      	ldr	r3, [r7, #4]
 801e500:	6819      	ldr	r1, [r3, #0]
 801e502:	687b      	ldr	r3, [r7, #4]
 801e504:	6818      	ldr	r0, [r3, #0]
 801e506:	887b      	ldrh	r3, [r7, #2]
 801e508:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e50c:	18c3      	adds	r3, r0, r3
 801e50e:	881b      	ldrh	r3, [r3, #0]
 801e510:	b29b      	uxth	r3, r3
 801e512:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e516:	18cb      	adds	r3, r1, r3
 801e518:	881b      	ldrh	r3, [r3, #0]
 801e51a:	b29b      	uxth	r3, r3
 801e51c:	ea4f 4343 	mov.w	r3, r3, lsl #17
 801e520:	ea4f 4353 	mov.w	r3, r3, lsr #17
 801e524:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e528:	18d3      	adds	r3, r2, r3
 801e52a:	887a      	ldrh	r2, [r7, #2]
 801e52c:	805a      	strh	r2, [r3, #2]
    UMM_NBLOCK(HandlePtr,c) = UMM_NBLOCK(HandlePtr,UMM_NBLOCK(HandlePtr,c)) & UMM_BLOCKNO_MASK;
 801e52e:	687b      	ldr	r3, [r7, #4]
 801e530:	681a      	ldr	r2, [r3, #0]
 801e532:	887b      	ldrh	r3, [r7, #2]
 801e534:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e538:	18d2      	adds	r2, r2, r3
 801e53a:	687b      	ldr	r3, [r7, #4]
 801e53c:	6819      	ldr	r1, [r3, #0]
 801e53e:	687b      	ldr	r3, [r7, #4]
 801e540:	6818      	ldr	r0, [r3, #0]
 801e542:	887b      	ldrh	r3, [r7, #2]
 801e544:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e548:	18c3      	adds	r3, r0, r3
 801e54a:	881b      	ldrh	r3, [r3, #0]
 801e54c:	b29b      	uxth	r3, r3
 801e54e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e552:	18cb      	adds	r3, r1, r3
 801e554:	881b      	ldrh	r3, [r3, #0]
 801e556:	b29b      	uxth	r3, r3
 801e558:	ea4f 4343 	mov.w	r3, r3, lsl #17
 801e55c:	ea4f 4353 	mov.w	r3, r3, lsr #17
 801e560:	b29b      	uxth	r3, r3
 801e562:	8013      	strh	r3, [r2, #0]
  } 
}
 801e564:	f107 0708 	add.w	r7, r7, #8
 801e568:	46bd      	mov	sp, r7
 801e56a:	bd80      	pop	{r7, pc}

0801e56c <LMM001_l_assimilate_down>:

// ----------------------------------------------------------------------------

static uint16_t LMM001_l_assimilate_down( LMM001_HandleType *HandlePtr,uint16_t c, uint16_t freemask ) {
 801e56c:	b480      	push	{r7}
 801e56e:	b083      	sub	sp, #12
 801e570:	af00      	add	r7, sp, #0
 801e572:	6078      	str	r0, [r7, #4]
 801e574:	4613      	mov	r3, r2
 801e576:	460a      	mov	r2, r1
 801e578:	807a      	strh	r2, [r7, #2]
 801e57a:	803b      	strh	r3, [r7, #0]

    UMM_NBLOCK(HandlePtr,UMM_PBLOCK(HandlePtr,c)) = UMM_NBLOCK(HandlePtr,c) | freemask;
 801e57c:	687b      	ldr	r3, [r7, #4]
 801e57e:	681a      	ldr	r2, [r3, #0]
 801e580:	687b      	ldr	r3, [r7, #4]
 801e582:	6819      	ldr	r1, [r3, #0]
 801e584:	887b      	ldrh	r3, [r7, #2]
 801e586:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e58a:	18cb      	adds	r3, r1, r3
 801e58c:	885b      	ldrh	r3, [r3, #2]
 801e58e:	b29b      	uxth	r3, r3
 801e590:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e594:	18d3      	adds	r3, r2, r3
 801e596:	687a      	ldr	r2, [r7, #4]
 801e598:	6811      	ldr	r1, [r2, #0]
 801e59a:	887a      	ldrh	r2, [r7, #2]
 801e59c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801e5a0:	188a      	adds	r2, r1, r2
 801e5a2:	8812      	ldrh	r2, [r2, #0]
 801e5a4:	b291      	uxth	r1, r2
 801e5a6:	883a      	ldrh	r2, [r7, #0]
 801e5a8:	430a      	orrs	r2, r1
 801e5aa:	b292      	uxth	r2, r2
 801e5ac:	801a      	strh	r2, [r3, #0]
    UMM_PBLOCK(HandlePtr,UMM_NBLOCK(HandlePtr,c)) = UMM_PBLOCK(HandlePtr,c);
 801e5ae:	687b      	ldr	r3, [r7, #4]
 801e5b0:	681a      	ldr	r2, [r3, #0]
 801e5b2:	687b      	ldr	r3, [r7, #4]
 801e5b4:	6819      	ldr	r1, [r3, #0]
 801e5b6:	887b      	ldrh	r3, [r7, #2]
 801e5b8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e5bc:	18cb      	adds	r3, r1, r3
 801e5be:	881b      	ldrh	r3, [r3, #0]
 801e5c0:	b29b      	uxth	r3, r3
 801e5c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e5c6:	18d3      	adds	r3, r2, r3
 801e5c8:	687a      	ldr	r2, [r7, #4]
 801e5ca:	6811      	ldr	r1, [r2, #0]
 801e5cc:	887a      	ldrh	r2, [r7, #2]
 801e5ce:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801e5d2:	188a      	adds	r2, r1, r2
 801e5d4:	8852      	ldrh	r2, [r2, #2]
 801e5d6:	b292      	uxth	r2, r2
 801e5d8:	805a      	strh	r2, [r3, #2]

    return( UMM_PBLOCK(HandlePtr,c) );
 801e5da:	687b      	ldr	r3, [r7, #4]
 801e5dc:	681a      	ldr	r2, [r3, #0]
 801e5de:	887b      	ldrh	r3, [r7, #2]
 801e5e0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e5e4:	18d3      	adds	r3, r2, r3
 801e5e6:	885b      	ldrh	r3, [r3, #2]
 801e5e8:	b29b      	uxth	r3, r3
}
 801e5ea:	4618      	mov	r0, r3
 801e5ec:	f107 070c 	add.w	r7, r7, #12
 801e5f0:	46bd      	mov	sp, r7
 801e5f2:	bc80      	pop	{r7}
 801e5f4:	4770      	bx	lr
 801e5f6:	bf00      	nop

0801e5f8 <LMM001_free>:
// ----------------------------------------------------------------------------
/*******************************************************************************
**                      Public Function Definitions                           **
*******************************************************************************/
/* The function frees the memory.*/
void LMM001_free( LMM001_HandleType *HandlePtr,void *MemPtr ) {
 801e5f8:	b580      	push	{r7, lr}
 801e5fa:	b084      	sub	sp, #16
 801e5fc:	af00      	add	r7, sp, #0
 801e5fe:	6078      	str	r0, [r7, #4]
 801e600:	6039      	str	r1, [r7, #0]

  uint16_t c;

  // If we're being asked to free a NULL pointer, well that's just silly!

  if( (void *)0 == MemPtr ) {
 801e602:	683b      	ldr	r3, [r7, #0]
 801e604:	2b00      	cmp	r3, #0
 801e606:	d065      	beq.n	801e6d4 <LMM001_free+0xdc>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 801e608:	b672      	cpsid	i
  LMM001_CRITICAL_ENTRY();

  // Figure out which block we're in. Note the use of truncated division...


   c = (uint16_t)(((uint32_t)MemPtr- (uint32_t)(&(HandlePtr->umm_heap[0])))/sizeof(LMM001_BlockType));
 801e60a:	683a      	ldr	r2, [r7, #0]
 801e60c:	687b      	ldr	r3, [r7, #4]
 801e60e:	681b      	ldr	r3, [r3, #0]
 801e610:	1ad3      	subs	r3, r2, r3
 801e612:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801e616:	81fb      	strh	r3, [r7, #14]

  DBG_LOG_DEBUG( "Freeing block %6i\n", c );

  // Now let's assimilate this block with the next one if possible.

  LMM001_l_assimilate_up(HandlePtr,c );
 801e618:	89fb      	ldrh	r3, [r7, #14]
 801e61a:	6878      	ldr	r0, [r7, #4]
 801e61c:	4619      	mov	r1, r3
 801e61e:	f7ff ff47 	bl	801e4b0 <LMM001_l_assimilate_up>

  // Then assimilate with the previous block if possible

  if( UMM_NBLOCK(HandlePtr,UMM_PBLOCK(HandlePtr,c)) & UMM_FREELIST_MASK ) {
 801e622:	687b      	ldr	r3, [r7, #4]
 801e624:	681a      	ldr	r2, [r3, #0]
 801e626:	687b      	ldr	r3, [r7, #4]
 801e628:	6819      	ldr	r1, [r3, #0]
 801e62a:	89fb      	ldrh	r3, [r7, #14]
 801e62c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e630:	18cb      	adds	r3, r1, r3
 801e632:	885b      	ldrh	r3, [r3, #2]
 801e634:	b29b      	uxth	r3, r3
 801e636:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e63a:	18d3      	adds	r3, r2, r3
 801e63c:	881b      	ldrh	r3, [r3, #0]
 801e63e:	b29b      	uxth	r3, r3
 801e640:	b29b      	uxth	r3, r3
 801e642:	b21b      	sxth	r3, r3
 801e644:	2b00      	cmp	r3, #0
 801e646:	da09      	bge.n	801e65c <LMM001_free+0x64>
#ifdef LMM001_DEBUG
    DBG_LOG_DEBUG( "Assimilate down to next block, which is FREE\n" );
#endif
    c = LMM001_l_assimilate_down(HandlePtr,c, UMM_FREELIST_MASK);
 801e648:	89fb      	ldrh	r3, [r7, #14]
 801e64a:	6878      	ldr	r0, [r7, #4]
 801e64c:	4619      	mov	r1, r3
 801e64e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 801e652:	f7ff ff8b 	bl	801e56c <LMM001_l_assimilate_down>
 801e656:	4603      	mov	r3, r0
 801e658:	81fb      	strh	r3, [r7, #14]
 801e65a:	e039      	b.n	801e6d0 <LMM001_free+0xd8>
    // The previous block is not a free block, so add this one to the head
    // of the free list
#ifdef LMM001_DEBUG
    DBG_LOG_DEBUG( "Just add to head of free list\n" );
#endif
    UMM_PFREE(HandlePtr,UMM_NFREE(HandlePtr,0)) = c;
 801e65c:	687b      	ldr	r3, [r7, #4]
 801e65e:	681a      	ldr	r2, [r3, #0]
 801e660:	687b      	ldr	r3, [r7, #4]
 801e662:	681b      	ldr	r3, [r3, #0]
 801e664:	889b      	ldrh	r3, [r3, #4]
 801e666:	b29b      	uxth	r3, r3
 801e668:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e66c:	18d3      	adds	r3, r2, r3
 801e66e:	89fa      	ldrh	r2, [r7, #14]
 801e670:	80da      	strh	r2, [r3, #6]
    UMM_NFREE(HandlePtr,c)            = UMM_NFREE(HandlePtr,0);
 801e672:	687b      	ldr	r3, [r7, #4]
 801e674:	681a      	ldr	r2, [r3, #0]
 801e676:	89fb      	ldrh	r3, [r7, #14]
 801e678:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e67c:	18d3      	adds	r3, r2, r3
 801e67e:	687a      	ldr	r2, [r7, #4]
 801e680:	6812      	ldr	r2, [r2, #0]
 801e682:	8892      	ldrh	r2, [r2, #4]
 801e684:	b292      	uxth	r2, r2
 801e686:	809a      	strh	r2, [r3, #4]
    UMM_PFREE(HandlePtr,c)            = 0;
 801e688:	687b      	ldr	r3, [r7, #4]
 801e68a:	681a      	ldr	r2, [r3, #0]
 801e68c:	89fb      	ldrh	r3, [r7, #14]
 801e68e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e692:	18d3      	adds	r3, r2, r3
 801e694:	f04f 0200 	mov.w	r2, #0
 801e698:	719a      	strb	r2, [r3, #6]
 801e69a:	f04f 0200 	mov.w	r2, #0
 801e69e:	71da      	strb	r2, [r3, #7]
    UMM_NFREE(HandlePtr,0)            = c;
 801e6a0:	687b      	ldr	r3, [r7, #4]
 801e6a2:	681b      	ldr	r3, [r3, #0]
 801e6a4:	89fa      	ldrh	r2, [r7, #14]
 801e6a6:	809a      	strh	r2, [r3, #4]

    UMM_NBLOCK(HandlePtr,c)          |= UMM_FREELIST_MASK;
 801e6a8:	687b      	ldr	r3, [r7, #4]
 801e6aa:	681a      	ldr	r2, [r3, #0]
 801e6ac:	89fb      	ldrh	r3, [r7, #14]
 801e6ae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e6b2:	18d2      	adds	r2, r2, r3
 801e6b4:	687b      	ldr	r3, [r7, #4]
 801e6b6:	6819      	ldr	r1, [r3, #0]
 801e6b8:	89fb      	ldrh	r3, [r7, #14]
 801e6ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e6be:	18cb      	adds	r3, r1, r3
 801e6c0:	881b      	ldrh	r3, [r3, #0]
 801e6c2:	b29b      	uxth	r3, r3
 801e6c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801e6c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801e6cc:	b29b      	uxth	r3, r3
 801e6ce:	8013      	strh	r3, [r2, #0]
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 801e6d0:	b662      	cpsie	i
 801e6d2:	e000      	b.n	801e6d6 <LMM001_free+0xde>
  if( (void *)0 == MemPtr ) {
#ifdef LMM001_DEBUG
    DBG_LOG_DEBUG( "free a null pointer -> do nothing\n" );
#endif

  return;
 801e6d4:	bf00      	nop
  }

  // Release the critical section...
  //
  LMM001_CRITICAL_EXIT();
}
 801e6d6:	f107 0710 	add.w	r7, r7, #16
 801e6da:	46bd      	mov	sp, r7
 801e6dc:	bd80      	pop	{r7, pc}
 801e6de:	bf00      	nop

0801e6e0 <LMM001_malloc>:

// ----------------------------------------------------------------------------

/* The function allocates the memory.*/
void *LMM001_malloc( LMM001_HandleType * HandlePtr, uint32_t size ) {
 801e6e0:	b580      	push	{r7, lr}
 801e6e2:	b086      	sub	sp, #24
 801e6e4:	af00      	add	r7, sp, #0
 801e6e6:	6078      	str	r0, [r7, #4]
 801e6e8:	6039      	str	r1, [r7, #0]

  uint16_t blocks;
  uint16_t blockSize = 0;
 801e6ea:	f04f 0300 	mov.w	r3, #0
 801e6ee:	82fb      	strh	r3, [r7, #22]
  // the very first thing we do is figure out if we're being asked to allocate
  // a size of 0 - and if we are we'll simply return a null pointer. if not
  // then reduce the size by 1 byte so that the subsequent calculations on
  // the number of blocks to allocate are easier...

  if( 0 == size ) {
 801e6f0:	683b      	ldr	r3, [r7, #0]
 801e6f2:	2b00      	cmp	r3, #0
 801e6f4:	d102      	bne.n	801e6fc <LMM001_malloc+0x1c>
#ifdef LMM001_DEBUG
    DBG_LOG_DEBUG( "malloc a block of 0 bytes -> do nothing\n" );
#endif
    return( (void *)NULL );
 801e6f6:	f04f 0300 	mov.w	r3, #0
 801e6fa:	e0ed      	b.n	801e8d8 <LMM001_malloc+0x1f8>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 801e6fc:	b672      	cpsid	i

  // Protect the critical section...
  //
  LMM001_CRITICAL_ENTRY();

  blocks = LMM001_lblocks( size );
 801e6fe:	6838      	ldr	r0, [r7, #0]
 801e700:	f7ff fe1c 	bl	801e33c <LMM001_lblocks>
 801e704:	4603      	mov	r3, r0
 801e706:	81fb      	strh	r3, [r7, #14]
  // enough to hold the number of blocks we need.
  //
  // This part may be customized to be a best-fit, worst-fit, or first-fit
  // algorithm

  cf = UMM_NFREE(HandlePtr,0);
 801e708:	687b      	ldr	r3, [r7, #4]
 801e70a:	681b      	ldr	r3, [r3, #0]
 801e70c:	791a      	ldrb	r2, [r3, #4]
 801e70e:	795b      	ldrb	r3, [r3, #5]
 801e710:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801e714:	4313      	orrs	r3, r2
 801e716:	823b      	strh	r3, [r7, #16]

  bestBlock = UMM_NFREE(HandlePtr,0);
 801e718:	687b      	ldr	r3, [r7, #4]
 801e71a:	681b      	ldr	r3, [r3, #0]
 801e71c:	791a      	ldrb	r2, [r3, #4]
 801e71e:	795b      	ldrb	r3, [r3, #5]
 801e720:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801e724:	4313      	orrs	r3, r2
 801e726:	827b      	strh	r3, [r7, #18]
  bestSize  = 0x7FFF;
 801e728:	f647 73ff 	movw	r3, #32767	; 0x7fff
 801e72c:	82bb      	strh	r3, [r7, #20]

  while( UMM_NFREE(HandlePtr,cf) ) {
 801e72e:	e027      	b.n	801e780 <LMM001_malloc+0xa0>
    blockSize = (UMM_NBLOCK(HandlePtr,cf) & UMM_BLOCKNO_MASK) - cf;
 801e730:	687b      	ldr	r3, [r7, #4]
 801e732:	681a      	ldr	r2, [r3, #0]
 801e734:	8a3b      	ldrh	r3, [r7, #16]
 801e736:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e73a:	18d3      	adds	r3, r2, r3
 801e73c:	881b      	ldrh	r3, [r3, #0]
 801e73e:	b29b      	uxth	r3, r3
 801e740:	ea4f 4343 	mov.w	r3, r3, lsl #17
 801e744:	ea4f 4353 	mov.w	r3, r3, lsr #17
 801e748:	b29a      	uxth	r2, r3
 801e74a:	8a3b      	ldrh	r3, [r7, #16]
 801e74c:	1ad3      	subs	r3, r2, r3
 801e74e:	82fb      	strh	r3, [r7, #22]
#if defined UMM_FIRST_FIT
    // This is the first block that fits!
    if( (blockSize >= blocks) )
        break;
#elif defined UMM_BEST_FIT
    if( (blockSize >= blocks) && (blockSize < bestSize) ) {
 801e750:	8afa      	ldrh	r2, [r7, #22]
 801e752:	89fb      	ldrh	r3, [r7, #14]
 801e754:	429a      	cmp	r2, r3
 801e756:	d307      	bcc.n	801e768 <LMM001_malloc+0x88>
 801e758:	8afa      	ldrh	r2, [r7, #22]
 801e75a:	8abb      	ldrh	r3, [r7, #20]
 801e75c:	429a      	cmp	r2, r3
 801e75e:	d203      	bcs.n	801e768 <LMM001_malloc+0x88>
      bestBlock = cf;
 801e760:	8a3b      	ldrh	r3, [r7, #16]
 801e762:	827b      	strh	r3, [r7, #18]
      bestSize  = blockSize;
 801e764:	8afb      	ldrh	r3, [r7, #22]
 801e766:	82bb      	strh	r3, [r7, #20]
    }
#endif

    cf = UMM_NFREE(HandlePtr,cf);
 801e768:	687b      	ldr	r3, [r7, #4]
 801e76a:	681a      	ldr	r2, [r3, #0]
 801e76c:	8a3b      	ldrh	r3, [r7, #16]
 801e76e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e772:	18d3      	adds	r3, r2, r3
 801e774:	791a      	ldrb	r2, [r3, #4]
 801e776:	795b      	ldrb	r3, [r3, #5]
 801e778:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801e77c:	4313      	orrs	r3, r2
 801e77e:	823b      	strh	r3, [r7, #16]
  cf = UMM_NFREE(HandlePtr,0);

  bestBlock = UMM_NFREE(HandlePtr,0);
  bestSize  = 0x7FFF;

  while( UMM_NFREE(HandlePtr,cf) ) {
 801e780:	687b      	ldr	r3, [r7, #4]
 801e782:	681a      	ldr	r2, [r3, #0]
 801e784:	8a3b      	ldrh	r3, [r7, #16]
 801e786:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e78a:	18d3      	adds	r3, r2, r3
 801e78c:	889b      	ldrh	r3, [r3, #4]
 801e78e:	b29b      	uxth	r3, r3
 801e790:	2b00      	cmp	r3, #0
 801e792:	d1cd      	bne.n	801e730 <LMM001_malloc+0x50>
#endif

    cf = UMM_NFREE(HandlePtr,cf);
  }

  if( 0x7FFF != bestSize ) {
 801e794:	8aba      	ldrh	r2, [r7, #20]
 801e796:	f647 73ff 	movw	r3, #32767	; 0x7fff
 801e79a:	429a      	cmp	r2, r3
 801e79c:	d003      	beq.n	801e7a6 <LMM001_malloc+0xc6>
    cf        = bestBlock;
 801e79e:	8a7b      	ldrh	r3, [r7, #18]
 801e7a0:	823b      	strh	r3, [r7, #16]
    blockSize = bestSize;
 801e7a2:	8abb      	ldrh	r3, [r7, #20]
 801e7a4:	82fb      	strh	r3, [r7, #22]
  }

  if( UMM_NBLOCK(HandlePtr,cf) & UMM_BLOCKNO_MASK ) {
 801e7a6:	687b      	ldr	r3, [r7, #4]
 801e7a8:	681a      	ldr	r2, [r3, #0]
 801e7aa:	8a3b      	ldrh	r3, [r7, #16]
 801e7ac:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e7b0:	18d3      	adds	r3, r2, r3
 801e7b2:	881b      	ldrh	r3, [r3, #0]
 801e7b4:	b29b      	uxth	r3, r3
 801e7b6:	ea4f 4343 	mov.w	r3, r3, lsl #17
 801e7ba:	ea4f 4353 	mov.w	r3, r3, lsr #17
 801e7be:	2b00      	cmp	r3, #0
 801e7c0:	d01d      	beq.n	801e7fe <LMM001_malloc+0x11e>
    // This is an existing block in the memory heap, we just need to split off
    // what we need, unlink it from the free list and mark it as in use, and
    // link the rest of the block back into the freelist as if it was a new
    // block on the free list...

    if( blockSize == blocks ) {
 801e7c2:	8afa      	ldrh	r2, [r7, #22]
 801e7c4:	89fb      	ldrh	r3, [r7, #14]
 801e7c6:	429a      	cmp	r2, r3
 801e7c8:	d105      	bne.n	801e7d6 <LMM001_malloc+0xf6>
      // It's an exact fit and we don't neet to split off a block.
      DBG_LOG_DEBUG( "Allocating %6i blocks starting at %6i - exact\n", blocks, cf );

      // Disconnect this block from the FREE list

      LMM001_ldisconnect_from_free_list(HandlePtr, cf );
 801e7ca:	8a3b      	ldrh	r3, [r7, #16]
 801e7cc:	6878      	ldr	r0, [r7, #4]
 801e7ce:	4619      	mov	r1, r3
 801e7d0:	f7ff fe22 	bl	801e418 <LMM001_ldisconnect_from_free_list>
 801e7d4:	e077      	b.n	801e8c6 <LMM001_malloc+0x1e6>

    } else {
     // It's not an exact fit and we need to split off a block.
     DBG_LOG_DEBUG( "Allocating %6i blocks starting at %6i - existing\n", blocks, cf );

     LMM001_lmake_new_block( HandlePtr,cf, blockSize-blocks, UMM_FREELIST_MASK );
 801e7d6:	8afa      	ldrh	r2, [r7, #22]
 801e7d8:	89fb      	ldrh	r3, [r7, #14]
 801e7da:	1ad3      	subs	r3, r2, r3
 801e7dc:	b29b      	uxth	r3, r3
 801e7de:	8a3a      	ldrh	r2, [r7, #16]
 801e7e0:	6878      	ldr	r0, [r7, #4]
 801e7e2:	4611      	mov	r1, r2
 801e7e4:	461a      	mov	r2, r3
 801e7e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801e7ea:	f7ff fdc3 	bl	801e374 <LMM001_lmake_new_block>

     cf += blockSize-blocks;
 801e7ee:	8afa      	ldrh	r2, [r7, #22]
 801e7f0:	89fb      	ldrh	r3, [r7, #14]
 801e7f2:	1ad3      	subs	r3, r2, r3
 801e7f4:	b29a      	uxth	r2, r3
 801e7f6:	8a3b      	ldrh	r3, [r7, #16]
 801e7f8:	18d3      	adds	r3, r2, r3
 801e7fa:	823b      	strh	r3, [r7, #16]
 801e7fc:	e063      	b.n	801e8c6 <LMM001_malloc+0x1e6>
  } else {
    // We're at the end of the heap - allocate a new block, but check to see if
    // there's enough memory left for the requested block! Actually, we may need
    // one more than that if we're initializing the umm_heap for the first
    // time, which happens in the next conditional...
	  if( HandlePtr->umm_numblocks <= cf+blocks+1 ) {
 801e7fe:	687b      	ldr	r3, [r7, #4]
 801e800:	889b      	ldrh	r3, [r3, #4]
 801e802:	b29b      	uxth	r3, r3
 801e804:	461a      	mov	r2, r3
 801e806:	8a39      	ldrh	r1, [r7, #16]
 801e808:	89fb      	ldrh	r3, [r7, #14]
 801e80a:	18cb      	adds	r3, r1, r3
 801e80c:	f103 0301 	add.w	r3, r3, #1
 801e810:	429a      	cmp	r2, r3
 801e812:	dc03      	bgt.n	801e81c <LMM001_malloc+0x13c>
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 801e814:	b662      	cpsie	i

      // Release the critical section...
      //
      LMM001_CRITICAL_EXIT();

      return( (void *)NULL );
 801e816:	f04f 0300 	mov.w	r3, #0
 801e81a:	e05d      	b.n	801e8d8 <LMM001_malloc+0x1f8>

    // Now check to see if we need to initialize the free list...this assumes
    // that the BSS is set to 0 on startup. We should rarely get to the end of
    // the free list so this is the "cheapest" place to put the initialization!

    if( 0 == cf ) {
 801e81c:	8a3b      	ldrh	r3, [r7, #16]
 801e81e:	2b00      	cmp	r3, #0
 801e820:	d116      	bne.n	801e850 <LMM001_malloc+0x170>
#ifdef LMM001_DEBUG
      DBG_LOG_DEBUG( "Initializing malloc free block pointer\n" );
#endif
      UMM_NBLOCK(HandlePtr,0) = 1;
 801e822:	687b      	ldr	r3, [r7, #4]
 801e824:	681b      	ldr	r3, [r3, #0]
 801e826:	f04f 0200 	mov.w	r2, #0
 801e82a:	f042 0201 	orr.w	r2, r2, #1
 801e82e:	701a      	strb	r2, [r3, #0]
 801e830:	f04f 0200 	mov.w	r2, #0
 801e834:	705a      	strb	r2, [r3, #1]
      UMM_NFREE(HandlePtr,0)  = 1;
 801e836:	687b      	ldr	r3, [r7, #4]
 801e838:	681b      	ldr	r3, [r3, #0]
 801e83a:	f04f 0200 	mov.w	r2, #0
 801e83e:	f042 0201 	orr.w	r2, r2, #1
 801e842:	711a      	strb	r2, [r3, #4]
 801e844:	f04f 0200 	mov.w	r2, #0
 801e848:	715a      	strb	r2, [r3, #5]
      cf            = 1;
 801e84a:	f04f 0301 	mov.w	r3, #1
 801e84e:	823b      	strh	r3, [r7, #16]
    }

    DBG_LOG_DEBUG( "Allocating %6i blocks starting at %6i - new     \n", blocks, cf );

    UMM_NFREE(HandlePtr,UMM_PFREE(HandlePtr,cf)) = cf+blocks;
 801e850:	687b      	ldr	r3, [r7, #4]
 801e852:	681a      	ldr	r2, [r3, #0]
 801e854:	687b      	ldr	r3, [r7, #4]
 801e856:	6819      	ldr	r1, [r3, #0]
 801e858:	8a3b      	ldrh	r3, [r7, #16]
 801e85a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e85e:	18cb      	adds	r3, r1, r3
 801e860:	88db      	ldrh	r3, [r3, #6]
 801e862:	b29b      	uxth	r3, r3
 801e864:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e868:	18d3      	adds	r3, r2, r3
 801e86a:	8a39      	ldrh	r1, [r7, #16]
 801e86c:	89fa      	ldrh	r2, [r7, #14]
 801e86e:	188a      	adds	r2, r1, r2
 801e870:	b292      	uxth	r2, r2
 801e872:	809a      	strh	r2, [r3, #4]

    memcpy( &UMM_BLOCK(HandlePtr,cf+blocks), &UMM_BLOCK(HandlePtr,cf), sizeof(LMM001_BlockType) );
 801e874:	687b      	ldr	r3, [r7, #4]
 801e876:	681a      	ldr	r2, [r3, #0]
 801e878:	8a39      	ldrh	r1, [r7, #16]
 801e87a:	89fb      	ldrh	r3, [r7, #14]
 801e87c:	18cb      	adds	r3, r1, r3
 801e87e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e882:	18d2      	adds	r2, r2, r3
 801e884:	687b      	ldr	r3, [r7, #4]
 801e886:	6819      	ldr	r1, [r3, #0]
 801e888:	8a3b      	ldrh	r3, [r7, #16]
 801e88a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e88e:	18cb      	adds	r3, r1, r3
 801e890:	4610      	mov	r0, r2
 801e892:	4619      	mov	r1, r3
 801e894:	f04f 0208 	mov.w	r2, #8
 801e898:	f008 fb4e 	bl	8026f38 <memcpy>

    UMM_NBLOCK(HandlePtr,cf)           = cf+blocks;
 801e89c:	687b      	ldr	r3, [r7, #4]
 801e89e:	681a      	ldr	r2, [r3, #0]
 801e8a0:	8a3b      	ldrh	r3, [r7, #16]
 801e8a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e8a6:	18d3      	adds	r3, r2, r3
 801e8a8:	8a39      	ldrh	r1, [r7, #16]
 801e8aa:	89fa      	ldrh	r2, [r7, #14]
 801e8ac:	188a      	adds	r2, r1, r2
 801e8ae:	b292      	uxth	r2, r2
 801e8b0:	801a      	strh	r2, [r3, #0]
    UMM_PBLOCK(HandlePtr,cf+blocks)    = cf;
 801e8b2:	687b      	ldr	r3, [r7, #4]
 801e8b4:	681a      	ldr	r2, [r3, #0]
 801e8b6:	8a39      	ldrh	r1, [r7, #16]
 801e8b8:	89fb      	ldrh	r3, [r7, #14]
 801e8ba:	18cb      	adds	r3, r1, r3
 801e8bc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e8c0:	18d3      	adds	r3, r2, r3
 801e8c2:	8a3a      	ldrh	r2, [r7, #16]
 801e8c4:	805a      	strh	r2, [r3, #2]
 801e8c6:	b662      	cpsie	i

  // Release the critical section...
  //
  LMM001_CRITICAL_EXIT();

  return( (void *)&UMM_DATA(HandlePtr,cf) );
 801e8c8:	687b      	ldr	r3, [r7, #4]
 801e8ca:	681a      	ldr	r2, [r3, #0]
 801e8cc:	8a3b      	ldrh	r3, [r7, #16]
 801e8ce:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e8d2:	18d3      	adds	r3, r2, r3
 801e8d4:	f103 0304 	add.w	r3, r3, #4
}
 801e8d8:	4618      	mov	r0, r3
 801e8da:	f107 0718 	add.w	r7, r7, #24
 801e8de:	46bd      	mov	sp, r7
 801e8e0:	bd80      	pop	{r7, pc}
 801e8e2:	bf00      	nop

0801e8e4 <LMM001_realloc>:

// ----------------------------------------------------------------------------

/* The function reallocates the memory.*/
void *LMM001_realloc(LMM001_HandleType *HandlePtr, void *MemPtr, uint32_t size ) {
 801e8e4:	b580      	push	{r7, lr}
 801e8e6:	b088      	sub	sp, #32
 801e8e8:	af00      	add	r7, sp, #0
 801e8ea:	60f8      	str	r0, [r7, #12]
 801e8ec:	60b9      	str	r1, [r7, #8]
 801e8ee:	607a      	str	r2, [r7, #4]
  // standard says that if MemPtr is NULL and size is non-zero, then we've
  // got to work the same a malloc(). If size is also 0, then our version
  // of malloc() returns a NULL pointer, which is OK as far as the ANSI C
  // standard is concerned.

  if( ((void *)NULL == MemPtr) ) {
 801e8f0:	68bb      	ldr	r3, [r7, #8]
 801e8f2:	2b00      	cmp	r3, #0
 801e8f4:	d105      	bne.n	801e902 <LMM001_realloc+0x1e>
#ifdef LMM001_DEBUG
    DBG_LOG_DEBUG( "realloc the NULL pointer - call malloc()\n" );
#endif
    return(LMM001_malloc(HandlePtr,size));
 801e8f6:	68f8      	ldr	r0, [r7, #12]
 801e8f8:	6879      	ldr	r1, [r7, #4]
 801e8fa:	f7ff fef1 	bl	801e6e0 <LMM001_malloc>
 801e8fe:	4603      	mov	r3, r0
 801e900:	e0c6      	b.n	801ea90 <LMM001_realloc+0x1ac>

  // Now we're sure that we have a non_NULL MemPtr, but we're not sure what
  // we should do with it. If the size is 0, then the ANSI C standard says that
  // we should operate the same as free.

  if( 0 == size ) {
 801e902:	687b      	ldr	r3, [r7, #4]
 801e904:	2b00      	cmp	r3, #0
 801e906:	d106      	bne.n	801e916 <LMM001_realloc+0x32>
#ifdef LMM001_DEBUG
    DBG_LOG_DEBUG( "realloc to 0 size, just free the block\n" );
#endif
    LMM001_free(HandlePtr, MemPtr );
 801e908:	68f8      	ldr	r0, [r7, #12]
 801e90a:	68b9      	ldr	r1, [r7, #8]
 801e90c:	f7ff fe74 	bl	801e5f8 <LMM001_free>
    
    return( (void *)NULL );
 801e910:	f04f 0300 	mov.w	r3, #0
 801e914:	e0bc      	b.n	801ea90 <LMM001_realloc+0x1ac>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 801e916:	b672      	cpsid	i
  // to the new block, and then free the old block.
  //
  // While this will work, we end up doing a lot of possibly unnecessary
  // copying. So first, let's figure out how many blocks we'll need.

  blocks = LMM001_lblocks( size );
 801e918:	6878      	ldr	r0, [r7, #4]
 801e91a:	f7ff fd0f 	bl	801e33c <LMM001_lblocks>
 801e91e:	4603      	mov	r3, r0
 801e920:	83bb      	strh	r3, [r7, #28]

  // Figure out which block we're in. Note the use of truncated division...


  c = (uint16_t)(((uint32_t)MemPtr- (uint32_t)(&(HandlePtr->umm_heap[0])))/sizeof(LMM001_BlockType));
 801e922:	68ba      	ldr	r2, [r7, #8]
 801e924:	68fb      	ldr	r3, [r7, #12]
 801e926:	681b      	ldr	r3, [r3, #0]
 801e928:	1ad3      	subs	r3, r2, r3
 801e92a:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801e92e:	83fb      	strh	r3, [r7, #30]
					  
  // Figure out how big this block is...

  blockSize = (UMM_NBLOCK(HandlePtr,c) - c);
 801e930:	68fb      	ldr	r3, [r7, #12]
 801e932:	681a      	ldr	r2, [r3, #0]
 801e934:	8bfb      	ldrh	r3, [r7, #30]
 801e936:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e93a:	18d3      	adds	r3, r2, r3
 801e93c:	881b      	ldrh	r3, [r3, #0]
 801e93e:	b29a      	uxth	r2, r3
 801e940:	8bfb      	ldrh	r3, [r7, #30]
 801e942:	1ad3      	subs	r3, r2, r3
 801e944:	837b      	strh	r3, [r7, #26]

  // Figure out how many bytes are in this block
    
  curSize   = (blockSize*sizeof(LMM001_BlockType))-(sizeof(((LMM001_BlockType *)0)->header));
 801e946:	8b7b      	ldrh	r3, [r7, #26]
 801e948:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e94c:	f1a3 0304 	sub.w	r3, r3, #4
 801e950:	617b      	str	r3, [r7, #20]

  // Ok, now that we're here, we know the block number of the original chunk
  // of memory, and we know how much new memory we want, and we know the original
  // block size...

  if( blockSize == blocks ) {
 801e952:	8b7a      	ldrh	r2, [r7, #26]
 801e954:	8bbb      	ldrh	r3, [r7, #28]
 801e956:	429a      	cmp	r2, r3
 801e958:	d102      	bne.n	801e960 <LMM001_realloc+0x7c>
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 801e95a:	b662      	cpsie	i

    // Release the critical section...
    //
    LMM001_CRITICAL_EXIT();

    return( MemPtr );
 801e95c:	68bb      	ldr	r3, [r7, #8]
 801e95e:	e097      	b.n	801ea90 <LMM001_realloc+0x1ac>
  // way, try to assimilate up to the next block before doing anything...
  //
  // If it's still too small, we have to free it anyways and it will save the
  // assimilation step later in free :-)

  LMM001_l_assimilate_up(HandlePtr, c );
 801e960:	8bfb      	ldrh	r3, [r7, #30]
 801e962:	68f8      	ldr	r0, [r7, #12]
 801e964:	4619      	mov	r1, r3
 801e966:	f7ff fda3 	bl	801e4b0 <LMM001_l_assimilate_up>
  // Now check if it might help to assimilate down, but don't actually
  // do the downward assimilation unless the resulting block will hold the
  // new request! If this block of code runs, then the new block will
  // either fit the request exactly, or be larger than the request.

  if( (UMM_NBLOCK(HandlePtr,UMM_PBLOCK(HandlePtr,c)) & UMM_FREELIST_MASK) &&
 801e96a:	68fb      	ldr	r3, [r7, #12]
 801e96c:	681a      	ldr	r2, [r3, #0]
 801e96e:	68fb      	ldr	r3, [r7, #12]
 801e970:	6819      	ldr	r1, [r3, #0]
 801e972:	8bfb      	ldrh	r3, [r7, #30]
 801e974:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e978:	18cb      	adds	r3, r1, r3
 801e97a:	885b      	ldrh	r3, [r3, #2]
 801e97c:	b29b      	uxth	r3, r3
 801e97e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e982:	18d3      	adds	r3, r2, r3
 801e984:	881b      	ldrh	r3, [r3, #0]
 801e986:	b29b      	uxth	r3, r3
 801e988:	b29b      	uxth	r3, r3
 801e98a:	b21b      	sxth	r3, r3
 801e98c:	2b00      	cmp	r3, #0
 801e98e:	da3f      	bge.n	801ea10 <LMM001_realloc+0x12c>
      (blocks <= (UMM_NBLOCK(HandlePtr,c)-UMM_PBLOCK(HandlePtr,c)))    ) {
 801e990:	8bba      	ldrh	r2, [r7, #28]
 801e992:	68fb      	ldr	r3, [r7, #12]
 801e994:	6819      	ldr	r1, [r3, #0]
 801e996:	8bfb      	ldrh	r3, [r7, #30]
 801e998:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e99c:	18cb      	adds	r3, r1, r3
 801e99e:	881b      	ldrh	r3, [r3, #0]
 801e9a0:	b29b      	uxth	r3, r3
 801e9a2:	4619      	mov	r1, r3
 801e9a4:	68fb      	ldr	r3, [r7, #12]
 801e9a6:	6818      	ldr	r0, [r3, #0]
 801e9a8:	8bfb      	ldrh	r3, [r7, #30]
 801e9aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e9ae:	18c3      	adds	r3, r0, r3
 801e9b0:	885b      	ldrh	r3, [r3, #2]
 801e9b2:	b29b      	uxth	r3, r3
 801e9b4:	1acb      	subs	r3, r1, r3
  // Now check if it might help to assimilate down, but don't actually
  // do the downward assimilation unless the resulting block will hold the
  // new request! If this block of code runs, then the new block will
  // either fit the request exactly, or be larger than the request.

  if( (UMM_NBLOCK(HandlePtr,UMM_PBLOCK(HandlePtr,c)) & UMM_FREELIST_MASK) &&
 801e9b6:	429a      	cmp	r2, r3
 801e9b8:	dc2a      	bgt.n	801ea10 <LMM001_realloc+0x12c>

    DBG_LOG_DEBUG( "realloc() could assimilate down %i blocks - fits!\n\r", c-UMM_PBLOCK(c) );

    // Disconnect the previous block from the FREE list

    LMM001_ldisconnect_from_free_list(HandlePtr, UMM_PBLOCK(HandlePtr,c) );
 801e9ba:	68fb      	ldr	r3, [r7, #12]
 801e9bc:	681a      	ldr	r2, [r3, #0]
 801e9be:	8bfb      	ldrh	r3, [r7, #30]
 801e9c0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e9c4:	18d3      	adds	r3, r2, r3
 801e9c6:	885b      	ldrh	r3, [r3, #2]
 801e9c8:	b29b      	uxth	r3, r3
 801e9ca:	68f8      	ldr	r0, [r7, #12]
 801e9cc:	4619      	mov	r1, r3
 801e9ce:	f7ff fd23 	bl	801e418 <LMM001_ldisconnect_from_free_list>

    // Connect the previous block to the next block ... and then
    // realign the current block pointer

    c = LMM001_l_assimilate_down(HandlePtr,c, 0);
 801e9d2:	8bfb      	ldrh	r3, [r7, #30]
 801e9d4:	68f8      	ldr	r0, [r7, #12]
 801e9d6:	4619      	mov	r1, r3
 801e9d8:	f04f 0200 	mov.w	r2, #0
 801e9dc:	f7ff fdc6 	bl	801e56c <LMM001_l_assimilate_down>
 801e9e0:	4603      	mov	r3, r0
 801e9e2:	83fb      	strh	r3, [r7, #30]

    // Move the bytes down to the new block we just created, but be sure to move
    // only the original bytes.

    memmove( (void *)&UMM_DATA(HandlePtr,c), MemPtr, curSize );
 801e9e4:	68fb      	ldr	r3, [r7, #12]
 801e9e6:	681a      	ldr	r2, [r3, #0]
 801e9e8:	8bfb      	ldrh	r3, [r7, #30]
 801e9ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801e9ee:	18d3      	adds	r3, r2, r3
 801e9f0:	f103 0304 	add.w	r3, r3, #4
 801e9f4:	4618      	mov	r0, r3
 801e9f6:	68b9      	ldr	r1, [r7, #8]
 801e9f8:	697a      	ldr	r2, [r7, #20]
 801e9fa:	f008 fb3f 	bl	802707c <memmove>
 
    // And don't forget to adjust the pointer to the new block location!

    MemPtr    = (void *)&UMM_DATA(HandlePtr,c);
 801e9fe:	68fb      	ldr	r3, [r7, #12]
 801ea00:	681a      	ldr	r2, [r3, #0]
 801ea02:	8bfb      	ldrh	r3, [r7, #30]
 801ea04:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801ea08:	18d3      	adds	r3, r2, r3
 801ea0a:	f103 0304 	add.w	r3, r3, #4
 801ea0e:	60bb      	str	r3, [r7, #8]
  }

  // Now calculate the block size again...and we'll have three cases

  blockSize = (UMM_NBLOCK(HandlePtr,c) - c);
 801ea10:	68fb      	ldr	r3, [r7, #12]
 801ea12:	681a      	ldr	r2, [r3, #0]
 801ea14:	8bfb      	ldrh	r3, [r7, #30]
 801ea16:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801ea1a:	18d3      	adds	r3, r2, r3
 801ea1c:	881b      	ldrh	r3, [r3, #0]
 801ea1e:	b29a      	uxth	r2, r3
 801ea20:	8bfb      	ldrh	r3, [r7, #30]
 801ea22:	1ad3      	subs	r3, r2, r3
 801ea24:	837b      	strh	r3, [r7, #26]

  if( blockSize == blocks ) {
 801ea26:	8b7a      	ldrh	r2, [r7, #26]
 801ea28:	8bbb      	ldrh	r3, [r7, #28]
 801ea2a:	429a      	cmp	r2, r3
 801ea2c:	d02e      	beq.n	801ea8c <LMM001_realloc+0x1a8>
    // This space intentionally left blank - return the original pointer!

    DBG_LOG_DEBUG( "realloc the same size block - %i, do nothing\n", blocks );

  } else if (blockSize > blocks ) {
 801ea2e:	8b7a      	ldrh	r2, [r7, #26]
 801ea30:	8bbb      	ldrh	r3, [r7, #28]
 801ea32:	429a      	cmp	r2, r3
 801ea34:	d917      	bls.n	801ea66 <LMM001_realloc+0x182>
    // New block is smaller than the old block, so just make a new block
    // at the end of this one and put it up on the free list...

    DBG_LOG_DEBUG( "realloc %i to a smaller block %i, shrink and free the leftover bits\n", blockSize, blocks );

    LMM001_lmake_new_block(HandlePtr, c, blocks, 0 );
 801ea36:	8bfa      	ldrh	r2, [r7, #30]
 801ea38:	8bbb      	ldrh	r3, [r7, #28]
 801ea3a:	68f8      	ldr	r0, [r7, #12]
 801ea3c:	4611      	mov	r1, r2
 801ea3e:	461a      	mov	r2, r3
 801ea40:	f04f 0300 	mov.w	r3, #0
 801ea44:	f7ff fc96 	bl	801e374 <LMM001_lmake_new_block>
    
    LMM001_free( HandlePtr,(void *)&UMM_DATA(HandlePtr,c+blocks) );
 801ea48:	68fb      	ldr	r3, [r7, #12]
 801ea4a:	681a      	ldr	r2, [r3, #0]
 801ea4c:	8bf9      	ldrh	r1, [r7, #30]
 801ea4e:	8bbb      	ldrh	r3, [r7, #28]
 801ea50:	18cb      	adds	r3, r1, r3
 801ea52:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801ea56:	18d3      	adds	r3, r2, r3
 801ea58:	f103 0304 	add.w	r3, r3, #4
 801ea5c:	68f8      	ldr	r0, [r7, #12]
 801ea5e:	4619      	mov	r1, r3
 801ea60:	f7ff fdca 	bl	801e5f8 <LMM001_free>
 801ea64:	e012      	b.n	801ea8c <LMM001_realloc+0x1a8>
  } else {
    // New block is bigger than the old block...
    
    void *oldptr = MemPtr;
 801ea66:	68bb      	ldr	r3, [r7, #8]
 801ea68:	613b      	str	r3, [r7, #16]
    DBG_LOG_DEBUG( "realloc %i to a bigger block %i, make new, copy, and free the old\n", blockSize, blocks );

    // Now umm_malloc() a new/ one, copy the old data to the new block, and
    // free up the old block, but only if the malloc was sucessful!

    MemPtr = LMM001_malloc( HandlePtr,size );
 801ea6a:	68f8      	ldr	r0, [r7, #12]
 801ea6c:	6879      	ldr	r1, [r7, #4]
 801ea6e:	f7ff fe37 	bl	801e6e0 <LMM001_malloc>
 801ea72:	60b8      	str	r0, [r7, #8]
	if(MemPtr != NULL) {
 801ea74:	68bb      	ldr	r3, [r7, #8]
 801ea76:	2b00      	cmp	r3, #0
 801ea78:	d004      	beq.n	801ea84 <LMM001_realloc+0x1a0>
       memcpy( MemPtr, oldptr, curSize );
 801ea7a:	68b8      	ldr	r0, [r7, #8]
 801ea7c:	6939      	ldr	r1, [r7, #16]
 801ea7e:	697a      	ldr	r2, [r7, #20]
 801ea80:	f008 fa5a 	bl	8026f38 <memcpy>
    }

    LMM001_free( HandlePtr,oldptr );
 801ea84:	68f8      	ldr	r0, [r7, #12]
 801ea86:	6939      	ldr	r1, [r7, #16]
 801ea88:	f7ff fdb6 	bl	801e5f8 <LMM001_free>
 801ea8c:	b662      	cpsie	i

  // Release the critical section...
  //
  LMM001_CRITICAL_EXIT();

  return( MemPtr );
 801ea8e:	68bb      	ldr	r3, [r7, #8]
}
 801ea90:	4618      	mov	r0, r3
 801ea92:	f107 0720 	add.w	r7, r7, #32
 801ea96:	46bd      	mov	sp, r7
 801ea98:	bd80      	pop	{r7, pc}
 801ea9a:	bf00      	nop

0801ea9c <IO004_Init>:
/** @ingroup IO004_Func
 * @{
 */

void IO004_Init(void)
{
 801ea9c:	b480      	push	{r7}
 801ea9e:	af00      	add	r7, sp, #0
   /* <<<DD_IO004_API_1>>> */

	   

  /* Configuration of 3 Port 0 based on User configuration */
  IO004_Handle0.PortRegs->OMR = 0U<< 0;
 801eaa0:	f24d 333c 	movw	r3, #54076	; 0xd33c
 801eaa4:	f6c0 0302 	movt	r3, #2050	; 0x802
 801eaa8:	685b      	ldr	r3, [r3, #4]
 801eaaa:	f04f 0200 	mov.w	r2, #0
 801eaae:	605a      	str	r2, [r3, #4]
  
  IO004_Handle0.PortRegs->PDR0   &= (uint32_t)(~(PORT3_PDR0_PD0_Msk));
 801eab0:	f24d 333c 	movw	r3, #54076	; 0xd33c
 801eab4:	f6c0 0302 	movt	r3, #2050	; 0x802
 801eab8:	685a      	ldr	r2, [r3, #4]
 801eaba:	f24d 333c 	movw	r3, #54076	; 0xd33c
 801eabe:	f6c0 0302 	movt	r3, #2050	; 0x802
 801eac2:	685b      	ldr	r3, [r3, #4]
 801eac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801eac6:	f023 0307 	bic.w	r3, r3, #7
 801eaca:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle0.PortRegs->PDR0   |= (uint32_t)((4UL << PORT3_PDR0_PD0_Pos) & \
 801eacc:	f24d 333c 	movw	r3, #54076	; 0xd33c
 801ead0:	f6c0 0302 	movt	r3, #2050	; 0x802
 801ead4:	685a      	ldr	r2, [r3, #4]
 801ead6:	f24d 333c 	movw	r3, #54076	; 0xd33c
 801eada:	f6c0 0302 	movt	r3, #2050	; 0x802
 801eade:	685b      	ldr	r3, [r3, #4]
 801eae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801eae2:	f043 0304 	orr.w	r3, r3, #4
 801eae6:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT3_PDR0_PD0_Msk);
  IO004_Handle0.PortRegs->IOCR0 |= (0U << 3);   
 801eae8:	f24d 333c 	movw	r3, #54076	; 0xd33c
 801eaec:	f6c0 0302 	movt	r3, #2050	; 0x802
 801eaf0:	685a      	ldr	r2, [r3, #4]
 801eaf2:	f24d 333c 	movw	r3, #54076	; 0xd33c
 801eaf6:	f6c0 0302 	movt	r3, #2050	; 0x802
 801eafa:	685b      	ldr	r3, [r3, #4]
 801eafc:	691b      	ldr	r3, [r3, #16]
 801eafe:	6113      	str	r3, [r2, #16]

  /* Configuration of 3 Port 1 based on User configuration */
  IO004_Handle1.PortRegs->OMR = 0U<< 1;
 801eb00:	f24d 3344 	movw	r3, #54084	; 0xd344
 801eb04:	f6c0 0302 	movt	r3, #2050	; 0x802
 801eb08:	685b      	ldr	r3, [r3, #4]
 801eb0a:	f04f 0200 	mov.w	r2, #0
 801eb0e:	605a      	str	r2, [r3, #4]
  
  IO004_Handle1.PortRegs->PDR0   &= (uint32_t)(~(PORT3_PDR0_PD1_Msk));
 801eb10:	f24d 3344 	movw	r3, #54084	; 0xd344
 801eb14:	f6c0 0302 	movt	r3, #2050	; 0x802
 801eb18:	685a      	ldr	r2, [r3, #4]
 801eb1a:	f24d 3344 	movw	r3, #54084	; 0xd344
 801eb1e:	f6c0 0302 	movt	r3, #2050	; 0x802
 801eb22:	685b      	ldr	r3, [r3, #4]
 801eb24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801eb26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801eb2a:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle1.PortRegs->PDR0   |= (uint32_t)((4UL << PORT3_PDR0_PD1_Pos) & \
 801eb2c:	f24d 3344 	movw	r3, #54084	; 0xd344
 801eb30:	f6c0 0302 	movt	r3, #2050	; 0x802
 801eb34:	685a      	ldr	r2, [r3, #4]
 801eb36:	f24d 3344 	movw	r3, #54084	; 0xd344
 801eb3a:	f6c0 0302 	movt	r3, #2050	; 0x802
 801eb3e:	685b      	ldr	r3, [r3, #4]
 801eb40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801eb42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801eb46:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT3_PDR0_PD1_Msk);
  IO004_Handle1.PortRegs->IOCR0 |= (0U << 11);   
 801eb48:	f24d 3344 	movw	r3, #54084	; 0xd344
 801eb4c:	f6c0 0302 	movt	r3, #2050	; 0x802
 801eb50:	685a      	ldr	r2, [r3, #4]
 801eb52:	f24d 3344 	movw	r3, #54084	; 0xd344
 801eb56:	f6c0 0302 	movt	r3, #2050	; 0x802
 801eb5a:	685b      	ldr	r3, [r3, #4]
 801eb5c:	691b      	ldr	r3, [r3, #16]
 801eb5e:	6113      	str	r3, [r2, #16]

  /* Configuration of 3 Port 2 based on User configuration */
  IO004_Handle2.PortRegs->OMR = 0U<< 2;
 801eb60:	f24d 334c 	movw	r3, #54092	; 0xd34c
 801eb64:	f6c0 0302 	movt	r3, #2050	; 0x802
 801eb68:	685b      	ldr	r3, [r3, #4]
 801eb6a:	f04f 0200 	mov.w	r2, #0
 801eb6e:	605a      	str	r2, [r3, #4]
  
  IO004_Handle2.PortRegs->PDR0   &= (uint32_t)(~(PORT3_PDR0_PD2_Msk));
 801eb70:	f24d 334c 	movw	r3, #54092	; 0xd34c
 801eb74:	f6c0 0302 	movt	r3, #2050	; 0x802
 801eb78:	685a      	ldr	r2, [r3, #4]
 801eb7a:	f24d 334c 	movw	r3, #54092	; 0xd34c
 801eb7e:	f6c0 0302 	movt	r3, #2050	; 0x802
 801eb82:	685b      	ldr	r3, [r3, #4]
 801eb84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801eb86:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 801eb8a:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle2.PortRegs->PDR0   |= (uint32_t)((4UL << PORT3_PDR0_PD2_Pos) & \
 801eb8c:	f24d 334c 	movw	r3, #54092	; 0xd34c
 801eb90:	f6c0 0302 	movt	r3, #2050	; 0x802
 801eb94:	685a      	ldr	r2, [r3, #4]
 801eb96:	f24d 334c 	movw	r3, #54092	; 0xd34c
 801eb9a:	f6c0 0302 	movt	r3, #2050	; 0x802
 801eb9e:	685b      	ldr	r3, [r3, #4]
 801eba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801eba2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 801eba6:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT3_PDR0_PD2_Msk);
  IO004_Handle2.PortRegs->IOCR0 |= (0U << 19);
 801eba8:	f24d 334c 	movw	r3, #54092	; 0xd34c
 801ebac:	f6c0 0302 	movt	r3, #2050	; 0x802
 801ebb0:	685a      	ldr	r2, [r3, #4]
 801ebb2:	f24d 334c 	movw	r3, #54092	; 0xd34c
 801ebb6:	f6c0 0302 	movt	r3, #2050	; 0x802
 801ebba:	685b      	ldr	r3, [r3, #4]
 801ebbc:	691b      	ldr	r3, [r3, #16]
 801ebbe:	6113      	str	r3, [r2, #16]
}
 801ebc0:	46bd      	mov	sp, r7
 801ebc2:	bc80      	pop	{r7}
 801ebc4:	4770      	bx	lr
 801ebc6:	bf00      	nop

0801ebc8 <IO004_DisableOutputDriver>:

void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
{
 801ebc8:	b480      	push	{r7}
 801ebca:	b085      	sub	sp, #20
 801ebcc:	af00      	add	r7, sp, #0
 801ebce:	6078      	str	r0, [r7, #4]
 801ebd0:	460b      	mov	r3, r1
 801ebd2:	70fb      	strb	r3, [r7, #3]
  uint8_t Pin = Handle->PortPin;
 801ebd4:	687b      	ldr	r3, [r7, #4]
 801ebd6:	785b      	ldrb	r3, [r3, #1]
 801ebd8:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 801ebda:	7bfb      	ldrb	r3, [r7, #15]
 801ebdc:	2b03      	cmp	r3, #3
 801ebde:	d823      	bhi.n	801ec28 <IO004_DisableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 801ebe0:	687b      	ldr	r3, [r7, #4]
 801ebe2:	685b      	ldr	r3, [r3, #4]
 801ebe4:	687a      	ldr	r2, [r7, #4]
 801ebe6:	6852      	ldr	r2, [r2, #4]
 801ebe8:	6911      	ldr	r1, [r2, #16]
 801ebea:	7bfa      	ldrb	r2, [r7, #15]
 801ebec:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ebf0:	f102 0203 	add.w	r2, r2, #3
 801ebf4:	f04f 001f 	mov.w	r0, #31
 801ebf8:	fa00 f202 	lsl.w	r2, r0, r2
 801ebfc:	ea6f 0202 	mvn.w	r2, r2
 801ec00:	400a      	ands	r2, r1
 801ec02:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 801ec04:	687b      	ldr	r3, [r7, #4]
 801ec06:	685b      	ldr	r3, [r3, #4]
 801ec08:	687a      	ldr	r2, [r7, #4]
 801ec0a:	6852      	ldr	r2, [r2, #4]
 801ec0c:	6911      	ldr	r1, [r2, #16]
 801ec0e:	78fa      	ldrb	r2, [r7, #3]
 801ec10:	f002 001f 	and.w	r0, r2, #31
 801ec14:	7bfa      	ldrb	r2, [r7, #15]
 801ec16:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ec1a:	f102 0203 	add.w	r2, r2, #3
 801ec1e:	fa00 f202 	lsl.w	r2, r0, r2
 801ec22:	430a      	orrs	r2, r1
 801ec24:	611a      	str	r2, [r3, #16]
 801ec26:	e088      	b.n	801ed3a <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 801ec28:	7bfb      	ldrb	r3, [r7, #15]
 801ec2a:	2b03      	cmp	r3, #3
 801ec2c:	d92a      	bls.n	801ec84 <IO004_DisableOutputDriver+0xbc>
 801ec2e:	7bfb      	ldrb	r3, [r7, #15]
 801ec30:	2b07      	cmp	r3, #7
 801ec32:	d827      	bhi.n	801ec84 <IO004_DisableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 801ec34:	7bfb      	ldrb	r3, [r7, #15]
 801ec36:	f1a3 0304 	sub.w	r3, r3, #4
 801ec3a:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 801ec3c:	687b      	ldr	r3, [r7, #4]
 801ec3e:	685b      	ldr	r3, [r3, #4]
 801ec40:	687a      	ldr	r2, [r7, #4]
 801ec42:	6852      	ldr	r2, [r2, #4]
 801ec44:	6951      	ldr	r1, [r2, #20]
 801ec46:	7bfa      	ldrb	r2, [r7, #15]
 801ec48:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ec4c:	f102 0203 	add.w	r2, r2, #3
 801ec50:	f04f 001f 	mov.w	r0, #31
 801ec54:	fa00 f202 	lsl.w	r2, r0, r2
 801ec58:	ea6f 0202 	mvn.w	r2, r2
 801ec5c:	400a      	ands	r2, r1
 801ec5e:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 801ec60:	687b      	ldr	r3, [r7, #4]
 801ec62:	685b      	ldr	r3, [r3, #4]
 801ec64:	687a      	ldr	r2, [r7, #4]
 801ec66:	6852      	ldr	r2, [r2, #4]
 801ec68:	6951      	ldr	r1, [r2, #20]
 801ec6a:	78fa      	ldrb	r2, [r7, #3]
 801ec6c:	f002 001f 	and.w	r0, r2, #31
 801ec70:	7bfa      	ldrb	r2, [r7, #15]
 801ec72:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ec76:	f102 0203 	add.w	r2, r2, #3
 801ec7a:	fa00 f202 	lsl.w	r2, r0, r2
 801ec7e:	430a      	orrs	r2, r1
 801ec80:	615a      	str	r2, [r3, #20]
 801ec82:	e05a      	b.n	801ed3a <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 801ec84:	7bfb      	ldrb	r3, [r7, #15]
 801ec86:	2b07      	cmp	r3, #7
 801ec88:	d92a      	bls.n	801ece0 <IO004_DisableOutputDriver+0x118>
 801ec8a:	7bfb      	ldrb	r3, [r7, #15]
 801ec8c:	2b0b      	cmp	r3, #11
 801ec8e:	d827      	bhi.n	801ece0 <IO004_DisableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 801ec90:	7bfb      	ldrb	r3, [r7, #15]
 801ec92:	f1a3 0308 	sub.w	r3, r3, #8
 801ec96:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 801ec98:	687b      	ldr	r3, [r7, #4]
 801ec9a:	685b      	ldr	r3, [r3, #4]
 801ec9c:	687a      	ldr	r2, [r7, #4]
 801ec9e:	6852      	ldr	r2, [r2, #4]
 801eca0:	6991      	ldr	r1, [r2, #24]
 801eca2:	7bfa      	ldrb	r2, [r7, #15]
 801eca4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801eca8:	f102 0203 	add.w	r2, r2, #3
 801ecac:	f04f 001f 	mov.w	r0, #31
 801ecb0:	fa00 f202 	lsl.w	r2, r0, r2
 801ecb4:	ea6f 0202 	mvn.w	r2, r2
 801ecb8:	400a      	ands	r2, r1
 801ecba:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 801ecbc:	687b      	ldr	r3, [r7, #4]
 801ecbe:	685b      	ldr	r3, [r3, #4]
 801ecc0:	687a      	ldr	r2, [r7, #4]
 801ecc2:	6852      	ldr	r2, [r2, #4]
 801ecc4:	6991      	ldr	r1, [r2, #24]
 801ecc6:	78fa      	ldrb	r2, [r7, #3]
 801ecc8:	f002 001f 	and.w	r0, r2, #31
 801eccc:	7bfa      	ldrb	r2, [r7, #15]
 801ecce:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ecd2:	f102 0203 	add.w	r2, r2, #3
 801ecd6:	fa00 f202 	lsl.w	r2, r0, r2
 801ecda:	430a      	orrs	r2, r1
 801ecdc:	619a      	str	r2, [r3, #24]
 801ecde:	e02c      	b.n	801ed3a <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 801ece0:	7bfb      	ldrb	r3, [r7, #15]
 801ece2:	2b0b      	cmp	r3, #11
 801ece4:	d929      	bls.n	801ed3a <IO004_DisableOutputDriver+0x172>
 801ece6:	7bfb      	ldrb	r3, [r7, #15]
 801ece8:	2b0f      	cmp	r3, #15
 801ecea:	d826      	bhi.n	801ed3a <IO004_DisableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 801ecec:	7bfb      	ldrb	r3, [r7, #15]
 801ecee:	f1a3 030c 	sub.w	r3, r3, #12
 801ecf2:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 801ecf4:	687b      	ldr	r3, [r7, #4]
 801ecf6:	685b      	ldr	r3, [r3, #4]
 801ecf8:	687a      	ldr	r2, [r7, #4]
 801ecfa:	6852      	ldr	r2, [r2, #4]
 801ecfc:	69d1      	ldr	r1, [r2, #28]
 801ecfe:	7bfa      	ldrb	r2, [r7, #15]
 801ed00:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ed04:	f102 0203 	add.w	r2, r2, #3
 801ed08:	f04f 001f 	mov.w	r0, #31
 801ed0c:	fa00 f202 	lsl.w	r2, r0, r2
 801ed10:	ea6f 0202 	mvn.w	r2, r2
 801ed14:	400a      	ands	r2, r1
 801ed16:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 801ed18:	687b      	ldr	r3, [r7, #4]
 801ed1a:	685b      	ldr	r3, [r3, #4]
 801ed1c:	687a      	ldr	r2, [r7, #4]
 801ed1e:	6852      	ldr	r2, [r2, #4]
 801ed20:	69d1      	ldr	r1, [r2, #28]
 801ed22:	78fa      	ldrb	r2, [r7, #3]
 801ed24:	f002 001f 	and.w	r0, r2, #31
 801ed28:	7bfa      	ldrb	r2, [r7, #15]
 801ed2a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ed2e:	f102 0203 	add.w	r2, r2, #3
 801ed32:	fa00 f202 	lsl.w	r2, r0, r2
 801ed36:	430a      	orrs	r2, r1
 801ed38:	61da      	str	r2, [r3, #28]
  else
  {
	  /*Not supposed to be here */
  }

}
 801ed3a:	f107 0714 	add.w	r7, r7, #20
 801ed3e:	46bd      	mov	sp, r7
 801ed40:	bc80      	pop	{r7}
 801ed42:	4770      	bx	lr

0801ed44 <IO004_EnableOutputDriver>:

void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
{
 801ed44:	b480      	push	{r7}
 801ed46:	b085      	sub	sp, #20
 801ed48:	af00      	add	r7, sp, #0
 801ed4a:	6078      	str	r0, [r7, #4]
 801ed4c:	460b      	mov	r3, r1
 801ed4e:	70fb      	strb	r3, [r7, #3]

  uint8_t Pin = Handle->PortPin;
 801ed50:	687b      	ldr	r3, [r7, #4]
 801ed52:	785b      	ldrb	r3, [r3, #1]
 801ed54:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 801ed56:	7bfb      	ldrb	r3, [r7, #15]
 801ed58:	2b03      	cmp	r3, #3
 801ed5a:	d823      	bhi.n	801eda4 <IO004_EnableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 801ed5c:	687b      	ldr	r3, [r7, #4]
 801ed5e:	685b      	ldr	r3, [r3, #4]
 801ed60:	687a      	ldr	r2, [r7, #4]
 801ed62:	6852      	ldr	r2, [r2, #4]
 801ed64:	6911      	ldr	r1, [r2, #16]
 801ed66:	7bfa      	ldrb	r2, [r7, #15]
 801ed68:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ed6c:	f102 0203 	add.w	r2, r2, #3
 801ed70:	f04f 001f 	mov.w	r0, #31
 801ed74:	fa00 f202 	lsl.w	r2, r0, r2
 801ed78:	ea6f 0202 	mvn.w	r2, r2
 801ed7c:	400a      	ands	r2, r1
 801ed7e:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 801ed80:	687b      	ldr	r3, [r7, #4]
 801ed82:	685b      	ldr	r3, [r3, #4]
 801ed84:	687a      	ldr	r2, [r7, #4]
 801ed86:	6852      	ldr	r2, [r2, #4]
 801ed88:	6911      	ldr	r1, [r2, #16]
 801ed8a:	78fa      	ldrb	r2, [r7, #3]
 801ed8c:	f002 001f 	and.w	r0, r2, #31
 801ed90:	7bfa      	ldrb	r2, [r7, #15]
 801ed92:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ed96:	f102 0203 	add.w	r2, r2, #3
 801ed9a:	fa00 f202 	lsl.w	r2, r0, r2
 801ed9e:	430a      	orrs	r2, r1
 801eda0:	611a      	str	r2, [r3, #16]
 801eda2:	e088      	b.n	801eeb6 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 801eda4:	7bfb      	ldrb	r3, [r7, #15]
 801eda6:	2b03      	cmp	r3, #3
 801eda8:	d92a      	bls.n	801ee00 <IO004_EnableOutputDriver+0xbc>
 801edaa:	7bfb      	ldrb	r3, [r7, #15]
 801edac:	2b07      	cmp	r3, #7
 801edae:	d827      	bhi.n	801ee00 <IO004_EnableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 801edb0:	7bfb      	ldrb	r3, [r7, #15]
 801edb2:	f1a3 0304 	sub.w	r3, r3, #4
 801edb6:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 801edb8:	687b      	ldr	r3, [r7, #4]
 801edba:	685b      	ldr	r3, [r3, #4]
 801edbc:	687a      	ldr	r2, [r7, #4]
 801edbe:	6852      	ldr	r2, [r2, #4]
 801edc0:	6951      	ldr	r1, [r2, #20]
 801edc2:	7bfa      	ldrb	r2, [r7, #15]
 801edc4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801edc8:	f102 0203 	add.w	r2, r2, #3
 801edcc:	f04f 001f 	mov.w	r0, #31
 801edd0:	fa00 f202 	lsl.w	r2, r0, r2
 801edd4:	ea6f 0202 	mvn.w	r2, r2
 801edd8:	400a      	ands	r2, r1
 801edda:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 801eddc:	687b      	ldr	r3, [r7, #4]
 801edde:	685b      	ldr	r3, [r3, #4]
 801ede0:	687a      	ldr	r2, [r7, #4]
 801ede2:	6852      	ldr	r2, [r2, #4]
 801ede4:	6951      	ldr	r1, [r2, #20]
 801ede6:	78fa      	ldrb	r2, [r7, #3]
 801ede8:	f002 001f 	and.w	r0, r2, #31
 801edec:	7bfa      	ldrb	r2, [r7, #15]
 801edee:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801edf2:	f102 0203 	add.w	r2, r2, #3
 801edf6:	fa00 f202 	lsl.w	r2, r0, r2
 801edfa:	430a      	orrs	r2, r1
 801edfc:	615a      	str	r2, [r3, #20]
 801edfe:	e05a      	b.n	801eeb6 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 801ee00:	7bfb      	ldrb	r3, [r7, #15]
 801ee02:	2b07      	cmp	r3, #7
 801ee04:	d92a      	bls.n	801ee5c <IO004_EnableOutputDriver+0x118>
 801ee06:	7bfb      	ldrb	r3, [r7, #15]
 801ee08:	2b0b      	cmp	r3, #11
 801ee0a:	d827      	bhi.n	801ee5c <IO004_EnableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 801ee0c:	7bfb      	ldrb	r3, [r7, #15]
 801ee0e:	f1a3 0308 	sub.w	r3, r3, #8
 801ee12:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 801ee14:	687b      	ldr	r3, [r7, #4]
 801ee16:	685b      	ldr	r3, [r3, #4]
 801ee18:	687a      	ldr	r2, [r7, #4]
 801ee1a:	6852      	ldr	r2, [r2, #4]
 801ee1c:	6991      	ldr	r1, [r2, #24]
 801ee1e:	7bfa      	ldrb	r2, [r7, #15]
 801ee20:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ee24:	f102 0203 	add.w	r2, r2, #3
 801ee28:	f04f 001f 	mov.w	r0, #31
 801ee2c:	fa00 f202 	lsl.w	r2, r0, r2
 801ee30:	ea6f 0202 	mvn.w	r2, r2
 801ee34:	400a      	ands	r2, r1
 801ee36:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 801ee38:	687b      	ldr	r3, [r7, #4]
 801ee3a:	685b      	ldr	r3, [r3, #4]
 801ee3c:	687a      	ldr	r2, [r7, #4]
 801ee3e:	6852      	ldr	r2, [r2, #4]
 801ee40:	6991      	ldr	r1, [r2, #24]
 801ee42:	78fa      	ldrb	r2, [r7, #3]
 801ee44:	f002 001f 	and.w	r0, r2, #31
 801ee48:	7bfa      	ldrb	r2, [r7, #15]
 801ee4a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ee4e:	f102 0203 	add.w	r2, r2, #3
 801ee52:	fa00 f202 	lsl.w	r2, r0, r2
 801ee56:	430a      	orrs	r2, r1
 801ee58:	619a      	str	r2, [r3, #24]
 801ee5a:	e02c      	b.n	801eeb6 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 801ee5c:	7bfb      	ldrb	r3, [r7, #15]
 801ee5e:	2b0b      	cmp	r3, #11
 801ee60:	d929      	bls.n	801eeb6 <IO004_EnableOutputDriver+0x172>
 801ee62:	7bfb      	ldrb	r3, [r7, #15]
 801ee64:	2b0f      	cmp	r3, #15
 801ee66:	d826      	bhi.n	801eeb6 <IO004_EnableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 801ee68:	7bfb      	ldrb	r3, [r7, #15]
 801ee6a:	f1a3 030c 	sub.w	r3, r3, #12
 801ee6e:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 801ee70:	687b      	ldr	r3, [r7, #4]
 801ee72:	685b      	ldr	r3, [r3, #4]
 801ee74:	687a      	ldr	r2, [r7, #4]
 801ee76:	6852      	ldr	r2, [r2, #4]
 801ee78:	69d1      	ldr	r1, [r2, #28]
 801ee7a:	7bfa      	ldrb	r2, [r7, #15]
 801ee7c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801ee80:	f102 0203 	add.w	r2, r2, #3
 801ee84:	f04f 001f 	mov.w	r0, #31
 801ee88:	fa00 f202 	lsl.w	r2, r0, r2
 801ee8c:	ea6f 0202 	mvn.w	r2, r2
 801ee90:	400a      	ands	r2, r1
 801ee92:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 801ee94:	687b      	ldr	r3, [r7, #4]
 801ee96:	685b      	ldr	r3, [r3, #4]
 801ee98:	687a      	ldr	r2, [r7, #4]
 801ee9a:	6852      	ldr	r2, [r2, #4]
 801ee9c:	69d1      	ldr	r1, [r2, #28]
 801ee9e:	78fa      	ldrb	r2, [r7, #3]
 801eea0:	f002 001f 	and.w	r0, r2, #31
 801eea4:	7bfa      	ldrb	r2, [r7, #15]
 801eea6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801eeaa:	f102 0203 	add.w	r2, r2, #3
 801eeae:	fa00 f202 	lsl.w	r2, r0, r2
 801eeb2:	430a      	orrs	r2, r1
 801eeb4:	61da      	str	r2, [r3, #28]
  }
  else
  {
	  /*Not supposed to be here */
  }
}
 801eeb6:	f107 0714 	add.w	r7, r7, #20
 801eeba:	46bd      	mov	sp, r7
 801eebc:	bc80      	pop	{r7}
 801eebe:	4770      	bx	lr

0801eec0 <IO002_lInit>:
*******************************************************************************/
/*
*The function initialises the provided instance of IO002 app.
*/
static void IO002_lInit(const IO002_HandleType * handle)
{
 801eec0:	b580      	push	{r7, lr}
 801eec2:	b084      	sub	sp, #16
 801eec4:	af00      	add	r7, sp, #0
 801eec6:	6078      	str	r0, [r7, #4]
	/*Get the port pin assigned for the particular instance of IO002 handle*/
	uint32_t Pin = handle->PortPin;
 801eec8:	687b      	ldr	r3, [r7, #4]
 801eeca:	785b      	ldrb	r3, [r3, #1]
 801eecc:	60fb      	str	r3, [r7, #12]
		
	/* Configuration of port pins based on User configuration */
	if(handle->IOCR_OE == 1U )
 801eece:	687b      	ldr	r3, [r7, #4]
 801eed0:	69db      	ldr	r3, [r3, #28]
 801eed2:	2b01      	cmp	r3, #1
 801eed4:	d107      	bne.n	801eee6 <IO002_lInit+0x26>
	{
		handle->PortRegs->OMR = (handle->OMR_PS << Pin);
 801eed6:	687b      	ldr	r3, [r7, #4]
 801eed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801eeda:	687a      	ldr	r2, [r7, #4]
 801eedc:	6851      	ldr	r1, [r2, #4]
 801eede:	68fa      	ldr	r2, [r7, #12]
 801eee0:	fa01 f202 	lsl.w	r2, r1, r2
 801eee4:	605a      	str	r2, [r3, #4]
	}
  
#if(UC_FAMILY == 4) 
	/*XMC 4 family specific initialisation*/
	IO002_XMC4_lInit(handle,Pin);
 801eee6:	6878      	ldr	r0, [r7, #4]
 801eee8:	68f9      	ldr	r1, [r7, #12]
 801eeea:	f000 f825 	bl	801ef38 <IO002_XMC4_lInit>
#endif

	/*Hardware control configuration*/
	if(handle->HW_SEL == 1U )
 801eeee:	687b      	ldr	r3, [r7, #4]
 801eef0:	68db      	ldr	r3, [r3, #12]
 801eef2:	2b01      	cmp	r3, #1
 801eef4:	d10b      	bne.n	801ef0e <IO002_lInit+0x4e>
	{
		handle->PortRegs->HWSEL  |= ((uint32_t)2U << Pin);
 801eef6:	687b      	ldr	r3, [r7, #4]
 801eef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801eefa:	687a      	ldr	r2, [r7, #4]
 801eefc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801eefe:	6f51      	ldr	r1, [r2, #116]	; 0x74
 801ef00:	68fa      	ldr	r2, [r7, #12]
 801ef02:	f04f 0002 	mov.w	r0, #2
 801ef06:	fa00 f202 	lsl.w	r2, r0, r2
 801ef0a:	430a      	orrs	r2, r1
 801ef0c:	675a      	str	r2, [r3, #116]	; 0x74
	}

	/*Check input/output control output enable is true*/
	if(handle->IOCR_OE == 1U )
 801ef0e:	687b      	ldr	r3, [r7, #4]
 801ef10:	69db      	ldr	r3, [r3, #28]
 801ef12:	2b01      	cmp	r3, #1
 801ef14:	d103      	bne.n	801ef1e <IO002_lInit+0x5e>
    {
	    IO002_IOCR_OE_Enabled_lInit(handle,Pin);
 801ef16:	6878      	ldr	r0, [r7, #4]
 801ef18:	68f9      	ldr	r1, [r7, #12]
 801ef1a:	f000 f85d 	bl	801efd8 <IO002_IOCR_OE_Enabled_lInit>
    }

	/*If output enable is false*/
	if(handle->IOCR_OE == (uint32_t)0 )
 801ef1e:	687b      	ldr	r3, [r7, #4]
 801ef20:	69db      	ldr	r3, [r3, #28]
 801ef22:	2b00      	cmp	r3, #0
 801ef24:	d103      	bne.n	801ef2e <IO002_lInit+0x6e>
	{
#if(UC_FAMILY == 1)
		IO002_XMC1_lInit(handle,Pin);
#endif

		IO002_IOCR_OE_Disabled_lInit(handle,Pin);
 801ef26:	6878      	ldr	r0, [r7, #4]
 801ef28:	68f9      	ldr	r1, [r7, #12]
 801ef2a:	f000 f8c3 	bl	801f0b4 <IO002_IOCR_OE_Disabled_lInit>
	}
}
 801ef2e:	f107 0710 	add.w	r7, r7, #16
 801ef32:	46bd      	mov	sp, r7
 801ef34:	bd80      	pop	{r7, pc}
 801ef36:	bf00      	nop

0801ef38 <IO002_XMC4_lInit>:
#if(UC_FAMILY == 4)
/*
*This function initialises the pad driver register for XMC4000 devices.
*/
static void IO002_XMC4_lInit(const IO002_HandleType * handle,uint32_t Pin)
{
 801ef38:	b480      	push	{r7}
 801ef3a:	b083      	sub	sp, #12
 801ef3c:	af00      	add	r7, sp, #0
 801ef3e:	6078      	str	r0, [r7, #4]
 801ef40:	6039      	str	r1, [r7, #0]
	if(handle->IOCR_OE == 1U )
 801ef42:	687b      	ldr	r3, [r7, #4]
 801ef44:	69db      	ldr	r3, [r3, #28]
 801ef46:	2b01      	cmp	r3, #1
 801ef48:	d141      	bne.n	801efce <IO002_XMC4_lInit+0x96>
	{
		if(Pin < 8U)
 801ef4a:	683b      	ldr	r3, [r7, #0]
 801ef4c:	2b07      	cmp	r3, #7
 801ef4e:	d81f      	bhi.n	801ef90 <IO002_XMC4_lInit+0x58>
		{
		  if(handle->pdr0_ptr != NULL)
 801ef50:	687b      	ldr	r3, [r7, #4]
 801ef52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801ef54:	2b00      	cmp	r3, #0
 801ef56:	d03a      	beq.n	801efce <IO002_XMC4_lInit+0x96>
		  {
			  *handle->pdr0_ptr &= (uint32_t)(~(handle->PDR0_MSK));
 801ef58:	687b      	ldr	r3, [r7, #4]
 801ef5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801ef5c:	687a      	ldr	r2, [r7, #4]
 801ef5e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 801ef60:	6811      	ldr	r1, [r2, #0]
 801ef62:	687a      	ldr	r2, [r7, #4]
 801ef64:	6a92      	ldr	r2, [r2, #40]	; 0x28
 801ef66:	ea6f 0202 	mvn.w	r2, r2
 801ef6a:	400a      	ands	r2, r1
 801ef6c:	601a      	str	r2, [r3, #0]
			  *handle->pdr0_ptr |= (uint32_t)((handle->PDR_PD << handle->PDR0_POS)
 801ef6e:	687b      	ldr	r3, [r7, #4]
 801ef70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801ef72:	687a      	ldr	r2, [r7, #4]
 801ef74:	6c52      	ldr	r2, [r2, #68]	; 0x44
 801ef76:	6811      	ldr	r1, [r2, #0]
 801ef78:	687a      	ldr	r2, [r7, #4]
 801ef7a:	6890      	ldr	r0, [r2, #8]
 801ef7c:	687a      	ldr	r2, [r7, #4]
 801ef7e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 801ef80:	fa00 f002 	lsl.w	r0, r0, r2
														  & handle->PDR0_MSK);
 801ef84:	687a      	ldr	r2, [r7, #4]
 801ef86:	6a92      	ldr	r2, [r2, #40]	; 0x28
		if(Pin < 8U)
		{
		  if(handle->pdr0_ptr != NULL)
		  {
			  *handle->pdr0_ptr &= (uint32_t)(~(handle->PDR0_MSK));
			  *handle->pdr0_ptr |= (uint32_t)((handle->PDR_PD << handle->PDR0_POS)
 801ef88:	4002      	ands	r2, r0
 801ef8a:	430a      	orrs	r2, r1
 801ef8c:	601a      	str	r2, [r3, #0]
 801ef8e:	e01e      	b.n	801efce <IO002_XMC4_lInit+0x96>
														  & handle->PDR0_MSK);
		  }
		}
		else
		{
		  if(handle->pdr1_ptr != NULL)
 801ef90:	687b      	ldr	r3, [r7, #4]
 801ef92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801ef94:	2b00      	cmp	r3, #0
 801ef96:	d01a      	beq.n	801efce <IO002_XMC4_lInit+0x96>
		  {
			  *handle->pdr1_ptr  &= (uint32_t)(~(handle->PDR1_MSK));
 801ef98:	687b      	ldr	r3, [r7, #4]
 801ef9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801ef9c:	687a      	ldr	r2, [r7, #4]
 801ef9e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 801efa0:	6811      	ldr	r1, [r2, #0]
 801efa2:	687a      	ldr	r2, [r7, #4]
 801efa4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 801efa6:	ea6f 0202 	mvn.w	r2, r2
 801efaa:	400a      	ands	r2, r1
 801efac:	601a      	str	r2, [r3, #0]
			  *handle->pdr1_ptr  |= (uint32_t)((handle->PDR_PD << handle->PDR1_POS)
 801efae:	687b      	ldr	r3, [r7, #4]
 801efb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801efb2:	687a      	ldr	r2, [r7, #4]
 801efb4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 801efb6:	6811      	ldr	r1, [r2, #0]
 801efb8:	687a      	ldr	r2, [r7, #4]
 801efba:	6890      	ldr	r0, [r2, #8]
 801efbc:	687a      	ldr	r2, [r7, #4]
 801efbe:	6b52      	ldr	r2, [r2, #52]	; 0x34
 801efc0:	fa00 f002 	lsl.w	r0, r0, r2
														   & handle->PDR1_MSK);
 801efc4:	687a      	ldr	r2, [r7, #4]
 801efc6:	6b12      	ldr	r2, [r2, #48]	; 0x30
		else
		{
		  if(handle->pdr1_ptr != NULL)
		  {
			  *handle->pdr1_ptr  &= (uint32_t)(~(handle->PDR1_MSK));
			  *handle->pdr1_ptr  |= (uint32_t)((handle->PDR_PD << handle->PDR1_POS)
 801efc8:	4002      	ands	r2, r0
 801efca:	430a      	orrs	r2, r1
 801efcc:	601a      	str	r2, [r3, #0]
														   & handle->PDR1_MSK);
		  }
		}
	}
}
 801efce:	f107 070c 	add.w	r7, r7, #12
 801efd2:	46bd      	mov	sp, r7
 801efd4:	bc80      	pop	{r7}
 801efd6:	4770      	bx	lr

0801efd8 <IO002_IOCR_OE_Enabled_lInit>:
#endif

/*This function initialises the input/output control registers.*/
static void IO002_IOCR_OE_Enabled_lInit(const IO002_HandleType * handle,
		                                                      uint32_t Pin)
{
 801efd8:	b480      	push	{r7}
 801efda:	b083      	sub	sp, #12
 801efdc:	af00      	add	r7, sp, #0
 801efde:	6078      	str	r0, [r7, #4]
 801efe0:	6039      	str	r1, [r7, #0]
	if(Pin < 4U)
 801efe2:	683b      	ldr	r3, [r7, #0]
 801efe4:	2b03      	cmp	r3, #3
 801efe6:	d810      	bhi.n	801f00a <IO002_IOCR_OE_Enabled_lInit+0x32>
	{
		handle->PortRegs->IOCR0 |= (handle->IOCR << (3U+(Pin*8U)));
 801efe8:	687b      	ldr	r3, [r7, #4]
 801efea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801efec:	687a      	ldr	r2, [r7, #4]
 801efee:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801eff0:	6911      	ldr	r1, [r2, #16]
 801eff2:	687a      	ldr	r2, [r7, #4]
 801eff4:	6a50      	ldr	r0, [r2, #36]	; 0x24
 801eff6:	683a      	ldr	r2, [r7, #0]
 801eff8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801effc:	f102 0203 	add.w	r2, r2, #3
 801f000:	fa00 f202 	lsl.w	r2, r0, r2
 801f004:	430a      	orrs	r2, r1
 801f006:	611a      	str	r2, [r3, #16]
 801f008:	e04f      	b.n	801f0aa <IO002_IOCR_OE_Enabled_lInit+0xd2>
	}
	else if ((Pin >= 4U) && (Pin <= 7U))
 801f00a:	683b      	ldr	r3, [r7, #0]
 801f00c:	2b03      	cmp	r3, #3
 801f00e:	d917      	bls.n	801f040 <IO002_IOCR_OE_Enabled_lInit+0x68>
 801f010:	683b      	ldr	r3, [r7, #0]
 801f012:	2b07      	cmp	r3, #7
 801f014:	d814      	bhi.n	801f040 <IO002_IOCR_OE_Enabled_lInit+0x68>
	{
		Pin = (Pin - 4U);
 801f016:	683b      	ldr	r3, [r7, #0]
 801f018:	f1a3 0304 	sub.w	r3, r3, #4
 801f01c:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR4 |= (handle->IOCR << (3U+(Pin*8U)));
 801f01e:	687b      	ldr	r3, [r7, #4]
 801f020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801f022:	687a      	ldr	r2, [r7, #4]
 801f024:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801f026:	6951      	ldr	r1, [r2, #20]
 801f028:	687a      	ldr	r2, [r7, #4]
 801f02a:	6a50      	ldr	r0, [r2, #36]	; 0x24
 801f02c:	683a      	ldr	r2, [r7, #0]
 801f02e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801f032:	f102 0203 	add.w	r2, r2, #3
 801f036:	fa00 f202 	lsl.w	r2, r0, r2
 801f03a:	430a      	orrs	r2, r1
 801f03c:	615a      	str	r2, [r3, #20]
 801f03e:	e034      	b.n	801f0aa <IO002_IOCR_OE_Enabled_lInit+0xd2>
	}
	else if ((Pin >= 8U) && (Pin <= 11U))
 801f040:	683b      	ldr	r3, [r7, #0]
 801f042:	2b07      	cmp	r3, #7
 801f044:	d917      	bls.n	801f076 <IO002_IOCR_OE_Enabled_lInit+0x9e>
 801f046:	683b      	ldr	r3, [r7, #0]
 801f048:	2b0b      	cmp	r3, #11
 801f04a:	d814      	bhi.n	801f076 <IO002_IOCR_OE_Enabled_lInit+0x9e>
	{
		Pin = (Pin - 8U);
 801f04c:	683b      	ldr	r3, [r7, #0]
 801f04e:	f1a3 0308 	sub.w	r3, r3, #8
 801f052:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR8 |= (handle->IOCR << (3U+(Pin*8U)));
 801f054:	687b      	ldr	r3, [r7, #4]
 801f056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801f058:	687a      	ldr	r2, [r7, #4]
 801f05a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801f05c:	6991      	ldr	r1, [r2, #24]
 801f05e:	687a      	ldr	r2, [r7, #4]
 801f060:	6a50      	ldr	r0, [r2, #36]	; 0x24
 801f062:	683a      	ldr	r2, [r7, #0]
 801f064:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801f068:	f102 0203 	add.w	r2, r2, #3
 801f06c:	fa00 f202 	lsl.w	r2, r0, r2
 801f070:	430a      	orrs	r2, r1
 801f072:	619a      	str	r2, [r3, #24]
 801f074:	e019      	b.n	801f0aa <IO002_IOCR_OE_Enabled_lInit+0xd2>
	}
	else if ((Pin >= 12U) && (Pin <= 15U))
 801f076:	683b      	ldr	r3, [r7, #0]
 801f078:	2b0b      	cmp	r3, #11
 801f07a:	d916      	bls.n	801f0aa <IO002_IOCR_OE_Enabled_lInit+0xd2>
 801f07c:	683b      	ldr	r3, [r7, #0]
 801f07e:	2b0f      	cmp	r3, #15
 801f080:	d813      	bhi.n	801f0aa <IO002_IOCR_OE_Enabled_lInit+0xd2>
	{
		Pin = (Pin - 12U);
 801f082:	683b      	ldr	r3, [r7, #0]
 801f084:	f1a3 030c 	sub.w	r3, r3, #12
 801f088:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR12 |= (handle->IOCR << (3U+(Pin*8U)));
 801f08a:	687b      	ldr	r3, [r7, #4]
 801f08c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801f08e:	687a      	ldr	r2, [r7, #4]
 801f090:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801f092:	69d1      	ldr	r1, [r2, #28]
 801f094:	687a      	ldr	r2, [r7, #4]
 801f096:	6a50      	ldr	r0, [r2, #36]	; 0x24
 801f098:	683a      	ldr	r2, [r7, #0]
 801f09a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801f09e:	f102 0203 	add.w	r2, r2, #3
 801f0a2:	fa00 f202 	lsl.w	r2, r0, r2
 801f0a6:	430a      	orrs	r2, r1
 801f0a8:	61da      	str	r2, [r3, #28]
	}
	else
	{
	}

}
 801f0aa:	f107 070c 	add.w	r7, r7, #12
 801f0ae:	46bd      	mov	sp, r7
 801f0b0:	bc80      	pop	{r7}
 801f0b2:	4770      	bx	lr

0801f0b4 <IO002_IOCR_OE_Disabled_lInit>:

/*This function initialises the input/output control registers when output 
enable is false*/
static void IO002_IOCR_OE_Disabled_lInit(const IO002_HandleType * handle,
		                                                      uint32_t Pin)
{
 801f0b4:	b480      	push	{r7}
 801f0b6:	b083      	sub	sp, #12
 801f0b8:	af00      	add	r7, sp, #0
 801f0ba:	6078      	str	r0, [r7, #4]
 801f0bc:	6039      	str	r1, [r7, #0]
	if(Pin < 4U)
 801f0be:	683b      	ldr	r3, [r7, #0]
 801f0c0:	2b03      	cmp	r3, #3
 801f0c2:	d810      	bhi.n	801f0e6 <IO002_IOCR_OE_Disabled_lInit+0x32>
	{
		handle->PortRegs->IOCR0 |= (handle->IOCR_PCR2 << (3U+(Pin*8U)));
 801f0c4:	687b      	ldr	r3, [r7, #4]
 801f0c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801f0c8:	687a      	ldr	r2, [r7, #4]
 801f0ca:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801f0cc:	6911      	ldr	r1, [r2, #16]
 801f0ce:	687a      	ldr	r2, [r7, #4]
 801f0d0:	6950      	ldr	r0, [r2, #20]
 801f0d2:	683a      	ldr	r2, [r7, #0]
 801f0d4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801f0d8:	f102 0203 	add.w	r2, r2, #3
 801f0dc:	fa00 f202 	lsl.w	r2, r0, r2
 801f0e0:	430a      	orrs	r2, r1
 801f0e2:	611a      	str	r2, [r3, #16]
 801f0e4:	e04f      	b.n	801f186 <IO002_IOCR_OE_Disabled_lInit+0xd2>
	}
	else if ((Pin >= 4U) && (Pin <= 7U))
 801f0e6:	683b      	ldr	r3, [r7, #0]
 801f0e8:	2b03      	cmp	r3, #3
 801f0ea:	d917      	bls.n	801f11c <IO002_IOCR_OE_Disabled_lInit+0x68>
 801f0ec:	683b      	ldr	r3, [r7, #0]
 801f0ee:	2b07      	cmp	r3, #7
 801f0f0:	d814      	bhi.n	801f11c <IO002_IOCR_OE_Disabled_lInit+0x68>
	{
		Pin = (Pin - 4U);
 801f0f2:	683b      	ldr	r3, [r7, #0]
 801f0f4:	f1a3 0304 	sub.w	r3, r3, #4
 801f0f8:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR4 |= (handle->IOCR_PCR2 << (3U+(Pin*8U)));
 801f0fa:	687b      	ldr	r3, [r7, #4]
 801f0fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801f0fe:	687a      	ldr	r2, [r7, #4]
 801f100:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801f102:	6951      	ldr	r1, [r2, #20]
 801f104:	687a      	ldr	r2, [r7, #4]
 801f106:	6950      	ldr	r0, [r2, #20]
 801f108:	683a      	ldr	r2, [r7, #0]
 801f10a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801f10e:	f102 0203 	add.w	r2, r2, #3
 801f112:	fa00 f202 	lsl.w	r2, r0, r2
 801f116:	430a      	orrs	r2, r1
 801f118:	615a      	str	r2, [r3, #20]
 801f11a:	e034      	b.n	801f186 <IO002_IOCR_OE_Disabled_lInit+0xd2>
	}
	else if ((Pin >= 8U) && (Pin <= 11U))
 801f11c:	683b      	ldr	r3, [r7, #0]
 801f11e:	2b07      	cmp	r3, #7
 801f120:	d917      	bls.n	801f152 <IO002_IOCR_OE_Disabled_lInit+0x9e>
 801f122:	683b      	ldr	r3, [r7, #0]
 801f124:	2b0b      	cmp	r3, #11
 801f126:	d814      	bhi.n	801f152 <IO002_IOCR_OE_Disabled_lInit+0x9e>
	{
		Pin = (Pin - 8U);
 801f128:	683b      	ldr	r3, [r7, #0]
 801f12a:	f1a3 0308 	sub.w	r3, r3, #8
 801f12e:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR8 |= (handle->IOCR_PCR2 << (3U+(Pin*8U)));
 801f130:	687b      	ldr	r3, [r7, #4]
 801f132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801f134:	687a      	ldr	r2, [r7, #4]
 801f136:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801f138:	6991      	ldr	r1, [r2, #24]
 801f13a:	687a      	ldr	r2, [r7, #4]
 801f13c:	6950      	ldr	r0, [r2, #20]
 801f13e:	683a      	ldr	r2, [r7, #0]
 801f140:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801f144:	f102 0203 	add.w	r2, r2, #3
 801f148:	fa00 f202 	lsl.w	r2, r0, r2
 801f14c:	430a      	orrs	r2, r1
 801f14e:	619a      	str	r2, [r3, #24]
 801f150:	e019      	b.n	801f186 <IO002_IOCR_OE_Disabled_lInit+0xd2>
	}
	else if ((Pin >= 12U) && (Pin <= 15U))
 801f152:	683b      	ldr	r3, [r7, #0]
 801f154:	2b0b      	cmp	r3, #11
 801f156:	d916      	bls.n	801f186 <IO002_IOCR_OE_Disabled_lInit+0xd2>
 801f158:	683b      	ldr	r3, [r7, #0]
 801f15a:	2b0f      	cmp	r3, #15
 801f15c:	d813      	bhi.n	801f186 <IO002_IOCR_OE_Disabled_lInit+0xd2>
	{
		Pin = (Pin - 12U);
 801f15e:	683b      	ldr	r3, [r7, #0]
 801f160:	f1a3 030c 	sub.w	r3, r3, #12
 801f164:	603b      	str	r3, [r7, #0]
		handle->PortRegs->IOCR12 |= (handle->IOCR_PCR2 << (3U+(Pin*8U)));
 801f166:	687b      	ldr	r3, [r7, #4]
 801f168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801f16a:	687a      	ldr	r2, [r7, #4]
 801f16c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801f16e:	69d1      	ldr	r1, [r2, #28]
 801f170:	687a      	ldr	r2, [r7, #4]
 801f172:	6950      	ldr	r0, [r2, #20]
 801f174:	683a      	ldr	r2, [r7, #0]
 801f176:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801f17a:	f102 0203 	add.w	r2, r2, #3
 801f17e:	fa00 f202 	lsl.w	r2, r0, r2
 801f182:	430a      	orrs	r2, r1
 801f184:	61da      	str	r2, [r3, #28]
	}
	else
	{
	}
}
 801f186:	f107 070c 	add.w	r7, r7, #12
 801f18a:	46bd      	mov	sp, r7
 801f18c:	bc80      	pop	{r7}
 801f18e:	4770      	bx	lr

0801f190 <IO002_Init>:

/* Function to configure Port Pins based on user configuration & Higher App 
 * configurations.
 */
void IO002_Init(void)
{
 801f190:	b580      	push	{r7, lr}
 801f192:	b082      	sub	sp, #8
 801f194:	af00      	add	r7, sp, #0
	uint32_t i = (uint32_t)0;
 801f196:	f04f 0300 	mov.w	r3, #0
 801f19a:	607b      	str	r3, [r7, #4]
	/*Initialize IO for number of instances*/
	for(; i < IO002_NUM_INSTANCES;i++ )
 801f19c:	e00d      	b.n	801f1ba <IO002_Init+0x2a>
	{
		IO002_lInit(IO002_HandleArr[i]);
 801f19e:	f240 13c0 	movw	r3, #448	; 0x1c0
 801f1a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801f1a6:	687a      	ldr	r2, [r7, #4]
 801f1a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801f1ac:	4618      	mov	r0, r3
 801f1ae:	f7ff fe87 	bl	801eec0 <IO002_lInit>
 */
void IO002_Init(void)
{
	uint32_t i = (uint32_t)0;
	/*Initialize IO for number of instances*/
	for(; i < IO002_NUM_INSTANCES;i++ )
 801f1b2:	687b      	ldr	r3, [r7, #4]
 801f1b4:	f103 0301 	add.w	r3, r3, #1
 801f1b8:	607b      	str	r3, [r7, #4]
 801f1ba:	687b      	ldr	r3, [r7, #4]
 801f1bc:	2b01      	cmp	r3, #1
 801f1be:	d9ee      	bls.n	801f19e <IO002_Init+0xe>
	{
		IO002_lInit(IO002_HandleArr[i]);
	}  
}
 801f1c0:	f107 0708 	add.w	r7, r7, #8
 801f1c4:	46bd      	mov	sp, r7
 801f1c6:	bd80      	pop	{r7, pc}

0801f1c8 <IO002_ReadPin>:

/* 
*Function to read the Port Pin.
*/
inline uint32_t IO002_ReadPin(IO002_HandleType Handle)
{
 801f1c8:	b084      	sub	sp, #16
 801f1ca:	b480      	push	{r7}
 801f1cc:	af00      	add	r7, sp, #0
 801f1ce:	f107 0c04 	add.w	ip, r7, #4
 801f1d2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	return ((Handle.PortRegs->IN >> Handle.PortPin) & (uint32_t)1U);
 801f1d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801f1d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801f1da:	797b      	ldrb	r3, [r7, #5]
 801f1dc:	fa22 f303 	lsr.w	r3, r2, r3
 801f1e0:	f003 0301 	and.w	r3, r3, #1
	
}
 801f1e4:	4618      	mov	r0, r3
 801f1e6:	46bd      	mov	sp, r7
 801f1e8:	bc80      	pop	{r7}
 801f1ea:	b004      	add	sp, #16
 801f1ec:	4770      	bx	lr
 801f1ee:	bf00      	nop

0801f1f0 <IO002_SetPin>:

/*
* The function to set the chosen port pin to '1'
*/
inline void IO002_SetPin(IO002_HandleType Handle)
{
 801f1f0:	b084      	sub	sp, #16
 801f1f2:	b480      	push	{r7}
 801f1f4:	af00      	add	r7, sp, #0
 801f1f6:	f107 0c04 	add.w	ip, r7, #4
 801f1fa:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	Handle.PortRegs->OMR = ((uint32_t)1U << Handle.PortPin);
 801f1fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801f200:	797a      	ldrb	r2, [r7, #5]
 801f202:	f04f 0101 	mov.w	r1, #1
 801f206:	fa01 f202 	lsl.w	r2, r1, r2
 801f20a:	605a      	str	r2, [r3, #4]
}
 801f20c:	46bd      	mov	sp, r7
 801f20e:	bc80      	pop	{r7}
 801f210:	b004      	add	sp, #16
 801f212:	4770      	bx	lr

0801f214 <IO002_ResetPin>:

/*
*The function to set the chosen port pin to '0'
*/
inline void IO002_ResetPin(IO002_HandleType Handle)
{
 801f214:	b084      	sub	sp, #16
 801f216:	b480      	push	{r7}
 801f218:	af00      	add	r7, sp, #0
 801f21a:	f107 0c04 	add.w	ip, r7, #4
 801f21e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	Handle.PortRegs->OMR  = (0x10000UL << Handle.PortPin);
 801f222:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801f224:	797a      	ldrb	r2, [r7, #5]
 801f226:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 801f22a:	fa01 f202 	lsl.w	r2, r1, r2
 801f22e:	605a      	str	r2, [r3, #4]
}
 801f230:	46bd      	mov	sp, r7
 801f232:	bc80      	pop	{r7}
 801f234:	b004      	add	sp, #16
 801f236:	4770      	bx	lr

0801f238 <IO002_SetOutputValue>:

/*
*This function sets the chosen port pin with the boolean 'value' provided
*/
inline void IO002_SetOutputValue(IO002_HandleType Handle,uint32_t Value)
{
 801f238:	b084      	sub	sp, #16
 801f23a:	b480      	push	{r7}
 801f23c:	af00      	add	r7, sp, #0
 801f23e:	f107 0c04 	add.w	ip, r7, #4
 801f242:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if(Value > (uint32_t)0)
 801f246:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801f248:	2b00      	cmp	r3, #0
 801f24a:	d007      	beq.n	801f25c <IO002_SetOutputValue+0x24>
	{
		Handle.PortRegs->OMR = ((uint32_t)1U << Handle.PortPin);
 801f24c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801f24e:	797a      	ldrb	r2, [r7, #5]
 801f250:	f04f 0101 	mov.w	r1, #1
 801f254:	fa01 f202 	lsl.w	r2, r1, r2
 801f258:	605a      	str	r2, [r3, #4]
 801f25a:	e006      	b.n	801f26a <IO002_SetOutputValue+0x32>
	}
	else
	{
		Handle.PortRegs->OMR = (0x10000UL << Handle.PortPin);
 801f25c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801f25e:	797a      	ldrb	r2, [r7, #5]
 801f260:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 801f264:	fa01 f202 	lsl.w	r2, r1, r2
 801f268:	605a      	str	r2, [r3, #4]
	}
}
 801f26a:	46bd      	mov	sp, r7
 801f26c:	bc80      	pop	{r7}
 801f26e:	b004      	add	sp, #16
 801f270:	4770      	bx	lr
 801f272:	bf00      	nop

0801f274 <IO002_TogglePin>:

/*
* The function to toggle the chosen port pin.
*/
inline void IO002_TogglePin(IO002_HandleType Handle)
{
 801f274:	b084      	sub	sp, #16
 801f276:	b480      	push	{r7}
 801f278:	af00      	add	r7, sp, #0
 801f27a:	f107 0c04 	add.w	ip, r7, #4
 801f27e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	Handle.PortRegs->OMR  = (0x10001UL << Handle.PortPin);
 801f282:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801f284:	797a      	ldrb	r2, [r7, #5]
 801f286:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 801f28a:	fa01 f202 	lsl.w	r2, r1, r2
 801f28e:	605a      	str	r2, [r3, #4]
}
 801f290:	46bd      	mov	sp, r7
 801f292:	bc80      	pop	{r7}
 801f294:	b004      	add	sp, #16
 801f296:	4770      	bx	lr

0801f298 <IO002_DisableOutputDriver>:

/*This function is a dummy definition for back ward compatibility*/
void IO002_DisableOutputDriver(const IO002_HandleType* Handle,
                                             IO002_InputModeType Mode)
{
 801f298:	b480      	push	{r7}
 801f29a:	b083      	sub	sp, #12
 801f29c:	af00      	add	r7, sp, #0
 801f29e:	6078      	str	r0, [r7, #4]
 801f2a0:	460b      	mov	r3, r1
 801f2a2:	70fb      	strb	r3, [r7, #3]
	  /* Removed the definition of this API in v1.0.18 Release, 
	  as output port pin configuration shall be done by higher level App */
}
 801f2a4:	f107 070c 	add.w	r7, r7, #12
 801f2a8:	46bd      	mov	sp, r7
 801f2aa:	bc80      	pop	{r7}
 801f2ac:	4770      	bx	lr
 801f2ae:	bf00      	nop

0801f2b0 <IO002_EnableOutputDriver>:

/*This function is a dummy definition for back ward compatibility*/
void IO002_EnableOutputDriver(const IO002_HandleType* Handle,IO002_OutputModeType Mode)
{
 801f2b0:	b480      	push	{r7}
 801f2b2:	b083      	sub	sp, #12
 801f2b4:	af00      	add	r7, sp, #0
 801f2b6:	6078      	str	r0, [r7, #4]
 801f2b8:	460b      	mov	r3, r1
 801f2ba:	70fb      	strb	r3, [r7, #3]
   /* Removed the definition of this API in v1.0.18 Release, as output port pin 
	  configuration shall be done by higher level App */
}
 801f2bc:	f107 070c 	add.w	r7, r7, #12
 801f2c0:	46bd      	mov	sp, r7
 801f2c2:	bc80      	pop	{r7}
 801f2c4:	4770      	bx	lr
 801f2c6:	bf00      	nop

0801f2c8 <IO001_Init>:
/** @ingroup IO001_Func
 * @{
 */

void IO001_Init(void)
{
 801f2c8:	b480      	push	{r7}
 801f2ca:	af00      	add	r7, sp, #0
   /* <<<DD_IO001_API_1>>> */

  /* Configuration of Port 14 Pin 5 based on User configuration */
  /* Enable Digital Pad Input*/
  IO001_Handle0.PortRegs->PDISC  &= (~((uint32_t)0x1U << 5));
 801f2cc:	f24d 33ec 	movw	r3, #54252	; 0xd3ec
 801f2d0:	f6c0 0302 	movt	r3, #2050	; 0x802
 801f2d4:	685a      	ldr	r2, [r3, #4]
 801f2d6:	f24d 33ec 	movw	r3, #54252	; 0xd3ec
 801f2da:	f6c0 0302 	movt	r3, #2050	; 0x802
 801f2de:	685b      	ldr	r3, [r3, #4]
 801f2e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801f2e2:	f023 0320 	bic.w	r3, r3, #32
 801f2e6:	6613      	str	r3, [r2, #96]	; 0x60
  /*configure the Digital Input characteristics in IOCR register*/
  IO001_Handle0.PortRegs->IOCR4 |= (0U << 11);
 801f2e8:	f24d 33ec 	movw	r3, #54252	; 0xd3ec
 801f2ec:	f6c0 0302 	movt	r3, #2050	; 0x802
 801f2f0:	685a      	ldr	r2, [r3, #4]
 801f2f2:	f24d 33ec 	movw	r3, #54252	; 0xd3ec
 801f2f6:	f6c0 0302 	movt	r3, #2050	; 0x802
 801f2fa:	685b      	ldr	r3, [r3, #4]
 801f2fc:	695b      	ldr	r3, [r3, #20]
 801f2fe:	6153      	str	r3, [r2, #20]
}
 801f300:	46bd      	mov	sp, r7
 801f302:	bc80      	pop	{r7}
 801f304:	4770      	bx	lr
 801f306:	bf00      	nop

0801f308 <IO001_EnableDigitalInput>:

void IO001_EnableDigitalInput(const IO001_HandleType* Handle,IO001_InputModeType Mode)
{
 801f308:	b480      	push	{r7}
 801f30a:	b085      	sub	sp, #20
 801f30c:	af00      	add	r7, sp, #0
 801f30e:	6078      	str	r0, [r7, #4]
 801f310:	460b      	mov	r3, r1
 801f312:	70fb      	strb	r3, [r7, #3]
  uint8_t Pin = Handle->PortPin;
 801f314:	687b      	ldr	r3, [r7, #4]
 801f316:	785b      	ldrb	r3, [r3, #1]
 801f318:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO001_API_2>>> */
     
  /* Enable Digital Mode */
  Handle->PortRegs->PDISC  =  (uint32_t)(Handle->PortRegs->PDISC & ~(1UL << (Pin)));
 801f31a:	687b      	ldr	r3, [r7, #4]
 801f31c:	685b      	ldr	r3, [r3, #4]
 801f31e:	687a      	ldr	r2, [r7, #4]
 801f320:	6852      	ldr	r2, [r2, #4]
 801f322:	6e11      	ldr	r1, [r2, #96]	; 0x60
 801f324:	7bfa      	ldrb	r2, [r7, #15]
 801f326:	f04f 0001 	mov.w	r0, #1
 801f32a:	fa00 f202 	lsl.w	r2, r0, r2
 801f32e:	ea6f 0202 	mvn.w	r2, r2
 801f332:	400a      	ands	r2, r1
 801f334:	661a      	str	r2, [r3, #96]	; 0x60
  if(Pin < 4U)
 801f336:	7bfb      	ldrb	r3, [r7, #15]
 801f338:	2b03      	cmp	r3, #3
 801f33a:	d823      	bhi.n	801f384 <IO001_EnableDigitalInput+0x7c>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 801f33c:	687b      	ldr	r3, [r7, #4]
 801f33e:	685b      	ldr	r3, [r3, #4]
 801f340:	687a      	ldr	r2, [r7, #4]
 801f342:	6852      	ldr	r2, [r2, #4]
 801f344:	6911      	ldr	r1, [r2, #16]
 801f346:	7bfa      	ldrb	r2, [r7, #15]
 801f348:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801f34c:	f102 0203 	add.w	r2, r2, #3
 801f350:	f04f 001f 	mov.w	r0, #31
 801f354:	fa00 f202 	lsl.w	r2, r0, r2
 801f358:	ea6f 0202 	mvn.w	r2, r2
 801f35c:	400a      	ands	r2, r1
 801f35e:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 801f360:	687b      	ldr	r3, [r7, #4]
 801f362:	685b      	ldr	r3, [r3, #4]
 801f364:	687a      	ldr	r2, [r7, #4]
 801f366:	6852      	ldr	r2, [r2, #4]
 801f368:	6911      	ldr	r1, [r2, #16]
 801f36a:	78fa      	ldrb	r2, [r7, #3]
 801f36c:	f002 001f 	and.w	r0, r2, #31
 801f370:	7bfa      	ldrb	r2, [r7, #15]
 801f372:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801f376:	f102 0203 	add.w	r2, r2, #3
 801f37a:	fa00 f202 	lsl.w	r2, r0, r2
 801f37e:	430a      	orrs	r2, r1
 801f380:	611a      	str	r2, [r3, #16]
 801f382:	e088      	b.n	801f496 <IO001_EnableDigitalInput+0x18e>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 801f384:	7bfb      	ldrb	r3, [r7, #15]
 801f386:	2b03      	cmp	r3, #3
 801f388:	d92a      	bls.n	801f3e0 <IO001_EnableDigitalInput+0xd8>
 801f38a:	7bfb      	ldrb	r3, [r7, #15]
 801f38c:	2b07      	cmp	r3, #7
 801f38e:	d827      	bhi.n	801f3e0 <IO001_EnableDigitalInput+0xd8>
  {
    Pin = Pin - 4U;
 801f390:	7bfb      	ldrb	r3, [r7, #15]
 801f392:	f1a3 0304 	sub.w	r3, r3, #4
 801f396:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 801f398:	687b      	ldr	r3, [r7, #4]
 801f39a:	685b      	ldr	r3, [r3, #4]
 801f39c:	687a      	ldr	r2, [r7, #4]
 801f39e:	6852      	ldr	r2, [r2, #4]
 801f3a0:	6951      	ldr	r1, [r2, #20]
 801f3a2:	7bfa      	ldrb	r2, [r7, #15]
 801f3a4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801f3a8:	f102 0203 	add.w	r2, r2, #3
 801f3ac:	f04f 001f 	mov.w	r0, #31
 801f3b0:	fa00 f202 	lsl.w	r2, r0, r2
 801f3b4:	ea6f 0202 	mvn.w	r2, r2
 801f3b8:	400a      	ands	r2, r1
 801f3ba:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 801f3bc:	687b      	ldr	r3, [r7, #4]
 801f3be:	685b      	ldr	r3, [r3, #4]
 801f3c0:	687a      	ldr	r2, [r7, #4]
 801f3c2:	6852      	ldr	r2, [r2, #4]
 801f3c4:	6951      	ldr	r1, [r2, #20]
 801f3c6:	78fa      	ldrb	r2, [r7, #3]
 801f3c8:	f002 001f 	and.w	r0, r2, #31
 801f3cc:	7bfa      	ldrb	r2, [r7, #15]
 801f3ce:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801f3d2:	f102 0203 	add.w	r2, r2, #3
 801f3d6:	fa00 f202 	lsl.w	r2, r0, r2
 801f3da:	430a      	orrs	r2, r1
 801f3dc:	615a      	str	r2, [r3, #20]
 801f3de:	e05a      	b.n	801f496 <IO001_EnableDigitalInput+0x18e>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 801f3e0:	7bfb      	ldrb	r3, [r7, #15]
 801f3e2:	2b07      	cmp	r3, #7
 801f3e4:	d92a      	bls.n	801f43c <IO001_EnableDigitalInput+0x134>
 801f3e6:	7bfb      	ldrb	r3, [r7, #15]
 801f3e8:	2b0b      	cmp	r3, #11
 801f3ea:	d827      	bhi.n	801f43c <IO001_EnableDigitalInput+0x134>
  {
    Pin = Pin - 8U;
 801f3ec:	7bfb      	ldrb	r3, [r7, #15]
 801f3ee:	f1a3 0308 	sub.w	r3, r3, #8
 801f3f2:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 801f3f4:	687b      	ldr	r3, [r7, #4]
 801f3f6:	685b      	ldr	r3, [r3, #4]
 801f3f8:	687a      	ldr	r2, [r7, #4]
 801f3fa:	6852      	ldr	r2, [r2, #4]
 801f3fc:	6991      	ldr	r1, [r2, #24]
 801f3fe:	7bfa      	ldrb	r2, [r7, #15]
 801f400:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801f404:	f102 0203 	add.w	r2, r2, #3
 801f408:	f04f 001f 	mov.w	r0, #31
 801f40c:	fa00 f202 	lsl.w	r2, r0, r2
 801f410:	ea6f 0202 	mvn.w	r2, r2
 801f414:	400a      	ands	r2, r1
 801f416:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 801f418:	687b      	ldr	r3, [r7, #4]
 801f41a:	685b      	ldr	r3, [r3, #4]
 801f41c:	687a      	ldr	r2, [r7, #4]
 801f41e:	6852      	ldr	r2, [r2, #4]
 801f420:	6991      	ldr	r1, [r2, #24]
 801f422:	78fa      	ldrb	r2, [r7, #3]
 801f424:	f002 001f 	and.w	r0, r2, #31
 801f428:	7bfa      	ldrb	r2, [r7, #15]
 801f42a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801f42e:	f102 0203 	add.w	r2, r2, #3
 801f432:	fa00 f202 	lsl.w	r2, r0, r2
 801f436:	430a      	orrs	r2, r1
 801f438:	619a      	str	r2, [r3, #24]
 801f43a:	e02c      	b.n	801f496 <IO001_EnableDigitalInput+0x18e>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 801f43c:	7bfb      	ldrb	r3, [r7, #15]
 801f43e:	2b0b      	cmp	r3, #11
 801f440:	d929      	bls.n	801f496 <IO001_EnableDigitalInput+0x18e>
 801f442:	7bfb      	ldrb	r3, [r7, #15]
 801f444:	2b0f      	cmp	r3, #15
 801f446:	d826      	bhi.n	801f496 <IO001_EnableDigitalInput+0x18e>
  {
    Pin = Pin - 12U;
 801f448:	7bfb      	ldrb	r3, [r7, #15]
 801f44a:	f1a3 030c 	sub.w	r3, r3, #12
 801f44e:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 801f450:	687b      	ldr	r3, [r7, #4]
 801f452:	685b      	ldr	r3, [r3, #4]
 801f454:	687a      	ldr	r2, [r7, #4]
 801f456:	6852      	ldr	r2, [r2, #4]
 801f458:	69d1      	ldr	r1, [r2, #28]
 801f45a:	7bfa      	ldrb	r2, [r7, #15]
 801f45c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801f460:	f102 0203 	add.w	r2, r2, #3
 801f464:	f04f 001f 	mov.w	r0, #31
 801f468:	fa00 f202 	lsl.w	r2, r0, r2
 801f46c:	ea6f 0202 	mvn.w	r2, r2
 801f470:	400a      	ands	r2, r1
 801f472:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 801f474:	687b      	ldr	r3, [r7, #4]
 801f476:	685b      	ldr	r3, [r3, #4]
 801f478:	687a      	ldr	r2, [r7, #4]
 801f47a:	6852      	ldr	r2, [r2, #4]
 801f47c:	69d1      	ldr	r1, [r2, #28]
 801f47e:	78fa      	ldrb	r2, [r7, #3]
 801f480:	f002 001f 	and.w	r0, r2, #31
 801f484:	7bfa      	ldrb	r2, [r7, #15]
 801f486:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801f48a:	f102 0203 	add.w	r2, r2, #3
 801f48e:	fa00 f202 	lsl.w	r2, r0, r2
 801f492:	430a      	orrs	r2, r1
 801f494:	61da      	str	r2, [r3, #28]
  }
  else
  {
   /*Not supposed to be here */
  }
}
 801f496:	f107 0714 	add.w	r7, r7, #20
 801f49a:	46bd      	mov	sp, r7
 801f49c:	bc80      	pop	{r7}
 801f49e:	4770      	bx	lr

0801f4a0 <IO001_DisableDigitalInput>:

void IO001_DisableDigitalInput(const IO001_HandleType* Handle)
{
 801f4a0:	b480      	push	{r7}
 801f4a2:	b083      	sub	sp, #12
 801f4a4:	af00      	add	r7, sp, #0
 801f4a6:	6078      	str	r0, [r7, #4]
  /* <<<DD_IO001_API_3>>> */
  /* Disable Digital Mode */
  Handle->PortRegs->PDISC  |=  (uint32_t)(1UL << Handle->PortPin);
 801f4a8:	687b      	ldr	r3, [r7, #4]
 801f4aa:	685b      	ldr	r3, [r3, #4]
 801f4ac:	687a      	ldr	r2, [r7, #4]
 801f4ae:	6852      	ldr	r2, [r2, #4]
 801f4b0:	6e11      	ldr	r1, [r2, #96]	; 0x60
 801f4b2:	687a      	ldr	r2, [r7, #4]
 801f4b4:	7852      	ldrb	r2, [r2, #1]
 801f4b6:	f04f 0001 	mov.w	r0, #1
 801f4ba:	fa00 f202 	lsl.w	r2, r0, r2
 801f4be:	430a      	orrs	r2, r1
 801f4c0:	661a      	str	r2, [r3, #96]	; 0x60
}
 801f4c2:	f107 070c 	add.w	r7, r7, #12
 801f4c6:	46bd      	mov	sp, r7
 801f4c8:	bc80      	pop	{r7}
 801f4ca:	4770      	bx	lr

0801f4cc <I2C001_lInit>:
/******************************************************************************
**                      Public Function Definitions                          **
******************************************************************************/
 /* Initializes the App based on User provide configuration. */
 void I2C001_lInit (const I2C001Handle_type* I2CHandle)
{ 
 801f4cc:	b580      	push	{r7, lr}
 801f4ce:	b086      	sub	sp, #24
 801f4d0:	af00      	add	r7, sp, #0
 801f4d2:	6078      	str	r0, [r7, #4]
   uint32_t Brg_PDivValue = 0x00U;
 801f4d4:	f04f 0300 	mov.w	r3, #0
 801f4d8:	613b      	str	r3, [r7, #16]
   uint32_t Fdr_StepValue = 0x00U;  
 801f4da:	f04f 0300 	mov.w	r3, #0
 801f4de:	60fb      	str	r3, [r7, #12]
   USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 801f4e0:	687b      	ldr	r3, [r7, #4]
 801f4e2:	685b      	ldr	r3, [r3, #4]
 801f4e4:	617b      	str	r3, [r7, #20]

   /* <<<DD_I2C001_API_1>>>*/

   /** I2C initialization  */
   /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
   I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 801f4e6:	697b      	ldr	r3, [r7, #20]
 801f4e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801f4ea:	f023 0204 	bic.w	r2, r3, #4
 801f4ee:	697b      	ldr	r3, [r7, #20]
 801f4f0:	641a      	str	r2, [r3, #64]	; 0x40

   /* Enable the USIC Channel */
   I2CRegs->KSCFG |= (((uint32_t) 0x01 & USIC_CH_KSCFG_MODEN_Msk)) | \
 801f4f2:	697b      	ldr	r3, [r7, #20]
 801f4f4:	68db      	ldr	r3, [r3, #12]
 801f4f6:	f043 0203 	orr.w	r2, r3, #3
 801f4fa:	697b      	ldr	r3, [r7, #20]
 801f4fc:	60da      	str	r2, [r3, #12]
    (((uint32_t)0x01 << USIC_CH_KSCFG_BPMODEN_Pos));
    
   /* Get the optimum PDIV and STEP value for the given bitrate */
   I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
 801f4fe:	687b      	ldr	r3, [r7, #4]
 801f500:	6899      	ldr	r1, [r3, #8]
 801f502:	f107 0210 	add.w	r2, r7, #16
 801f506:	f107 030c 	add.w	r3, r7, #12
 801f50a:	4608      	mov	r0, r1
 801f50c:	4611      	mov	r1, r2
 801f50e:	461a      	mov	r2, r3
 801f510:	f000 f8ba 	bl	801f688 <I2C001_lConfigureBitRate>
   /* Configuration of USIC Channel Fractional Divider */

   /* Fractional divider mode selected */
   I2CRegs->FDR |= \
 801f514:	697b      	ldr	r3, [r7, #20]
 801f516:	691a      	ldr	r2, [r3, #16]
           ((((uint32_t)USIC_FRACTIONAL_DIV_SEL << USIC_CH_FDR_DM_Pos) & \
             USIC_CH_FDR_DM_Msk) | \
            (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
 801f518:	68fb      	ldr	r3, [r7, #12]
 801f51a:	ea4f 5383 	mov.w	r3, r3, lsl #22
 801f51e:	ea4f 5393 	mov.w	r3, r3, lsr #22
   /* Get the optimum PDIV and STEP value for the given bitrate */
   I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
   /* Configuration of USIC Channel Fractional Divider */

   /* Fractional divider mode selected */
   I2CRegs->FDR |= \
 801f522:	4313      	orrs	r3, r2
 801f524:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 801f528:	697b      	ldr	r3, [r7, #20]
 801f52a:	611a      	str	r2, [r3, #16]
             USIC_CH_FDR_DM_Msk) | \
            (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
            USIC_CH_FDR_STEP_Msk));
   
           
   if(I2CHandle->BitRate <= I2C001_BITRATE)
 801f52c:	687b      	ldr	r3, [r7, #4]
 801f52e:	689b      	ldr	r3, [r3, #8]
 801f530:	2b64      	cmp	r3, #100	; 0x64
 801f532:	d80f      	bhi.n	801f554 <I2C001_lInit+0x88>
   {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 801f534:	697b      	ldr	r3, [r7, #20]
 801f536:	695a      	ldr	r2, [r3, #20]
                      (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 801f538:	693b      	ldr	r3, [r7, #16]
 801f53a:	ea4f 4103 	mov.w	r1, r3, lsl #16
 801f53e:	f04f 0300 	mov.w	r3, #0
 801f542:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 801f546:	400b      	ands	r3, r1
           
   if(I2CHandle->BitRate <= I2C001_BITRATE)
   {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 801f548:	4313      	orrs	r3, r2
 801f54a:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 801f54e:	697b      	ldr	r3, [r7, #20]
 801f550:	615a      	str	r2, [r3, #20]
 801f552:	e00e      	b.n	801f572 <I2C001_lInit+0xa6>
   }
   else
   {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 801f554:	697b      	ldr	r3, [r7, #20]
 801f556:	695a      	ldr	r2, [r3, #20]
                      (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 801f558:	693b      	ldr	r3, [r7, #16]
 801f55a:	ea4f 4103 	mov.w	r1, r3, lsl #16
 801f55e:	f04f 0300 	mov.w	r3, #0
 801f562:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 801f566:	400b      	ands	r3, r1
   }
   else
   {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 801f568:	4313      	orrs	r3, r2
 801f56a:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 801f56e:	697b      	ldr	r3, [r7, #20]
 801f570:	615a      	str	r2, [r3, #20]
   /* Transmission Mode (TRM) = 3  */
   /* Passive Data Level (PDL) = 1 */
   /* Frame Length (FLE) = 63 (3F) */
   /* Word Length (WLE) = 7  */

   I2CRegs->SCTR |=  \
 801f572:	697b      	ldr	r3, [r7, #20]
 801f574:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801f576:	f240 3303 	movw	r3, #771	; 0x303
 801f57a:	f2c0 733f 	movt	r3, #1855	; 0x73f
 801f57e:	4313      	orrs	r3, r2
 801f580:	697a      	ldr	r2, [r7, #20]
 801f582:	6353      	str	r3, [r2, #52]	; 0x34

       
   /* Configuration of USIC Transmit Control/Status Register */ 
   /* TBUF Data Enable (TDEN) = 1 */
   /* TBUF Data Single Shot Mode (TDSSM) = 1 */     
   I2CRegs->TCSR |= ((((uint32_t)0x01 << USIC_CH_TCSR_TDEN_Pos) & \
 801f584:	697b      	ldr	r3, [r7, #20]
 801f586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801f588:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 801f58c:	697b      	ldr	r3, [r7, #20]
 801f58e:	639a      	str	r2, [r3, #56]	; 0x38
   /* Non-Acknowledge interrupt enabled */
   /* Arbitration Lost interrupt enabled */
   /* Slave read request interrupt enabled */
   /* Error interrupt enabled */
   /* Configuration of Protocol Control Register */ 
   if(I2CHandle->BitRate <= I2C001_BITRATE)
 801f590:	687b      	ldr	r3, [r7, #4]
 801f592:	689b      	ldr	r3, [r3, #8]
 801f594:	2b64      	cmp	r3, #100	; 0x64
 801f596:	d804      	bhi.n	801f5a2 <I2C001_lInit+0xd6>
   {
	   /* Symbol timing = 10 time quanta */
	   I2CRegs->PCR_IICMode |= (((((uint32_t)0x0U << \
 801f598:	697b      	ldr	r3, [r7, #20]
 801f59a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801f59c:	697b      	ldr	r3, [r7, #20]
 801f59e:	63da      	str	r2, [r3, #60]	; 0x3c
 801f5a0:	e005      	b.n	801f5ae <I2C001_lInit+0xe2>
			                         (uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
   }
   else
   {
	   /* Symbol timing = 25 time quanta */
  	 I2CRegs->PCR_IICMode |= (((((uint32_t)0x1U << \
 801f5a2:	697b      	ldr	r3, [r7, #20]
 801f5a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f5a6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 801f5aa:	697b      	ldr	r3, [r7, #20]
 801f5ac:	63da      	str	r2, [r3, #60]	; 0x3c
                            	USIC_CH_PCR_IICMode_STIM_Pos)) & \
                        			(uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
   }

   if(I2CHandle->StartCondRecvIntEn)
 801f5ae:	687b      	ldr	r3, [r7, #4]
 801f5b0:	7c1b      	ldrb	r3, [r3, #16]
 801f5b2:	2b00      	cmp	r3, #0
 801f5b4:	d005      	beq.n	801f5c2 <I2C001_lInit+0xf6>
   {
     /* Enable Start Condition Recv Interrupt*/  
     I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR18_Pos) & \
 801f5b6:	697b      	ldr	r3, [r7, #20]
 801f5b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f5ba:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 801f5be:	697b      	ldr	r3, [r7, #20]
 801f5c0:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR18_Msk); 
   }
      
   if(I2CHandle->RepStartCondRecvIntEn)
 801f5c2:	687b      	ldr	r3, [r7, #4]
 801f5c4:	7c5b      	ldrb	r3, [r3, #17]
 801f5c6:	2b00      	cmp	r3, #0
 801f5c8:	d005      	beq.n	801f5d6 <I2C001_lInit+0x10a>
   {
    	/* Enable Repeated Start Condition Interrupt*/  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01 << USIC_CH_PCR_CTR19_Pos) & \
 801f5ca:	697b      	ldr	r3, [r7, #20]
 801f5cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f5ce:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 801f5d2:	697b      	ldr	r3, [r7, #20]
 801f5d4:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR19_Msk); 
   }
     
   if(I2CHandle->StopCondRecvIntEn)
 801f5d6:	687b      	ldr	r3, [r7, #4]
 801f5d8:	7c9b      	ldrb	r3, [r3, #18]
 801f5da:	2b00      	cmp	r3, #0
 801f5dc:	d005      	beq.n	801f5ea <I2C001_lInit+0x11e>
   {
     	/* Enable Stop Condition Interrupt*/  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR20_Pos) & \
 801f5de:	697b      	ldr	r3, [r7, #20]
 801f5e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f5e2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 801f5e6:	697b      	ldr	r3, [r7, #20]
 801f5e8:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR20_Msk); 
   }
      
   if(I2CHandle->NackDetectIntEn)
 801f5ea:	687b      	ldr	r3, [r7, #4]
 801f5ec:	7cdb      	ldrb	r3, [r3, #19]
 801f5ee:	2b00      	cmp	r3, #0
 801f5f0:	d005      	beq.n	801f5fe <I2C001_lInit+0x132>
   {
     	/* Enable Non Ack Interrupt */  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR21_Pos) & \
 801f5f2:	697b      	ldr	r3, [r7, #20]
 801f5f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f5f6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 801f5fa:	697b      	ldr	r3, [r7, #20]
 801f5fc:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR21_Msk); 
   }
      
   if(I2CHandle->ArbLostIntEn)
 801f5fe:	687b      	ldr	r3, [r7, #4]
 801f600:	7d1b      	ldrb	r3, [r3, #20]
 801f602:	2b00      	cmp	r3, #0
 801f604:	d005      	beq.n	801f612 <I2C001_lInit+0x146>
   {
    	/* Enable Arbitration lost Interrupt */  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR22_Pos) & \
 801f606:	697b      	ldr	r3, [r7, #20]
 801f608:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f60a:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 801f60e:	697b      	ldr	r3, [r7, #20]
 801f610:	63da      	str	r2, [r3, #60]	; 0x3c
   		  	  	  	  	  USIC_CH_PCR_CTR22_Msk); 
   }
      
   if(I2CHandle->ErrorIntEn)
 801f612:	687b      	ldr	r3, [r7, #4]
 801f614:	7d5b      	ldrb	r3, [r3, #21]
 801f616:	2b00      	cmp	r3, #0
 801f618:	d005      	beq.n	801f626 <I2C001_lInit+0x15a>
   {
    	/* Enable IIC Error Interrupt */ 
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR24_Pos) & \
 801f61a:	697b      	ldr	r3, [r7, #20]
 801f61c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f61e:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 801f622:	697b      	ldr	r3, [r7, #20]
 801f624:	63da      	str	r2, [r3, #60]	; 0x3c
   		  	  	  	  	  USIC_CH_PCR_CTR24_Msk); 
   }
      
   if(I2CHandle->AckIntEn)
 801f626:	687b      	ldr	r3, [r7, #4]
 801f628:	7d9b      	ldrb	r3, [r3, #22]
 801f62a:	2b00      	cmp	r3, #0
 801f62c:	d005      	beq.n	801f63a <I2C001_lInit+0x16e>
   {
    	/*  Enable Ack  Interrupt */ 
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR30_Pos) & \
 801f62e:	697b      	ldr	r3, [r7, #20]
 801f630:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f632:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 801f636:	697b      	ldr	r3, [r7, #20]
 801f638:	63da      	str	r2, [r3, #60]	; 0x3c
   /** FIFO Configuration */
       
   /* Configuration of Transmitter Buffer Control Register */ 
   /* Limit for transmit FIFO interrupt generation is set based on UI */

   I2CRegs->TBCTR |= \
 801f63a:	697b      	ldr	r3, [r7, #20]
 801f63c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
             ((((uint32_t)I2CHandle->TxLimit << USIC_CH_TBCTR_LIMIT_Pos ) & \
 801f640:	687b      	ldr	r3, [r7, #4]
 801f642:	7b1b      	ldrb	r3, [r3, #12]
 801f644:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801f648:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
   /** FIFO Configuration */
       
   /* Configuration of Transmitter Buffer Control Register */ 
   /* Limit for transmit FIFO interrupt generation is set based on UI */

   I2CRegs->TBCTR |= \
 801f64c:	431a      	orrs	r2, r3
 801f64e:	697b      	ldr	r3, [r7, #20]
 801f650:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
        
   /* Configuration of Receiver Buffer Control Register */ 
   /* Limit for receive FIFO interrupt generation is set based on UI*/
   /* Filling level mode is selected */
   I2CRegs->RBCTR |= \
 801f654:	697b      	ldr	r3, [r7, #20]
 801f656:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
               ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
 801f65a:	687b      	ldr	r3, [r7, #4]
 801f65c:	7b5b      	ldrb	r3, [r3, #13]
 801f65e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 801f662:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
        
   /* Configuration of Receiver Buffer Control Register */ 
   /* Limit for receive FIFO interrupt generation is set based on UI*/
   /* Filling level mode is selected */
   I2CRegs->RBCTR |= \
 801f666:	4313      	orrs	r3, r2
 801f668:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 801f66c:	697b      	ldr	r3, [r7, #20]
 801f66e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
               ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
	 			         USIC_CH_RBCTR_LIMIT_Msk) |  \
                (((uint32_t)0x01 << USIC_CH_RBCTR_LOF_Pos) & \
                USIC_CH_RBCTR_LOF_Msk));
   I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 801f672:	697b      	ldr	r3, [r7, #20]
 801f674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801f676:	f043 0204 	orr.w	r2, r3, #4
 801f67a:	697b      	ldr	r3, [r7, #20]
 801f67c:	641a      	str	r2, [r3, #64]	; 0x40
}
 801f67e:	f107 0718 	add.w	r7, r7, #24
 801f682:	46bd      	mov	sp, r7
 801f684:	bd80      	pop	{r7, pc}
 801f686:	bf00      	nop

0801f688 <I2C001_lConfigureBitRate>:


/* Give optimized PDIV and STEP value for the given baud rate */ 
void I2C001_lConfigureBitRate\
                    (uint32_t BitRate,uint32_t* PDivValue,uint32_t* StepValue)
{
 801f688:	b480      	push	{r7}
 801f68a:	b089      	sub	sp, #36	; 0x24
 801f68c:	af00      	add	r7, sp, #0
 801f68e:	60f8      	str	r0, [r7, #12]
 801f690:	60b9      	str	r1, [r7, #8]
 801f692:	607a      	str	r2, [r7, #4]
  float ratio = (float)0.0;
 801f694:	f04f 0300 	mov.w	r3, #0
 801f698:	61fb      	str	r3, [r7, #28]
  float TempBitrate = ((float)BitRate * ((float)1000));
 801f69a:	edd7 7a03 	vldr	s15, [r7, #12]
 801f69e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801f6a2:	eddf 7a59 	vldr	s15, [pc, #356]	; 801f808 <I2C001_lConfigureBitRate+0x180>
 801f6a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 801f6aa:	edc7 7a04 	vstr	s15, [r7, #16]
  float TempPdiv = (float)0.0;
 801f6ae:	f04f 0300 	mov.w	r3, #0
 801f6b2:	61bb      	str	r3, [r7, #24]
  float TempStep = (float)0.0;
 801f6b4:	f04f 0300 	mov.w	r3, #0
 801f6b8:	617b      	str	r3, [r7, #20]

  if(TempBitrate <= 100000.0)
 801f6ba:	ed97 7a04 	vldr	s14, [r7, #16]
 801f6be:	eddf 7a53 	vldr	s15, [pc, #332]	; 801f80c <I2C001_lConfigureBitRate+0x184>
 801f6c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801f6c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f6ca:	d808      	bhi.n	801f6de <I2C001_lConfigureBitRate+0x56>
  {
    ratio = ((((USIC_CLOCK * (float)1000000)/ \
 801f6cc:	ed9f 7a50 	vldr	s14, [pc, #320]	; 801f810 <I2C001_lConfigureBitRate+0x188>
 801f6d0:	edd7 7a04 	vldr	s15, [r7, #16]
 801f6d4:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801f6d8:	edc7 7a07 	vstr	s15, [r7, #28]
 801f6dc:	e007      	b.n	801f6ee <I2C001_lConfigureBitRate+0x66>
             (((float)1 + (float)I2C_DCTQ1_VALUE)*I2C001_MAX_STEPVALUE)) * \
             I2C001_IM_STEPVALUE)/TempBitrate);
  }
  else
  {
    ratio = ((((USIC_CLOCK * (float)1000000)/ \
 801f6de:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 801f814 <I2C001_lConfigureBitRate+0x18c>
 801f6e2:	edd7 7a04 	vldr	s15, [r7, #16]
 801f6e6:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801f6ea:	edc7 7a07 	vstr	s15, [r7, #28]
             (((float)1 + (float)I2C_DCTQ2_VALUE)*I2C001_MAX_STEPVALUE)) * \
             I2C001_IM_STEPVALUE)/TempBitrate);
  }
  /* Calculating optimum PDIV value */
  if( ratio <= (float)1)
 801f6ee:	ed97 7a07 	vldr	s14, [r7, #28]
 801f6f2:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 801f6f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801f6fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f6fe:	d803      	bhi.n	801f708 <I2C001_lConfigureBitRate+0x80>
  {
    TempPdiv = (float)0;
 801f700:	f04f 0300 	mov.w	r3, #0
 801f704:	61bb      	str	r3, [r7, #24]
 801f706:	e015      	b.n	801f734 <I2C001_lConfigureBitRate+0xac>
  }
  else
  {
    TempPdiv =  ratio - (float)1;
 801f708:	ed97 7a07 	vldr	s14, [r7, #28]
 801f70c:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 801f710:	ee77 7a67 	vsub.f32	s15, s14, s15
 801f714:	edc7 7a06 	vstr	s15, [r7, #24]
    if( TempPdiv > I2C001_MAX_VALUE)
 801f718:	ed97 7a06 	vldr	s14, [r7, #24]
 801f71c:	eddf 7a3e 	vldr	s15, [pc, #248]	; 801f818 <I2C001_lConfigureBitRate+0x190>
 801f720:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801f724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f728:	dd04      	ble.n	801f734 <I2C001_lConfigureBitRate+0xac>
    {
  	  TempPdiv = I2C001_MAX_VALUE;
 801f72a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 801f72e:	f2c4 437f 	movt	r3, #17535	; 0x447f
 801f732:	61bb      	str	r3, [r7, #24]
    }
  }
  *PDivValue = (uint32_t)(TempPdiv);
 801f734:	edd7 7a06 	vldr	s15, [r7, #24]
 801f738:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801f73c:	68bb      	ldr	r3, [r7, #8]
 801f73e:	edc3 7a00 	vstr	s15, [r3]
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
 801f742:	ed97 7a04 	vldr	s14, [r7, #16]
 801f746:	eddf 7a31 	vldr	s15, [pc, #196]	; 801f80c <I2C001_lConfigureBitRate+0x184>
 801f74a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801f74e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f752:	d81f      	bhi.n	801f794 <I2C001_lConfigureBitRate+0x10c>
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 801f754:	ed97 7a04 	vldr	s14, [r7, #16]
 801f758:	eef2 7a04 	vmov.f32	s15, #36	; 0x24
 801f75c:	ee27 7a27 	vmul.f32	s14, s14, s15
 801f760:	eddf 7a2e 	vldr	s15, [pc, #184]	; 801f81c <I2C001_lConfigureBitRate+0x194>
 801f764:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 801f768:	eddf 7a2d 	vldr	s15, [pc, #180]	; 801f820 <I2C001_lConfigureBitRate+0x198>
 801f76c:	ee87 7a27 	vdiv.f32	s14, s14, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 801f770:	68bb      	ldr	r3, [r7, #8]
 801f772:	edd3 7a00 	vldr	s15, [r3]
 801f776:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801f77a:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 801f77e:	ee76 7aa7 	vadd.f32	s15, s13, s15
  *PDivValue = (uint32_t)(TempPdiv);
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 801f782:	ee27 7a27 	vmul.f32	s14, s14, s15
  }
  *PDivValue = (uint32_t)(TempPdiv);
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 801f786:	eddf 7a27 	vldr	s15, [pc, #156]	; 801f824 <I2C001_lConfigureBitRate+0x19c>
 801f78a:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801f78e:	edc7 7a05 	vstr	s15, [r7, #20]
 801f792:	e01e      	b.n	801f7d2 <I2C001_lConfigureBitRate+0x14a>
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 801f794:	ed97 7a04 	vldr	s14, [r7, #16]
 801f798:	eef3 7a09 	vmov.f32	s15, #57	; 0x39
 801f79c:	ee27 7a27 	vmul.f32	s14, s14, s15
 801f7a0:	eddf 7a1e 	vldr	s15, [pc, #120]	; 801f81c <I2C001_lConfigureBitRate+0x194>
 801f7a4:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 801f7a8:	eddf 7a1d 	vldr	s15, [pc, #116]	; 801f820 <I2C001_lConfigureBitRate+0x198>
 801f7ac:	ee87 7a27 	vdiv.f32	s14, s14, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 801f7b0:	68bb      	ldr	r3, [r7, #8]
 801f7b2:	edd3 7a00 	vldr	s15, [r3]
 801f7b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801f7ba:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 801f7be:	ee76 7aa7 	vadd.f32	s15, s13, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 801f7c2:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 801f7c6:	eddf 7a17 	vldr	s15, [pc, #92]	; 801f824 <I2C001_lConfigureBitRate+0x19c>
 801f7ca:	eec7 7a27 	vdiv.f32	s15, s14, s15
 801f7ce:	edc7 7a05 	vstr	s15, [r7, #20]
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  if(TempStep > I2C001_MAX_VALUE)
 801f7d2:	ed97 7a05 	vldr	s14, [r7, #20]
 801f7d6:	eddf 7a10 	vldr	s15, [pc, #64]	; 801f818 <I2C001_lConfigureBitRate+0x190>
 801f7da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801f7de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f7e2:	dd04      	ble.n	801f7ee <I2C001_lConfigureBitRate+0x166>
  {
	  TempStep = I2C001_MAX_VALUE;
 801f7e4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 801f7e8:	f2c4 437f 	movt	r3, #17535	; 0x447f
 801f7ec:	617b      	str	r3, [r7, #20]
  }
  *StepValue = (uint32_t)(TempStep);
 801f7ee:	edd7 7a05 	vldr	s15, [r7, #20]
 801f7f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801f7f6:	687b      	ldr	r3, [r7, #4]
 801f7f8:	edc3 7a00 	vstr	s15, [r3]
}
 801f7fc:	f107 0724 	add.w	r7, r7, #36	; 0x24
 801f800:	46bd      	mov	sp, r7
 801f802:	bc80      	pop	{r7}
 801f804:	4770      	bx	lr
 801f806:	bf00      	nop
 801f808:	447a0000 	.word	0x447a0000
 801f80c:	47c35000 	.word	0x47c35000
 801f810:	4ab2d05e 	.word	0x4ab2d05e
 801f814:	4a0f0d18 	.word	0x4a0f0d18
 801f818:	447fc000 	.word	0x447fc000
 801f81c:	44800000 	.word	0x44800000
 801f820:	49742400 	.word	0x49742400
 801f824:	42f00000 	.word	0x42f00000

0801f828 <I2C001_Init>:
/******************************************************************************
**                      Public Function Definitions                          **
******************************************************************************/
void I2C001_Init(void)
{
 801f828:	b580      	push	{r7, lr}
 801f82a:	af00      	add	r7, sp, #0
  /* Reset the Peripheral*/
  RESET001_DeassertReset(PER1_USIC2); 
 801f82c:	f44f 7080 	mov.w	r0, #256	; 0x100
 801f830:	f2c1 0000 	movt	r0, #4096	; 0x1000
 801f834:	f7fc fb94 	bl	801bf60 <RESET001_DeassertReset>
  I2C001_lInit(&I2C001_Handle0);          
 801f838:	f24d 30f4 	movw	r0, #54260	; 0xd3f4
 801f83c:	f6c0 0002 	movt	r0, #2050	; 0x802
 801f840:	f7ff fe44 	bl	801f4cc <I2C001_lInit>
     /* Configuration of SCL Pin 5.2 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD2_Msk));
 801f844:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801f848:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f84c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801f850:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f854:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801f856:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 801f85a:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->PDR0  |= (((uint32_t)0 << PORT5_PDR0_PD2_Pos) & PORT5_PDR0_PD2_Msk);       
 801f85c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801f860:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f864:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801f868:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f86c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801f86e:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->IOCR0 |= ((uint32_t)24 << 19);
 801f870:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801f874:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f878:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801f87c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f880:	6912      	ldr	r2, [r2, #16]
 801f882:	f442 0240 	orr.w	r2, r2, #12582912	; 0xc00000
 801f886:	611a      	str	r2, [r3, #16]
 	 
  PORT5->OMR |= ((uint32_t)0x01 << 2);          
 801f888:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801f88c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f890:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801f894:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f898:	6852      	ldr	r2, [r2, #4]
 801f89a:	f042 0204 	orr.w	r2, r2, #4
 801f89e:	605a      	str	r2, [r3, #4]
     /* Configuration of SDA Pin 5.0 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD0_Msk));
 801f8a0:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801f8a4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f8a8:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801f8ac:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f8b0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801f8b2:	f022 0207 	bic.w	r2, r2, #7
 801f8b6:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->PDR0  |= (((uint32_t)0 << PORT5_PDR0_PD0_Pos) & PORT5_PDR0_PD0_Msk);
 801f8b8:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801f8bc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f8c0:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801f8c4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f8c8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801f8ca:	641a      	str	r2, [r3, #64]	; 0x40
 	
 	
  PORT5->IOCR0 |= ((uint32_t)24 << 3);
 801f8cc:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801f8d0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f8d4:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801f8d8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f8dc:	6912      	ldr	r2, [r2, #16]
 801f8de:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 801f8e2:	611a      	str	r2, [r3, #16]
 	 
  PORT5->OMR |= ((uint32_t)0x01 << 0);
 801f8e4:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 801f8e8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f8ec:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 801f8f0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f8f4:	6852      	ldr	r2, [r2, #4]
 801f8f6:	f042 0201 	orr.w	r2, r2, #1
 801f8fa:	605a      	str	r2, [r3, #4]

  RESET001_DeassertReset(PER0_USIC0);
 801f8fc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 801f900:	f7fc fb2e 	bl	801bf60 <RESET001_DeassertReset>
  I2C001_lInit(&I2C001_Handle1);        
 801f904:	f24d 400c 	movw	r0, #54284	; 0xd40c
 801f908:	f6c0 0002 	movt	r0, #2050	; 0x802
 801f90c:	f7ff fdde 	bl	801f4cc <I2C001_lInit>
     /* Configuration of SCL Pin 2.4 based on User configuration */
  PORT2->PDR0  &= (~(PORT2_PDR0_PD4_Msk));
 801f910:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801f914:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f918:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801f91c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f920:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801f922:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 801f926:	641a      	str	r2, [r3, #64]	; 0x40
  PORT2->PDR0  |= (((uint32_t)0 << PORT2_PDR0_PD4_Pos) & PORT2_PDR0_PD4_Msk);       
 801f928:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801f92c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f930:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801f934:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f938:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801f93a:	641a      	str	r2, [r3, #64]	; 0x40
  PORT2->IOCR4 |= ((uint32_t)24 << 3);
 801f93c:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801f940:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f944:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801f948:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f94c:	6952      	ldr	r2, [r2, #20]
 801f94e:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 801f952:	615a      	str	r2, [r3, #20]
 	 
  PORT2->OMR |= ((uint32_t)0x01 << 4);          
 801f954:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801f958:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f95c:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801f960:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f964:	6852      	ldr	r2, [r2, #4]
 801f966:	f042 0210 	orr.w	r2, r2, #16
 801f96a:	605a      	str	r2, [r3, #4]
     /* Configuration of SDA Pin 2.5 based on User configuration */
  PORT2->PDR0  &= (~(PORT2_PDR0_PD5_Msk));
 801f96c:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801f970:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f974:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801f978:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f97c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801f97e:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 801f982:	641a      	str	r2, [r3, #64]	; 0x40
  PORT2->PDR0  |= (((uint32_t)0 << PORT2_PDR0_PD5_Pos) & PORT2_PDR0_PD5_Msk);
 801f984:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801f988:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f98c:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801f990:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f994:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801f996:	641a      	str	r2, [r3, #64]	; 0x40
 	
 	
  PORT2->IOCR4 |= ((uint32_t)24 << 11);
 801f998:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801f99c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f9a0:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801f9a4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f9a8:	6952      	ldr	r2, [r2, #20]
 801f9aa:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 801f9ae:	615a      	str	r2, [r3, #20]
 	 
  PORT2->OMR |= ((uint32_t)0x01 << 5);
 801f9b0:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 801f9b4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 801f9b8:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 801f9bc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 801f9c0:	6852      	ldr	r2, [r2, #4]
 801f9c2:	f042 0220 	orr.w	r2, r2, #32
 801f9c6:	605a      	str	r2, [r3, #4]

}
 801f9c8:	bd80      	pop	{r7, pc}
 801f9ca:	bf00      	nop

0801f9cc <I2C001_DeInit>:
 /* Function provide to reset the App to default values. */
 
void  I2C001_DeInit (void)
{
 801f9cc:	b480      	push	{r7}
 801f9ce:	af00      	add	r7, sp, #0
  /* <<<DD_I2C001_API_2>>>*/
  /* Redundant Api */
}
 801f9d0:	46bd      	mov	sp, r7
 801f9d2:	bc80      	pop	{r7}
 801f9d4:	4770      	bx	lr
 801f9d6:	bf00      	nop

0801f9d8 <I2C001_Configure>:


/* Function which allows changing of bitrate at run time.*/
status_t  I2C001_Configure(const I2C001Handle_type* I2CHandle,uint32_t BitRate)
{
 801f9d8:	b580      	push	{r7, lr}
 801f9da:	b086      	sub	sp, #24
 801f9dc:	af00      	add	r7, sp, #0
 801f9de:	6078      	str	r0, [r7, #4]
 801f9e0:	6039      	str	r1, [r7, #0]
  uint32_t Brg_PDivValue = 0x00U;
 801f9e2:	f04f 0300 	mov.w	r3, #0
 801f9e6:	60fb      	str	r3, [r7, #12]
  uint32_t Fdr_StepValue = 0x00U;
 801f9e8:	f04f 0300 	mov.w	r3, #0
 801f9ec:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 801f9ee:	687b      	ldr	r3, [r7, #4]
 801f9f0:	685b      	ldr	r3, [r3, #4]
 801f9f2:	617b      	str	r3, [r7, #20]
  status_t Status = (status_t)I2C001_FAIL; 
 801f9f4:	f04f 0304 	mov.w	r3, #4
 801f9f8:	613b      	str	r3, [r7, #16]
 
  /* <<<DD_I2C001_API_3>>>*/    
  /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
  I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 801f9fa:	697b      	ldr	r3, [r7, #20]
 801f9fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801f9fe:	f023 0204 	bic.w	r2, r3, #4
 801fa02:	697b      	ldr	r3, [r7, #20]
 801fa04:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configuration of USIC Channel Fractional Divider */
  /* Get the optimum PDIV and STEP value for the given bitrate */
  I2C001_lConfigureBitRate(BitRate,&Brg_PDivValue,&Fdr_StepValue);    
 801fa06:	f107 020c 	add.w	r2, r7, #12
 801fa0a:	f107 0308 	add.w	r3, r7, #8
 801fa0e:	6838      	ldr	r0, [r7, #0]
 801fa10:	4611      	mov	r1, r2
 801fa12:	461a      	mov	r2, r3
 801fa14:	f7ff fe38 	bl	801f688 <I2C001_lConfigureBitRate>
      
  /* Fractional divider mode selected */
  I2CRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 801fa18:	697b      	ldr	r3, [r7, #20]
 801fa1a:	691b      	ldr	r3, [r3, #16]
 801fa1c:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 801fa20:	f023 0303 	bic.w	r3, r3, #3
 801fa24:	697a      	ldr	r2, [r7, #20]
 801fa26:	6113      	str	r3, [r2, #16]
  I2CRegs->FDR |= (Fdr_StepValue & USIC_CH_FDR_STEP_Msk);
 801fa28:	697b      	ldr	r3, [r7, #20]
 801fa2a:	691a      	ldr	r2, [r3, #16]
 801fa2c:	68bb      	ldr	r3, [r7, #8]
 801fa2e:	ea4f 5383 	mov.w	r3, r3, lsl #22
 801fa32:	ea4f 5393 	mov.w	r3, r3, lsr #22
 801fa36:	431a      	orrs	r2, r3
 801fa38:	697b      	ldr	r3, [r7, #20]
 801fa3a:	611a      	str	r2, [r3, #16]
              
  /* Configure BitRate */
  I2CRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk | USIC_CH_BRG_DCTQ_Msk | \
 801fa3c:	697b      	ldr	r3, [r7, #20]
 801fa3e:	695a      	ldr	r2, [r3, #20]
 801fa40:	f248 03ff 	movw	r3, #33023	; 0x80ff
 801fa44:	f6cf 4300 	movt	r3, #64512	; 0xfc00
 801fa48:	4013      	ands	r3, r2
 801fa4a:	697a      	ldr	r2, [r7, #20]
 801fa4c:	6153      	str	r3, [r2, #20]
	                    USIC_CH_BRG_PCTQ_Msk);
    		                           
  if(BitRate <= I2C001_BITRATE)
 801fa4e:	683b      	ldr	r3, [r7, #0]
 801fa50:	2b64      	cmp	r3, #100	; 0x64
 801fa52:	d80f      	bhi.n	801fa74 <I2C001_Configure+0x9c>
  {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 801fa54:	697b      	ldr	r3, [r7, #20]
 801fa56:	695a      	ldr	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 801fa58:	68fb      	ldr	r3, [r7, #12]
 801fa5a:	ea4f 4103 	mov.w	r1, r3, lsl #16
 801fa5e:	f04f 0300 	mov.w	r3, #0
 801fa62:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 801fa66:	400b      	ands	r3, r1
    		                           
  if(BitRate <= I2C001_BITRATE)
  {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 801fa68:	4313      	orrs	r3, r2
 801fa6a:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 801fa6e:	697b      	ldr	r3, [r7, #20]
 801fa70:	615a      	str	r2, [r3, #20]
 801fa72:	e00e      	b.n	801fa92 <I2C001_Configure+0xba>
  }
  else
  {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 801fa74:	697b      	ldr	r3, [r7, #20]
 801fa76:	695a      	ldr	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 801fa78:	68fb      	ldr	r3, [r7, #12]
 801fa7a:	ea4f 4103 	mov.w	r1, r3, lsl #16
 801fa7e:	f04f 0300 	mov.w	r3, #0
 801fa82:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 801fa86:	400b      	ands	r3, r1
  }
  else
  {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 801fa88:	4313      	orrs	r3, r2
 801fa8a:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 801fa8e:	697b      	ldr	r3, [r7, #20]
 801fa90:	615a      	str	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
        USIC_CH_BRG_PDIV_Msk));
  }
      	 
  I2CRegs->PCR_IICMode &= ~(USIC_CH_PCR_IICMode_STIM_Msk);    
 801fa92:	697b      	ldr	r3, [r7, #20]
 801fa94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801fa96:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 801fa9a:	697b      	ldr	r3, [r7, #20]
 801fa9c:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Configuration of Protocol Control Register */ 
  if(BitRate <= I2C001_BITRATE)
 801fa9e:	683b      	ldr	r3, [r7, #0]
 801faa0:	2b64      	cmp	r3, #100	; 0x64
 801faa2:	d804      	bhi.n	801faae <I2C001_Configure+0xd6>
  {
     /* Symbol timing = 10 time quanta */
     I2CRegs->PCR_IICMode |= \
 801faa4:	697b      	ldr	r3, [r7, #20]
 801faa6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801faa8:	697b      	ldr	r3, [r7, #20]
 801faaa:	63da      	str	r2, [r3, #60]	; 0x3c
 801faac:	e005      	b.n	801faba <I2C001_Configure+0xe2>
                                            USIC_CH_PCR_IICMode_STIM_Msk)); 
  }
  else
  {
     /* Symbol timing = 25 time quanta */
     I2CRegs->PCR_IICMode |= \
 801faae:	697b      	ldr	r3, [r7, #20]
 801fab0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801fab2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 801fab6:	697b      	ldr	r3, [r7, #20]
 801fab8:	63da      	str	r2, [r3, #60]	; 0x3c
                 (((((uint32_t)0x1 << USIC_CH_PCR_IICMode_STIM_Pos)) & \
                                             USIC_CH_PCR_IICMode_STIM_Msk));  
  }
      	                            
  Status = (status_t)DAVEApp_SUCCESS;
 801faba:	f04f 0300 	mov.w	r3, #0
 801fabe:	613b      	str	r3, [r7, #16]
  /* Enable I2C mode */
  I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 801fac0:	697b      	ldr	r3, [r7, #20]
 801fac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801fac4:	f043 0204 	orr.w	r2, r3, #4
 801fac8:	697b      	ldr	r3, [r7, #20]
 801faca:	641a      	str	r2, [r3, #64]	; 0x40
  
  return Status;
 801facc:	693b      	ldr	r3, [r7, #16]
}
 801face:	4618      	mov	r0, r3
 801fad0:	f107 0718 	add.w	r7, r7, #24
 801fad4:	46bd      	mov	sp, r7
 801fad6:	bd80      	pop	{r7, pc}

0801fad8 <I2C001_ReadData>:
/* This function reads out  the content of the USIC receive FIFO Buffer. 
 * Returns true in case FIFO is not empty.else  otherwise.
 *
 */
bool I2C001_ReadData(const I2C001Handle_type* I2CHandle, uint16_t* buffer)
{ 
 801fad8:	b480      	push	{r7}
 801fada:	b085      	sub	sp, #20
 801fadc:	af00      	add	r7, sp, #0
 801fade:	6078      	str	r0, [r7, #4]
 801fae0:	6039      	str	r1, [r7, #0]
  bool Result = (bool)FALSE;
 801fae2:	f04f 0300 	mov.w	r3, #0
 801fae6:	73fb      	strb	r3, [r7, #15]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 801fae8:	687b      	ldr	r3, [r7, #4]
 801faea:	685b      	ldr	r3, [r3, #4]
 801faec:	60bb      	str	r3, [r7, #8]
  
  /* <<<DD_I2C001_API_4>>>*/
  if(USIC_ubIsRxFIFOempty(I2CRegs))
 801faee:	68bb      	ldr	r3, [r7, #8]
 801faf0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801faf4:	f003 0308 	and.w	r3, r3, #8
 801faf8:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801fafc:	2b00      	cmp	r3, #0
 801fafe:	d003      	beq.n	801fb08 <I2C001_ReadData+0x30>
  {
    Result = (bool)FALSE;
 801fb00:	f04f 0300 	mov.w	r3, #0
 801fb04:	73fb      	strb	r3, [r7, #15]
 801fb06:	e009      	b.n	801fb1c <I2C001_ReadData+0x44>
  }
  else
  {
    *buffer = (uint8_t)I2CRegs->OUTR;
 801fb08:	68bb      	ldr	r3, [r7, #8]
 801fb0a:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 801fb0e:	b2db      	uxtb	r3, r3
 801fb10:	461a      	mov	r2, r3
 801fb12:	683b      	ldr	r3, [r7, #0]
 801fb14:	801a      	strh	r2, [r3, #0]
    Result = (bool)TRUE;
 801fb16:	f04f 0301 	mov.w	r3, #1
 801fb1a:	73fb      	strb	r3, [r7, #15]
  }
  
  return Result;
 801fb1c:	7bfb      	ldrb	r3, [r7, #15]
}
 801fb1e:	4618      	mov	r0, r3
 801fb20:	f107 0714 	add.w	r7, r7, #20
 801fb24:	46bd      	mov	sp, r7
 801fb26:	bc80      	pop	{r7}
 801fb28:	4770      	bx	lr
 801fb2a:	bf00      	nop

0801fb2c <I2C001_WriteData>:
 * Returns true in case if the FIFO is not full else otherwise.
 *
 */
bool I2C001_WriteData \
                   (const I2C001Handle_type* I2CHandle,const I2C001_DataType* Data)
{
 801fb2c:	b480      	push	{r7}
 801fb2e:	b085      	sub	sp, #20
 801fb30:	af00      	add	r7, sp, #0
 801fb32:	6078      	str	r0, [r7, #4]
 801fb34:	6039      	str	r1, [r7, #0]
  bool Result = (bool)FALSE;
 801fb36:	f04f 0300 	mov.w	r3, #0
 801fb3a:	73fb      	strb	r3, [r7, #15]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 801fb3c:	687b      	ldr	r3, [r7, #4]
 801fb3e:	685b      	ldr	r3, [r3, #4]
 801fb40:	60bb      	str	r3, [r7, #8]
  
  /* <<<DD_I2C001_API_5>>>*/
  do
  {
     if(I2CRegs->PSR_IICMode & USIC_CH_PSR_IICMode_WTDF_Msk)
 801fb42:	68bb      	ldr	r3, [r7, #8]
 801fb44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801fb46:	f003 0302 	and.w	r3, r3, #2
 801fb4a:	2b00      	cmp	r3, #0
 801fb4c:	d003      	beq.n	801fb56 <I2C001_WriteData+0x2a>
     {
	     Result = (bool)FALSE;
 801fb4e:	f04f 0300 	mov.w	r3, #0
 801fb52:	73fb      	strb	r3, [r7, #15]
       break;
 801fb54:	e019      	b.n	801fb8a <I2C001_WriteData+0x5e>
     }

     if(USIC_IsTxFIFOfull(I2CRegs))
 801fb56:	68bb      	ldr	r3, [r7, #8]
 801fb58:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801fb5c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 801fb60:	ea4f 3313 	mov.w	r3, r3, lsr #12
 801fb64:	2b00      	cmp	r3, #0
 801fb66:	d003      	beq.n	801fb70 <I2C001_WriteData+0x44>
     {
       Result = (bool)FALSE;
 801fb68:	f04f 0300 	mov.w	r3, #0
 801fb6c:	73fb      	strb	r3, [r7, #15]
 801fb6e:	e00c      	b.n	801fb8a <I2C001_WriteData+0x5e>
     }

     else
     {
       I2CRegs->IN[0] = \
                    (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
 801fb70:	683b      	ldr	r3, [r7, #0]
 801fb72:	785b      	ldrb	r3, [r3, #1]
 801fb74:	ea4f 2203 	mov.w	r2, r3, lsl #8
 801fb78:	683b      	ldr	r3, [r7, #0]
 801fb7a:	781b      	ldrb	r3, [r3, #0]
 801fb7c:	431a      	orrs	r2, r3
       Result = (bool)FALSE;
     }

     else
     {
       I2CRegs->IN[0] = \
 801fb7e:	68bb      	ldr	r3, [r7, #8]
 801fb80:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
                    (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
       Result = (bool)TRUE;     
 801fb84:	f04f 0301 	mov.w	r3, #1
 801fb88:	73fb      	strb	r3, [r7, #15]
     }
  
  }while(0);
  return Result;
 801fb8a:	7bfb      	ldrb	r3, [r7, #15]

}
 801fb8c:	4618      	mov	r0, r3
 801fb8e:	f107 0714 	add.w	r7, r7, #20
 801fb92:	46bd      	mov	sp, r7
 801fb94:	bc80      	pop	{r7}
 801fb96:	4770      	bx	lr

0801fb98 <I2C001_GetFlagStatus>:
 *
 * */

status_t I2C001_GetFlagStatus \
               (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
{
 801fb98:	b480      	push	{r7}
 801fb9a:	b087      	sub	sp, #28
 801fb9c:	af00      	add	r7, sp, #0
 801fb9e:	6078      	str	r0, [r7, #4]
 801fba0:	460b      	mov	r3, r1
 801fba2:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)I2C001_RESET;
 801fba4:	f04f 0302 	mov.w	r3, #2
 801fba8:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 801fbaa:	f04f 0300 	mov.w	r3, #0
 801fbae:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 801fbb0:	687b      	ldr	r3, [r7, #4]
 801fbb2:	685b      	ldr	r3, [r3, #4]
 801fbb4:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_I2C001_API_6>>>*/
  if(Flag <= I2C001_FLAG_RIF)
 801fbb6:	78fb      	ldrb	r3, [r7, #3]
 801fbb8:	2b04      	cmp	r3, #4
 801fbba:	d80d      	bhi.n	801fbd8 <I2C001_GetFlagStatus+0x40>
  {
    TempValue = I2CRegs->PSR_IICMode;
 801fbbc:	68fb      	ldr	r3, [r7, #12]
 801fbbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801fbc0:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag + 10U ));
 801fbc2:	78fb      	ldrb	r3, [r7, #3]
 801fbc4:	f103 030a 	add.w	r3, r3, #10
 801fbc8:	f04f 0201 	mov.w	r2, #1
 801fbcc:	fa02 f303 	lsl.w	r3, r2, r3
 801fbd0:	693a      	ldr	r2, [r7, #16]
 801fbd2:	4013      	ands	r3, r2
 801fbd4:	613b      	str	r3, [r7, #16]
 801fbd6:	e035      	b.n	801fc44 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 801fbd8:	78fb      	ldrb	r3, [r7, #3]
 801fbda:	2b06      	cmp	r3, #6
 801fbdc:	d107      	bne.n	801fbee <I2C001_GetFlagStatus+0x56>
  {
    TempValue = I2CRegs->PSR_IICMode;
 801fbde:	68fb      	ldr	r3, [r7, #12]
 801fbe0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801fbe2:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 801fbe4:	693b      	ldr	r3, [r7, #16]
 801fbe6:	f003 0320 	and.w	r3, r3, #32
 801fbea:	613b      	str	r3, [r7, #16]
 801fbec:	e02a      	b.n	801fc44 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag == I2C001_FLAG_WRONG_TDF)
 801fbee:	78fb      	ldrb	r3, [r7, #3]
 801fbf0:	2b05      	cmp	r3, #5
 801fbf2:	d107      	bne.n	801fc04 <I2C001_GetFlagStatus+0x6c>
  {
    TempValue = I2CRegs->PSR_IICMode;
 801fbf4:	68fb      	ldr	r3, [r7, #12]
 801fbf6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801fbf8:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 801fbfa:	693b      	ldr	r3, [r7, #16]
 801fbfc:	f003 0302 	and.w	r3, r3, #2
 801fc00:	613b      	str	r3, [r7, #16]
 801fc02:	e01f      	b.n	801fc44 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag <= I2C001_FLAG_RBERI)
 801fc04:	78fb      	ldrb	r3, [r7, #3]
 801fc06:	2b08      	cmp	r3, #8
 801fc08:	d80e      	bhi.n	801fc28 <I2C001_GetFlagStatus+0x90>
  {
    TempValue = I2CRegs->TRBSR;
 801fc0a:	68fb      	ldr	r3, [r7, #12]
 801fc0c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801fc10:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag - \
 801fc12:	78fb      	ldrb	r3, [r7, #3]
 801fc14:	f1a3 0307 	sub.w	r3, r3, #7
 801fc18:	f04f 0201 	mov.w	r2, #1
 801fc1c:	fa02 f303 	lsl.w	r3, r2, r3
 801fc20:	693a      	ldr	r2, [r7, #16]
 801fc22:	4013      	ands	r3, r2
 801fc24:	613b      	str	r3, [r7, #16]
 801fc26:	e00d      	b.n	801fc44 <I2C001_GetFlagStatus+0xac>
                                               (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    TempValue = I2CRegs->TRBSR;
 801fc28:	68fb      	ldr	r3, [r7, #12]
 801fc2a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801fc2e:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 801fc30:	78fb      	ldrb	r3, [r7, #3]
                                  (uint32_t)I2C001_FLAG_STBI) + 8U));		
 801fc32:	f103 33ff 	add.w	r3, r3, #4294967295
                                               (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    TempValue = I2CRegs->TRBSR;
    TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 801fc36:	f04f 0201 	mov.w	r2, #1
 801fc3a:	fa02 f303 	lsl.w	r3, r2, r3
 801fc3e:	693a      	ldr	r2, [r7, #16]
 801fc40:	4013      	ands	r3, r2
 801fc42:	613b      	str	r3, [r7, #16]
                                  (uint32_t)I2C001_FLAG_STBI) + 8U));		
  }
  if(TempValue != 0x00U)
 801fc44:	693b      	ldr	r3, [r7, #16]
 801fc46:	2b00      	cmp	r3, #0
 801fc48:	d002      	beq.n	801fc50 <I2C001_GetFlagStatus+0xb8>
  {
    Status = (status_t)I2C001_SET;
 801fc4a:	f04f 0303 	mov.w	r3, #3
 801fc4e:	617b      	str	r3, [r7, #20]
  }
  return Status;
 801fc50:	697b      	ldr	r3, [r7, #20]
}
 801fc52:	4618      	mov	r0, r3
 801fc54:	f107 071c 	add.w	r7, r7, #28
 801fc58:	46bd      	mov	sp, r7
 801fc5a:	bc80      	pop	{r7}
 801fc5c:	4770      	bx	lr
 801fc5e:	bf00      	nop

0801fc60 <I2C001_ClearFlag>:

/* Clears the specified flag status.*/
void I2C001_ClearFlag\
                (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
{
 801fc60:	b480      	push	{r7}
 801fc62:	b085      	sub	sp, #20
 801fc64:	af00      	add	r7, sp, #0
 801fc66:	6078      	str	r0, [r7, #4]
 801fc68:	460b      	mov	r3, r1
 801fc6a:	70fb      	strb	r3, [r7, #3]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 801fc6c:	687b      	ldr	r3, [r7, #4]
 801fc6e:	685b      	ldr	r3, [r3, #4]
 801fc70:	60fb      	str	r3, [r7, #12]

  /* <<<DD_SIMPLE_I2C_API_7>>>*/
  if(Flag <= I2C001_FLAG_RIF)
 801fc72:	78fb      	ldrb	r3, [r7, #3]
 801fc74:	2b04      	cmp	r3, #4
 801fc76:	d809      	bhi.n	801fc8c <I2C001_ClearFlag+0x2c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 801fc78:	78fb      	ldrb	r3, [r7, #3]
                                  (uint32_t)I2C001_FLAG_RSIF) + 10U));
 801fc7a:	f103 030a 	add.w	r3, r3, #10
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;

  /* <<<DD_SIMPLE_I2C_API_7>>>*/
  if(Flag <= I2C001_FLAG_RIF)
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 801fc7e:	f04f 0201 	mov.w	r2, #1
 801fc82:	fa02 f203 	lsl.w	r2, r2, r3
 801fc86:	68fb      	ldr	r3, [r7, #12]
 801fc88:	64da      	str	r2, [r3, #76]	; 0x4c
 801fc8a:	e025      	b.n	801fcd8 <I2C001_ClearFlag+0x78>
                                  (uint32_t)I2C001_FLAG_RSIF) + 10U));
  }
  else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 801fc8c:	78fb      	ldrb	r3, [r7, #3]
 801fc8e:	2b06      	cmp	r3, #6
 801fc90:	d104      	bne.n	801fc9c <I2C001_ClearFlag+0x3c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 801fc92:	68fb      	ldr	r3, [r7, #12]
 801fc94:	f04f 0220 	mov.w	r2, #32
 801fc98:	64da      	str	r2, [r3, #76]	; 0x4c
 801fc9a:	e01d      	b.n	801fcd8 <I2C001_ClearFlag+0x78>
  }
  else if(Flag == I2C001_FLAG_WRONG_TDF)
 801fc9c:	78fb      	ldrb	r3, [r7, #3]
 801fc9e:	2b05      	cmp	r3, #5
 801fca0:	d104      	bne.n	801fcac <I2C001_ClearFlag+0x4c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 801fca2:	68fb      	ldr	r3, [r7, #12]
 801fca4:	f04f 0202 	mov.w	r2, #2
 801fca8:	64da      	str	r2, [r3, #76]	; 0x4c
 801fcaa:	e015      	b.n	801fcd8 <I2C001_ClearFlag+0x78>
  }
  else if(Flag <= I2C001_FLAG_RBERI)
 801fcac:	78fb      	ldrb	r3, [r7, #3]
 801fcae:	2b08      	cmp	r3, #8
 801fcb0:	d809      	bhi.n	801fcc6 <I2C001_ClearFlag+0x66>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
 801fcb2:	78fb      	ldrb	r3, [r7, #3]
 801fcb4:	f1a3 0307 	sub.w	r3, r3, #7
 801fcb8:	f04f 0201 	mov.w	r2, #1
 801fcbc:	fa02 f203 	lsl.w	r2, r2, r3
 801fcc0:	68fb      	ldr	r3, [r7, #12]
 801fcc2:	64da      	str	r2, [r3, #76]	; 0x4c
 801fcc4:	e008      	b.n	801fcd8 <I2C001_ClearFlag+0x78>
                                        (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 801fcc6:	78fb      	ldrb	r3, [r7, #3]
                                          (uint32_t)I2C001_FLAG_STBI) + 8U));
 801fcc8:	f103 33ff 	add.w	r3, r3, #4294967295
    I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
                                        (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 801fccc:	f04f 0201 	mov.w	r2, #1
 801fcd0:	fa02 f203 	lsl.w	r2, r2, r3
 801fcd4:	68fb      	ldr	r3, [r7, #12]
 801fcd6:	64da      	str	r2, [r3, #76]	; 0x4c
                                          (uint32_t)I2C001_FLAG_STBI) + 8U));
  }
}
 801fcd8:	f107 0714 	add.w	r7, r7, #20
 801fcdc:	46bd      	mov	sp, r7
 801fcde:	bc80      	pop	{r7}
 801fce0:	4770      	bx	lr
 801fce2:	bf00      	nop

0801fce4 <GMM001_Init>:
/*<<<DD_GMM001_API_1>>>*/
/* This function configures LMM001 handles using different RAM sections available
 * depending on the heap requirement.
 */
void GMM001_Init (void)
{
 801fce4:	b580      	push	{r7, lr}
 801fce6:	af00      	add	r7, sp, #0
  
  
  memset ((void *)Heap_Bank1_Start, 0, LENGTH1);
 801fce8:	f64e 6370 	movw	r3, #61040	; 0xee70
 801fcec:	f2c0 0300 	movt	r3, #0
 801fcf0:	f241 1090 	movw	r0, #4496	; 0x1190
 801fcf4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801fcf8:	f04f 0100 	mov.w	r1, #0
 801fcfc:	461a      	mov	r2, r3
 801fcfe:	f007 fa89 	bl	8027214 <memset>
  memset ((void *)Heap_Bank2_Start, 0, LENGTH2);
 801fd02:	f248 0300 	movw	r3, #32768	; 0x8000
 801fd06:	f2c0 0300 	movt	r3, #0
 801fd0a:	f240 0000 	movw	r0, #0
 801fd0e:	f2c3 0000 	movt	r0, #12288	; 0x3000
 801fd12:	f04f 0100 	mov.w	r1, #0
 801fd16:	461a      	mov	r2, r3
 801fd18:	f007 fa7c 	bl	8027214 <memset>
  memset ((void *)Heap_Bank3_Start, 0, LENGTH3);
 801fd1c:	f64f 0300 	movw	r3, #63488	; 0xf800
 801fd20:	f2c0 0300 	movt	r3, #0
 801fd24:	f640 0000 	movw	r0, #2048	; 0x800
 801fd28:	f2c1 0000 	movt	r0, #4096	; 0x1000
 801fd2c:	f04f 0100 	mov.w	r1, #0
 801fd30:	461a      	mov	r2, r3
 801fd32:	f007 fa6f 	bl	8027214 <memset>

/* Allocate Heap from RAM1 and RAM2 and RAM3*/  
/*<<<DD_GMM001_API_1_6>>>*/  
  GMM001_handle0.umm_heap = ((LMM001_BlockType *)Heap_Bank1_Start);
 801fd36:	f241 1388 	movw	r3, #4488	; 0x1188
 801fd3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801fd3e:	f241 1290 	movw	r2, #4496	; 0x1190
 801fd42:	f2c2 0200 	movt	r2, #8192	; 0x2000
 801fd46:	601a      	str	r2, [r3, #0]
  GMM001_handle0.umm_numblocks = (uint32_t)LENGTH1 / (sizeof(LMM001_BlockType));
 801fd48:	f64e 6370 	movw	r3, #61040	; 0xee70
 801fd4c:	f2c0 0300 	movt	r3, #0
 801fd50:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801fd54:	b29a      	uxth	r2, r3
 801fd56:	f241 1388 	movw	r3, #4488	; 0x1188
 801fd5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801fd5e:	809a      	strh	r2, [r3, #4]
  GMM001_handle1.umm_heap = ((LMM001_BlockType *)Heap_Bank2_Start);
 801fd60:	f241 1378 	movw	r3, #4472	; 0x1178
 801fd64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801fd68:	f240 0200 	movw	r2, #0
 801fd6c:	f2c3 0200 	movt	r2, #12288	; 0x3000
 801fd70:	601a      	str	r2, [r3, #0]
  GMM001_handle1.umm_numblocks = (uint32_t)LENGTH2 / (sizeof(LMM001_BlockType));
 801fd72:	f248 0300 	movw	r3, #32768	; 0x8000
 801fd76:	f2c0 0300 	movt	r3, #0
 801fd7a:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801fd7e:	b29a      	uxth	r2, r3
 801fd80:	f241 1378 	movw	r3, #4472	; 0x1178
 801fd84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801fd88:	809a      	strh	r2, [r3, #4]
  GMM001_handle2.umm_heap = ((LMM001_BlockType *)Heap_Bank3_Start);
 801fd8a:	f241 1380 	movw	r3, #4480	; 0x1180
 801fd8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801fd92:	f640 0200 	movw	r2, #2048	; 0x800
 801fd96:	f2c1 0200 	movt	r2, #4096	; 0x1000
 801fd9a:	601a      	str	r2, [r3, #0]
  GMM001_handle2.umm_numblocks = (uint32_t) LENGTH3/ (sizeof(LMM001_BlockType));
 801fd9c:	f64f 0300 	movw	r3, #63488	; 0xf800
 801fda0:	f2c0 0300 	movt	r3, #0
 801fda4:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 801fda8:	b29a      	uxth	r2, r3
 801fdaa:	f241 1380 	movw	r3, #4480	; 0x1180
 801fdae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801fdb2:	809a      	strh	r2, [r3, #4]

  
}
 801fdb4:	bd80      	pop	{r7, pc}
 801fdb6:	bf00      	nop

0801fdb8 <GMM001_malloc>:
/*<<<DD_GMM001_API_2>>>*/
/*
 * The function allocates memory of 'size' number of bytes.
 */
void * GMM001_malloc (uint32_t size)
{
 801fdb8:	b580      	push	{r7, lr}
 801fdba:	b084      	sub	sp, #16
 801fdbc:	af00      	add	r7, sp, #0
 801fdbe:	6078      	str	r0, [r7, #4]
  void * MemPtr = NULL;
 801fdc0:	f04f 0300 	mov.w	r3, #0
 801fdc4:	60fb      	str	r3, [r7, #12]
  

/*<<<DD_GMM001_API_2_1>>>*/  
  MemPtr = LMM001_malloc(&GMM001_handle0, size);
 801fdc6:	f241 1088 	movw	r0, #4488	; 0x1188
 801fdca:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801fdce:	6879      	ldr	r1, [r7, #4]
 801fdd0:	f7fe fc86 	bl	801e6e0 <LMM001_malloc>
 801fdd4:	60f8      	str	r0, [r7, #12]
  if (MemPtr == NULL)
 801fdd6:	68fb      	ldr	r3, [r7, #12]
 801fdd8:	2b00      	cmp	r3, #0
 801fdda:	d112      	bne.n	801fe02 <GMM001_malloc+0x4a>
  {
    MemPtr = LMM001_malloc(&GMM001_handle1, size);
 801fddc:	f241 1078 	movw	r0, #4472	; 0x1178
 801fde0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801fde4:	6879      	ldr	r1, [r7, #4]
 801fde6:	f7fe fc7b 	bl	801e6e0 <LMM001_malloc>
 801fdea:	60f8      	str	r0, [r7, #12]
	if (MemPtr == NULL)
 801fdec:	68fb      	ldr	r3, [r7, #12]
 801fdee:	2b00      	cmp	r3, #0
 801fdf0:	d107      	bne.n	801fe02 <GMM001_malloc+0x4a>
	{
		MemPtr = LMM001_malloc(&GMM001_handle2, size);
 801fdf2:	f241 1080 	movw	r0, #4480	; 0x1180
 801fdf6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801fdfa:	6879      	ldr	r1, [r7, #4]
 801fdfc:	f7fe fc70 	bl	801e6e0 <LMM001_malloc>
 801fe00:	60f8      	str	r0, [r7, #12]
	}
  }

  
  return MemPtr;
 801fe02:	68fb      	ldr	r3, [r7, #12]
}
 801fe04:	4618      	mov	r0, r3
 801fe06:	f107 0710 	add.w	r7, r7, #16
 801fe0a:	46bd      	mov	sp, r7
 801fe0c:	bd80      	pop	{r7, pc}
 801fe0e:	bf00      	nop

0801fe10 <GMM001_realloc>:
/*<<<DD_GMM001_API_3>>>*/ 
/*
 * This function changes the size of a block of memory that was previously allocated with malloc().
 */
void * GMM001_realloc (uint32_t size, void * MemPtr)
{
 801fe10:	b580      	push	{r7, lr}
 801fe12:	b084      	sub	sp, #16
 801fe14:	af00      	add	r7, sp, #0
 801fe16:	6078      	str	r0, [r7, #4]
 801fe18:	6039      	str	r1, [r7, #0]
  void * MemPtr1 = NULL;
 801fe1a:	f04f 0300 	mov.w	r3, #0
 801fe1e:	60fb      	str	r3, [r7, #12]
  

  if (MemPtr == NULL)
 801fe20:	683b      	ldr	r3, [r7, #0]
 801fe22:	2b00      	cmp	r3, #0
 801fe24:	d104      	bne.n	801fe30 <GMM001_realloc+0x20>
  {
    return(GMM001_malloc(size));
 801fe26:	6878      	ldr	r0, [r7, #4]
 801fe28:	f7ff ffc6 	bl	801fdb8 <GMM001_malloc>
 801fe2c:	4603      	mov	r3, r0
 801fe2e:	e05a      	b.n	801fee6 <GMM001_realloc+0xd6>
  }

/*<<<DD_GMM001_API_3_1>>>*/   
  if (((uint32_t)MemPtr >= (uint32_t)Heap_Bank1_Start) && ((uint32_t)MemPtr <= ((uint32_t)Heap_Bank1_Start + LENGTH1)))
 801fe30:	683a      	ldr	r2, [r7, #0]
 801fe32:	f241 1390 	movw	r3, #4496	; 0x1190
 801fe36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801fe3a:	429a      	cmp	r2, r3
 801fe3c:	d315      	bcc.n	801fe6a <GMM001_realloc+0x5a>
 801fe3e:	6839      	ldr	r1, [r7, #0]
 801fe40:	f241 1290 	movw	r2, #4496	; 0x1190
 801fe44:	f2c2 0200 	movt	r2, #8192	; 0x2000
 801fe48:	f64e 6370 	movw	r3, #61040	; 0xee70
 801fe4c:	f2c0 0300 	movt	r3, #0
 801fe50:	18d3      	adds	r3, r2, r3
 801fe52:	4299      	cmp	r1, r3
 801fe54:	d809      	bhi.n	801fe6a <GMM001_realloc+0x5a>
  {
    MemPtr1 = LMM001_realloc(&GMM001_handle0, MemPtr, size);
 801fe56:	f241 1088 	movw	r0, #4488	; 0x1188
 801fe5a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801fe5e:	6839      	ldr	r1, [r7, #0]
 801fe60:	687a      	ldr	r2, [r7, #4]
 801fe62:	f7fe fd3f 	bl	801e8e4 <LMM001_realloc>
 801fe66:	60f8      	str	r0, [r7, #12]
 801fe68:	e03c      	b.n	801fee4 <GMM001_realloc+0xd4>
  }

/*<<<DD_GMM001_API_3_2>>>*/   
  else if (((uint32_t)MemPtr >= (uint32_t)Heap_Bank2_Start) && ((uint32_t)MemPtr <= ((uint32_t)Heap_Bank2_Start + LENGTH2)))
 801fe6a:	683a      	ldr	r2, [r7, #0]
 801fe6c:	f240 0300 	movw	r3, #0
 801fe70:	f2c3 0300 	movt	r3, #12288	; 0x3000
 801fe74:	429a      	cmp	r2, r3
 801fe76:	d315      	bcc.n	801fea4 <GMM001_realloc+0x94>
 801fe78:	6839      	ldr	r1, [r7, #0]
 801fe7a:	f240 0200 	movw	r2, #0
 801fe7e:	f2c3 0200 	movt	r2, #12288	; 0x3000
 801fe82:	f248 0300 	movw	r3, #32768	; 0x8000
 801fe86:	f2c0 0300 	movt	r3, #0
 801fe8a:	18d3      	adds	r3, r2, r3
 801fe8c:	4299      	cmp	r1, r3
 801fe8e:	d809      	bhi.n	801fea4 <GMM001_realloc+0x94>
  {
 	MemPtr1 = LMM001_realloc(&GMM001_handle1, MemPtr, size);
 801fe90:	f241 1078 	movw	r0, #4472	; 0x1178
 801fe94:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801fe98:	6839      	ldr	r1, [r7, #0]
 801fe9a:	687a      	ldr	r2, [r7, #4]
 801fe9c:	f7fe fd22 	bl	801e8e4 <LMM001_realloc>
 801fea0:	60f8      	str	r0, [r7, #12]
 801fea2:	e01f      	b.n	801fee4 <GMM001_realloc+0xd4>
  }

/*<<<DD_GMM001_API_3_3>>>*/   
  else if (((uint32_t)MemPtr >= (uint32_t)Heap_Bank3_Start) && ((uint32_t)MemPtr <= ((uint32_t)Heap_Bank3_Start + LENGTH3)))
 801fea4:	683a      	ldr	r2, [r7, #0]
 801fea6:	f640 0300 	movw	r3, #2048	; 0x800
 801feaa:	f2c1 0300 	movt	r3, #4096	; 0x1000
 801feae:	429a      	cmp	r2, r3
 801feb0:	d315      	bcc.n	801fede <GMM001_realloc+0xce>
 801feb2:	6839      	ldr	r1, [r7, #0]
 801feb4:	f640 0200 	movw	r2, #2048	; 0x800
 801feb8:	f2c1 0200 	movt	r2, #4096	; 0x1000
 801febc:	f64f 0300 	movw	r3, #63488	; 0xf800
 801fec0:	f2c0 0300 	movt	r3, #0
 801fec4:	18d3      	adds	r3, r2, r3
 801fec6:	4299      	cmp	r1, r3
 801fec8:	d809      	bhi.n	801fede <GMM001_realloc+0xce>
  {
    MemPtr1 = LMM001_realloc(&GMM001_handle2, MemPtr, size);
 801feca:	f241 1080 	movw	r0, #4480	; 0x1180
 801fece:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801fed2:	6839      	ldr	r1, [r7, #0]
 801fed4:	687a      	ldr	r2, [r7, #4]
 801fed6:	f7fe fd05 	bl	801e8e4 <LMM001_realloc>
 801feda:	60f8      	str	r0, [r7, #12]
 801fedc:	e002      	b.n	801fee4 <GMM001_realloc+0xd4>
  }
  else 
  {
    MemPtr1 = NULL;
 801fede:	f04f 0300 	mov.w	r3, #0
 801fee2:	60fb      	str	r3, [r7, #12]
  }
  
  return MemPtr1;
 801fee4:	68fb      	ldr	r3, [r7, #12]
}
 801fee6:	4618      	mov	r0, r3
 801fee8:	f107 0710 	add.w	r7, r7, #16
 801feec:	46bd      	mov	sp, r7
 801feee:	bd80      	pop	{r7, pc}

0801fef0 <GMM001_free>:
/*<<<DD_GMM001_API_4>>>*/ 
/*
 *  The function deallocates the memory pointed by Memptr.
 */
void GMM001_free (void * MemPtr)
{
 801fef0:	b580      	push	{r7, lr}
 801fef2:	b082      	sub	sp, #8
 801fef4:	af00      	add	r7, sp, #0
 801fef6:	6078      	str	r0, [r7, #4]
  

/*<<<DD_GMM001_API_4_1>>>*/   
  if (((uint32_t)MemPtr >= (uint32_t)Heap_Bank1_Start) && ((uint32_t)MemPtr <= ((uint32_t)Heap_Bank1_Start + LENGTH1)))
 801fef8:	687a      	ldr	r2, [r7, #4]
 801fefa:	f241 1390 	movw	r3, #4496	; 0x1190
 801fefe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ff02:	429a      	cmp	r2, r3
 801ff04:	d312      	bcc.n	801ff2c <GMM001_free+0x3c>
 801ff06:	6879      	ldr	r1, [r7, #4]
 801ff08:	f241 1290 	movw	r2, #4496	; 0x1190
 801ff0c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 801ff10:	f64e 6370 	movw	r3, #61040	; 0xee70
 801ff14:	f2c0 0300 	movt	r3, #0
 801ff18:	18d3      	adds	r3, r2, r3
 801ff1a:	4299      	cmp	r1, r3
 801ff1c:	d806      	bhi.n	801ff2c <GMM001_free+0x3c>
  {
    LMM001_free(&GMM001_handle0, MemPtr);
 801ff1e:	f241 1088 	movw	r0, #4488	; 0x1188
 801ff22:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801ff26:	6879      	ldr	r1, [r7, #4]
 801ff28:	f7fe fb66 	bl	801e5f8 <LMM001_free>
  }

/*<<<DD_GMM001_API_4_2>>>*/   
  if (((uint32_t)MemPtr >= (uint32_t)Heap_Bank2_Start) && ((uint32_t)MemPtr <= ((uint32_t)Heap_Bank2_Start + LENGTH2)))
 801ff2c:	687a      	ldr	r2, [r7, #4]
 801ff2e:	f240 0300 	movw	r3, #0
 801ff32:	f2c3 0300 	movt	r3, #12288	; 0x3000
 801ff36:	429a      	cmp	r2, r3
 801ff38:	d312      	bcc.n	801ff60 <GMM001_free+0x70>
 801ff3a:	6879      	ldr	r1, [r7, #4]
 801ff3c:	f240 0200 	movw	r2, #0
 801ff40:	f2c3 0200 	movt	r2, #12288	; 0x3000
 801ff44:	f248 0300 	movw	r3, #32768	; 0x8000
 801ff48:	f2c0 0300 	movt	r3, #0
 801ff4c:	18d3      	adds	r3, r2, r3
 801ff4e:	4299      	cmp	r1, r3
 801ff50:	d806      	bhi.n	801ff60 <GMM001_free+0x70>
  {
    LMM001_free(&GMM001_handle1, MemPtr);
 801ff52:	f241 1078 	movw	r0, #4472	; 0x1178
 801ff56:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801ff5a:	6879      	ldr	r1, [r7, #4]
 801ff5c:	f7fe fb4c 	bl	801e5f8 <LMM001_free>
  }

/*<<<DD_GMM001_API_4_3>>>*/   
  if (((uint32_t)MemPtr >= (uint32_t)Heap_Bank3_Start) && ((uint32_t)MemPtr <= ((uint32_t)Heap_Bank3_Start + LENGTH3)))
 801ff60:	687a      	ldr	r2, [r7, #4]
 801ff62:	f640 0300 	movw	r3, #2048	; 0x800
 801ff66:	f2c1 0300 	movt	r3, #4096	; 0x1000
 801ff6a:	429a      	cmp	r2, r3
 801ff6c:	d312      	bcc.n	801ff94 <GMM001_free+0xa4>
 801ff6e:	6879      	ldr	r1, [r7, #4]
 801ff70:	f640 0200 	movw	r2, #2048	; 0x800
 801ff74:	f2c1 0200 	movt	r2, #4096	; 0x1000
 801ff78:	f64f 0300 	movw	r3, #63488	; 0xf800
 801ff7c:	f2c0 0300 	movt	r3, #0
 801ff80:	18d3      	adds	r3, r2, r3
 801ff82:	4299      	cmp	r1, r3
 801ff84:	d806      	bhi.n	801ff94 <GMM001_free+0xa4>
  {
    LMM001_free(&GMM001_handle2, MemPtr);
 801ff86:	f241 1080 	movw	r0, #4480	; 0x1180
 801ff8a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801ff8e:	6879      	ldr	r1, [r7, #4]
 801ff90:	f7fe fb32 	bl	801e5f8 <LMM001_free>
  }
  
}
 801ff94:	f107 0708 	add.w	r7, r7, #8
 801ff98:	46bd      	mov	sp, r7
 801ff9a:	bd80      	pop	{r7, pc}

0801ff9c <ERU002_Init>:
/*
 * Function to initialize ERU channel
 */

void ERU002_Init(void)
{
 801ff9c:	b580      	push	{r7, lr}
 801ff9e:	b082      	sub	sp, #8
 801ffa0:	af00      	add	r7, sp, #0
  uint32_t Count;
  
  for (Count = 0U; Count<(uint32_t)ERU002_NUM_INSTANCES; Count++)
 801ffa2:	f04f 0300 	mov.w	r3, #0
 801ffa6:	607b      	str	r3, [r7, #4]
 801ffa8:	e00d      	b.n	801ffc6 <ERU002_Init+0x2a>
  {
	  ERU002_lInit(ERU002_HandleArray[Count]);
 801ffaa:	f240 13c8 	movw	r3, #456	; 0x1c8
 801ffae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801ffb2:	687a      	ldr	r2, [r7, #4]
 801ffb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801ffb8:	4618      	mov	r0, r3
 801ffba:	f000 f80b 	bl	801ffd4 <ERU002_lInit>

void ERU002_Init(void)
{
  uint32_t Count;
  
  for (Count = 0U; Count<(uint32_t)ERU002_NUM_INSTANCES; Count++)
 801ffbe:	687b      	ldr	r3, [r7, #4]
 801ffc0:	f103 0301 	add.w	r3, r3, #1
 801ffc4:	607b      	str	r3, [r7, #4]
 801ffc6:	687b      	ldr	r3, [r7, #4]
 801ffc8:	2b01      	cmp	r3, #1
 801ffca:	d9ee      	bls.n	801ffaa <ERU002_Init+0xe>
  {
	  ERU002_lInit(ERU002_HandleArray[Count]);
  }
}
 801ffcc:	f107 0708 	add.w	r7, r7, #8
 801ffd0:	46bd      	mov	sp, r7
 801ffd2:	bd80      	pop	{r7, pc}

0801ffd4 <ERU002_lInit>:

void ERU002_lInit(const ERU002_HandleType * Handle)
{
 801ffd4:	b590      	push	{r4, r7, lr}
 801ffd6:	b083      	sub	sp, #12
 801ffd8:	af00      	add	r7, sp, #0
 801ffda:	6078      	str	r0, [r7, #4]
#if (UC_FAMILY == XMC4) 
  if (ERU1 == Handle->ERURegs)
 801ffdc:	687b      	ldr	r3, [r7, #4]
 801ffde:	681a      	ldr	r2, [r3, #0]
 801ffe0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801ffe4:	f2c4 0304 	movt	r3, #16388	; 0x4004
 801ffe8:	429a      	cmp	r2, r3
 801ffea:	d10a      	bne.n	8020002 <ERU002_lInit+0x2e>
  {
	  /* Reset the ERU Unit 1*/
	  if(RESET001_GetStatus(PER0_ERU1) == 1)
 801ffec:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 801fff0:	f7fb fff6 	bl	801bfe0 <RESET001_GetStatus>
 801fff4:	4603      	mov	r3, r0
 801fff6:	2b01      	cmp	r3, #1
 801fff8:	d103      	bne.n	8020002 <ERU002_lInit+0x2e>
	  {
	    /* De-assert the module */
	    RESET001_DeassertReset(PER0_ERU1);
 801fffa:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 801fffe:	f7fb ffaf 	bl	801bf60 <RESET001_DeassertReset>
	  	       SCU_CLK_CGATCLR0_ERU1_Pos, 1U);
	#endif
  }
#endif

  Handle->ERURegs->EXOCON[Handle->OutputChannel] |=  
 8020002:	687b      	ldr	r3, [r7, #4]
 8020004:	681b      	ldr	r3, [r3, #0]
 8020006:	687a      	ldr	r2, [r7, #4]
 8020008:	6852      	ldr	r2, [r2, #4]
 802000a:	6879      	ldr	r1, [r7, #4]
 802000c:	6809      	ldr	r1, [r1, #0]
 802000e:	6878      	ldr	r0, [r7, #4]
 8020010:	6840      	ldr	r0, [r0, #4]
 8020012:	f100 0008 	add.w	r0, r0, #8
 8020016:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
  (((uint32_t)((uint32_t)Handle->GP_Value  << ERU_EXOCON_GP_Pos) & \
 802001a:	6879      	ldr	r1, [r7, #4]
 802001c:	6889      	ldr	r1, [r1, #8]
 802001e:	ea4f 1101 	mov.w	r1, r1, lsl #4
 8020022:	f001 0430 	and.w	r4, r1, #48	; 0x30
	                     ERU_EXOCON_GP_Msk) | \
	((uint32_t)( Handle->GEEN_Value << ERU_EXOCON_GEEN_Pos) & \
 8020026:	6879      	ldr	r1, [r7, #4]
 8020028:	68c9      	ldr	r1, [r1, #12]
 802002a:	ea4f 0181 	mov.w	r1, r1, lsl #2
 802002e:	f001 0104 	and.w	r1, r1, #4
  }
#endif

  Handle->ERURegs->EXOCON[Handle->OutputChannel] |=  
  (((uint32_t)((uint32_t)Handle->GP_Value  << ERU_EXOCON_GP_Pos) & \
	                     ERU_EXOCON_GP_Msk) | \
 8020032:	4321      	orrs	r1, r4
	  	       SCU_CLK_CGATCLR0_ERU1_Pos, 1U);
	#endif
  }
#endif

  Handle->ERURegs->EXOCON[Handle->OutputChannel] |=  
 8020034:	4301      	orrs	r1, r0
 8020036:	f102 0208 	add.w	r2, r2, #8
 802003a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  (((uint32_t)((uint32_t)Handle->GP_Value  << ERU_EXOCON_GP_Pos) & \
	                     ERU_EXOCON_GP_Msk) | \
	((uint32_t)( Handle->GEEN_Value << ERU_EXOCON_GEEN_Pos) & \
			ERU_EXOCON_GEEN_Msk));	  					 
 
}
 802003e:	f107 070c 	add.w	r7, r7, #12
 8020042:	46bd      	mov	sp, r7
 8020044:	bd90      	pop	{r4, r7, pc}
 8020046:	bf00      	nop

08020048 <ERU002_SetPeripheralTrigInputSrc>:
 *  ERU_OGU_y = SIGNAL_ERU_OGU_y1 for signal 0
 */

uint32_t  ERU002_SetPeripheralTrigInputSrc(const ERU002_HandleType *Handle, 
                                           uint32_t ERU_OGU_y)
{
 8020048:	b480      	push	{r7}
 802004a:	b085      	sub	sp, #20
 802004c:	af00      	add	r7, sp, #0
 802004e:	6078      	str	r0, [r7, #4]
 8020050:	6039      	str	r1, [r7, #0]
	 
	uint32_t status = 0;
 8020052:	f04f 0300 	mov.w	r3, #0
 8020056:	60fb      	str	r3, [r7, #12]
	
	ERU_GLOBAL_TypeDef *ERURegs = Handle->ERURegs;
 8020058:	687b      	ldr	r3, [r7, #4]
 802005a:	681b      	ldr	r3, [r3, #0]
 802005c:	60bb      	str	r3, [r7, #8]
	
	/* Check the OGU_y value */
	if( ( ERU_OGU_y <= ERU_OGU_Y_MAX ) && ( ERURegs != NULL) )
 802005e:	683b      	ldr	r3, [r7, #0]
 8020060:	2b03      	cmp	r3, #3
 8020062:	d81a      	bhi.n	802009a <ERU002_SetPeripheralTrigInputSrc+0x52>
 8020064:	68bb      	ldr	r3, [r7, #8]
 8020066:	2b00      	cmp	r3, #0
 8020068:	d017      	beq.n	802009a <ERU002_SetPeripheralTrigInputSrc+0x52>
	{
		/* ERUx_EXOCON[y]_ISS x =0 and 1, y = 0, 1, 2 and 3 */
		WR_REG(ERURegs->EXOCON[Handle->OutputChannel], ERU_EXOCON_ISS_Msk, 
 802006a:	687b      	ldr	r3, [r7, #4]
 802006c:	685a      	ldr	r2, [r3, #4]
 802006e:	683b      	ldr	r3, [r7, #0]
 8020070:	f003 0103 	and.w	r1, r3, #3
 8020074:	687b      	ldr	r3, [r7, #4]
 8020076:	6858      	ldr	r0, [r3, #4]
 8020078:	68bb      	ldr	r3, [r7, #8]
 802007a:	f100 0008 	add.w	r0, r0, #8
 802007e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8020082:	f023 0303 	bic.w	r3, r3, #3
 8020086:	4319      	orrs	r1, r3
 8020088:	68bb      	ldr	r3, [r7, #8]
 802008a:	f102 0208 	add.w	r2, r2, #8
 802008e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		       ERU_EXOCON_ISS_Pos, ERU_OGU_y);
		
		status = ERU_INPUT_LEVEL_SET;
 8020092:	f04f 0301 	mov.w	r3, #1
 8020096:	60fb      	str	r3, [r7, #12]
 8020098:	e002      	b.n	80200a0 <ERU002_SetPeripheralTrigInputSrc+0x58>
	}
	else
	{
		status = ERU_INVALID_INPUT;
 802009a:	f04f 030f 	mov.w	r3, #15
 802009e:	60fb      	str	r3, [r7, #12]
	}
	return status;
 80200a0:	68fb      	ldr	r3, [r7, #12]
	
}
 80200a2:	4618      	mov	r0, r3
 80200a4:	f107 0714 	add.w	r7, r7, #20
 80200a8:	46bd      	mov	sp, r7
 80200aa:	bc80      	pop	{r7}
 80200ac:	4770      	bx	lr
 80200ae:	bf00      	nop

080200b0 <ERU002_GetPatternResult>:

/*
 * Function to get pattern result
 */
inline uint32_t ERU002_GetPatternResult(const ERU002_HandleType Handle)
{
 80200b0:	b490      	push	{r4, r7}
 80200b2:	b086      	sub	sp, #24
 80200b4:	af00      	add	r7, sp, #0
 80200b6:	463c      	mov	r4, r7
 80200b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t Status;
	
	Status = RD_REG(Handle.ERURegs->EXOCON[Handle.OutputChannel],
 80200bc:	683b      	ldr	r3, [r7, #0]
 80200be:	687a      	ldr	r2, [r7, #4]
 80200c0:	f102 0208 	add.w	r2, r2, #8
 80200c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80200c8:	f003 0308 	and.w	r3, r3, #8
 80200cc:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80200d0:	617b      	str	r3, [r7, #20]
						  ERU_EXOCON_PDR_Msk,ERU_EXOCON_PDR_Pos);

	return Status;
 80200d2:	697b      	ldr	r3, [r7, #20]

}
 80200d4:	4618      	mov	r0, r3
 80200d6:	f107 0718 	add.w	r7, r7, #24
 80200da:	46bd      	mov	sp, r7
 80200dc:	bc90      	pop	{r4, r7}
 80200de:	4770      	bx	lr

080200e0 <ERU002_EnablePatternDetection>:

/*
 * Function to enable pattern result
 */
void ERU002_EnablePatternDetection(const ERU002_HandleType *Handle)
{
 80200e0:	b480      	push	{r7}
 80200e2:	b083      	sub	sp, #12
 80200e4:	af00      	add	r7, sp, #0
 80200e6:	6078      	str	r0, [r7, #4]
	if( Handle != NULL )
 80200e8:	687b      	ldr	r3, [r7, #4]
 80200ea:	2b00      	cmp	r3, #0
 80200ec:	d011      	beq.n	8020112 <ERU002_EnablePatternDetection+0x32>
	{
		WR_REG(Handle->ERURegs->EXOCON[Handle->OutputChannel],
 80200ee:	687b      	ldr	r3, [r7, #4]
 80200f0:	681b      	ldr	r3, [r3, #0]
 80200f2:	687a      	ldr	r2, [r7, #4]
 80200f4:	6852      	ldr	r2, [r2, #4]
 80200f6:	6879      	ldr	r1, [r7, #4]
 80200f8:	6809      	ldr	r1, [r1, #0]
 80200fa:	6878      	ldr	r0, [r7, #4]
 80200fc:	6840      	ldr	r0, [r0, #4]
 80200fe:	f100 0008 	add.w	r0, r0, #8
 8020102:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8020106:	f041 0104 	orr.w	r1, r1, #4
 802010a:	f102 0208 	add.w	r2, r2, #8
 802010e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				ERU_EXOCON_GEEN_Msk,ERU_EXOCON_GEEN_Pos, 1);
	}
}
 8020112:	f107 070c 	add.w	r7, r7, #12
 8020116:	46bd      	mov	sp, r7
 8020118:	bc80      	pop	{r7}
 802011a:	4770      	bx	lr

0802011c <ERU002_DisablePatternDetection>:

/*
 * Function to disable pattern result
 */
void ERU002_DisablePatternDetection(const ERU002_HandleType *Handle)
{
 802011c:	b480      	push	{r7}
 802011e:	b083      	sub	sp, #12
 8020120:	af00      	add	r7, sp, #0
 8020122:	6078      	str	r0, [r7, #4]
	if( Handle != NULL )
 8020124:	687b      	ldr	r3, [r7, #4]
 8020126:	2b00      	cmp	r3, #0
 8020128:	d011      	beq.n	802014e <ERU002_DisablePatternDetection+0x32>
	{	
		WR_REG(Handle->ERURegs->EXOCON[Handle->OutputChannel],
 802012a:	687b      	ldr	r3, [r7, #4]
 802012c:	681b      	ldr	r3, [r3, #0]
 802012e:	687a      	ldr	r2, [r7, #4]
 8020130:	6852      	ldr	r2, [r2, #4]
 8020132:	6879      	ldr	r1, [r7, #4]
 8020134:	6809      	ldr	r1, [r1, #0]
 8020136:	6878      	ldr	r0, [r7, #4]
 8020138:	6840      	ldr	r0, [r0, #4]
 802013a:	f100 0008 	add.w	r0, r0, #8
 802013e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8020142:	f021 0104 	bic.w	r1, r1, #4
 8020146:	f102 0208 	add.w	r2, r2, #8
 802014a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				ERU_EXOCON_GEEN_Msk,ERU_EXOCON_GEEN_Pos, 0);
	}
}
 802014e:	f107 070c 	add.w	r7, r7, #12
 8020152:	46bd      	mov	sp, r7
 8020154:	bc80      	pop	{r7}
 8020156:	4770      	bx	lr

08020158 <ERU002_SelectServiceRequestMode>:
/*
 * Function to select service request mode
 */
void ERU002_SelectServiceRequestMode(const ERU002_HandleType *Handle, 
		                             ERU002_ServiceRequestMode_t scheme)
{
 8020158:	b490      	push	{r4, r7}
 802015a:	b082      	sub	sp, #8
 802015c:	af00      	add	r7, sp, #0
 802015e:	6078      	str	r0, [r7, #4]
 8020160:	460b      	mov	r3, r1
 8020162:	70fb      	strb	r3, [r7, #3]
	if( Handle != NULL )
 8020164:	687b      	ldr	r3, [r7, #4]
 8020166:	2b00      	cmp	r3, #0
 8020168:	d017      	beq.n	802019a <ERU002_SelectServiceRequestMode+0x42>
	{
		WR_REG(Handle->ERURegs->EXOCON[Handle->OutputChannel],
 802016a:	687b      	ldr	r3, [r7, #4]
 802016c:	681b      	ldr	r3, [r3, #0]
 802016e:	687a      	ldr	r2, [r7, #4]
 8020170:	6852      	ldr	r2, [r2, #4]
 8020172:	78f9      	ldrb	r1, [r7, #3]
 8020174:	ea4f 1101 	mov.w	r1, r1, lsl #4
 8020178:	f001 0030 	and.w	r0, r1, #48	; 0x30
 802017c:	6879      	ldr	r1, [r7, #4]
 802017e:	6809      	ldr	r1, [r1, #0]
 8020180:	687c      	ldr	r4, [r7, #4]
 8020182:	6864      	ldr	r4, [r4, #4]
 8020184:	f104 0408 	add.w	r4, r4, #8
 8020188:	f851 1024 	ldr.w	r1, [r1, r4, lsl #2]
 802018c:	f021 0130 	bic.w	r1, r1, #48	; 0x30
 8020190:	4301      	orrs	r1, r0
 8020192:	f102 0208 	add.w	r2, r2, #8
 8020196:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			   ERU_EXOCON_GP_Msk,ERU_EXOCON_GP_Pos,scheme);
	}
}
 802019a:	f107 0708 	add.w	r7, r7, #8
 802019e:	46bd      	mov	sp, r7
 80201a0:	bc90      	pop	{r4, r7}
 80201a2:	4770      	bx	lr

080201a4 <ERU001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: Yes </b><BR>
 */
void ERU001_lInit(const ERU001_HandleType *Handle)
{
 80201a4:	b580      	push	{r7, lr}
 80201a6:	b084      	sub	sp, #16
 80201a8:	af00      	add	r7, sp, #0
 80201aa:	6078      	str	r0, [r7, #4]
  /* Used to store the value that needs to be loaded to 
     Event Input Control register */
  uint32_t uRegValue = 0U;
 80201ac:	f04f 0300 	mov.w	r3, #0
 80201b0:	60fb      	str	r3, [r7, #12]
  
#if (UC_FAMILY == XMC4)
  /* Check instantiated app resource is ERU1 kernel*/
  if (ERU1 == Handle->ERURegs)
 80201b2:	687b      	ldr	r3, [r7, #4]
 80201b4:	681a      	ldr	r2, [r3, #0]
 80201b6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80201ba:	f2c4 0304 	movt	r3, #16388	; 0x4004
 80201be:	429a      	cmp	r2, r3
 80201c0:	d10a      	bne.n	80201d8 <ERU001_lInit+0x34>
  {
    /* Get the reset status of the ERU1 peripheral */
    if (TRUE == RESET001_GetStatus(PER0_ERU1))
 80201c2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80201c6:	f7fb ff0b 	bl	801bfe0 <RESET001_GetStatus>
 80201ca:	4603      	mov	r3, r0
 80201cc:	2b01      	cmp	r3, #1
 80201ce:	d103      	bne.n	80201d8 <ERU001_lInit+0x34>
	{ 
	  /* De-assert the ERU1 peripheral */
	  RESET001_DeassertReset(PER0_ERU1);
 80201d0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80201d4:	f7fb fec4 	bl	801bf60 <RESET001_DeassertReset>
  }

#endif
  
  /* Rebuild Level Detection for Status Flag ETLx */
  uRegValue |= ( ( (uint32_t)Handle->LevelDetect   << ERU_EXICON_LD_Pos ) & \
 80201d8:	687b      	ldr	r3, [r7, #4]
 80201da:	795b      	ldrb	r3, [r3, #5]
 80201dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80201e0:	f003 0302 	and.w	r3, r3, #2
 80201e4:	68fa      	ldr	r2, [r7, #12]
 80201e6:	4313      	orrs	r3, r2
 80201e8:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_LD_Msk );
  /* Rising Edge Detection Enable ETLx */
  uRegValue |= ( ( (uint32_t)Handle->RiseEdgeDetEn << ERU_EXICON_RE_Pos ) & \
 80201ea:	687b      	ldr	r3, [r7, #4]
 80201ec:	799b      	ldrb	r3, [r3, #6]
 80201ee:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80201f2:	f003 0304 	and.w	r3, r3, #4
 80201f6:	68fa      	ldr	r2, [r7, #12]
 80201f8:	4313      	orrs	r3, r2
 80201fa:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_RE_Msk );
  /* Falling Edge Detection Enable ETLx */
  uRegValue |= ( ( (uint32_t)Handle->FallEdgeDetEn << ERU_EXICON_FE_Pos ) & \
 80201fc:	687b      	ldr	r3, [r7, #4]
 80201fe:	79db      	ldrb	r3, [r3, #7]
 8020200:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8020204:	f003 0308 	and.w	r3, r3, #8
 8020208:	68fa      	ldr	r2, [r7, #12]
 802020a:	4313      	orrs	r3, r2
 802020c:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_FE_Msk );
  /* Input Source Select for ERSx */
  uRegValue |= ( ( (uint32_t)Handle->InputSrcSel   << ERU_EXICON_SS_Pos ) & \
 802020e:	687b      	ldr	r3, [r7, #4]
 8020210:	7a1b      	ldrb	r3, [r3, #8]
 8020212:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8020216:	f403 7340 	and.w	r3, r3, #768	; 0x300
 802021a:	68fa      	ldr	r2, [r7, #12]
 802021c:	4313      	orrs	r3, r2
 802021e:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_SS_Msk );
  /* Input A Negation Select for ERSx */
  uRegValue |= ( ( (uint32_t)Handle->InputANegSel  << ERU_EXICON_NA_Pos ) & \
 8020220:	687b      	ldr	r3, [r7, #4]
 8020222:	7a5b      	ldrb	r3, [r3, #9]
 8020224:	ea4f 2383 	mov.w	r3, r3, lsl #10
 8020228:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 802022c:	68fa      	ldr	r2, [r7, #12]
 802022e:	4313      	orrs	r3, r2
 8020230:	60fb      	str	r3, [r7, #12]
          ERU_EXICON_NA_Msk );
  /* Input B Negation Select for ERSx */
  uRegValue |= ( ( (uint32_t)Handle->InputBNegSel  << ERU_EXICON_NB_Pos ) & \
 8020232:	687b      	ldr	r3, [r7, #4]
 8020234:	7a9b      	ldrb	r3, [r3, #10]
 8020236:	ea4f 23c3 	mov.w	r3, r3, lsl #11
 802023a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 802023e:	68fa      	ldr	r2, [r7, #12]
 8020240:	4313      	orrs	r3, r2
 8020242:	60fb      	str	r3, [r7, #12]
		  ERU_EXICON_NB_Msk );
  /* Update of Event Input Control register*/
  Handle->ERURegs->EXICON[Handle->InputChannel] |= uRegValue;
 8020244:	687b      	ldr	r3, [r7, #4]
 8020246:	681b      	ldr	r3, [r3, #0]
 8020248:	687a      	ldr	r2, [r7, #4]
 802024a:	7912      	ldrb	r2, [r2, #4]
 802024c:	6879      	ldr	r1, [r7, #4]
 802024e:	6809      	ldr	r1, [r1, #0]
 8020250:	6878      	ldr	r0, [r7, #4]
 8020252:	7900      	ldrb	r0, [r0, #4]
 8020254:	f100 0004 	add.w	r0, r0, #4
 8020258:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 802025c:	68f9      	ldr	r1, [r7, #12]
 802025e:	4301      	orrs	r1, r0
 8020260:	f102 0204 	add.w	r2, r2, #4
 8020264:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
} 
 8020268:	f107 0710 	add.w	r7, r7, #16
 802026c:	46bd      	mov	sp, r7
 802026e:	bd80      	pop	{r7, pc}

08020270 <ERU001_Init>:
 * @return      None
 *
 * <b>Reentrant: Yes </b><BR>
 */
void ERU001_Init()
{
 8020270:	b580      	push	{r7, lr}
 8020272:	b082      	sub	sp, #8
 8020274:	af00      	add	r7, sp, #0
	  break;
	}
  }  
#endif
 
  for (HandleCnt = 0U; HandleCnt < ERU001_NUM_INSTANCES; HandleCnt++)
 8020276:	f04f 0300 	mov.w	r3, #0
 802027a:	607b      	str	r3, [r7, #4]
 802027c:	e00d      	b.n	802029a <ERU001_Init+0x2a>
  {
    /* Initialise the ERU0 or ERU1 channel/s handles */
	ERU001_lInit(ERU001_HandleArray[HandleCnt]);
 802027e:	f240 13d0 	movw	r3, #464	; 0x1d0
 8020282:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8020286:	687a      	ldr	r2, [r7, #4]
 8020288:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802028c:	4618      	mov	r0, r3
 802028e:	f7ff ff89 	bl	80201a4 <ERU001_lInit>
	  break;
	}
  }  
#endif
 
  for (HandleCnt = 0U; HandleCnt < ERU001_NUM_INSTANCES; HandleCnt++)
 8020292:	687b      	ldr	r3, [r7, #4]
 8020294:	f103 0301 	add.w	r3, r3, #1
 8020298:	607b      	str	r3, [r7, #4]
 802029a:	687b      	ldr	r3, [r7, #4]
 802029c:	2b01      	cmp	r3, #1
 802029e:	d9ee      	bls.n	802027e <ERU001_Init+0xe>
  {
    /* Initialise the ERU0 or ERU1 channel/s handles */
	ERU001_lInit(ERU001_HandleArray[HandleCnt]);
  }	
}
 80202a0:	f107 0708 	add.w	r7, r7, #8
 80202a4:	46bd      	mov	sp, r7
 80202a6:	bd80      	pop	{r7, pc}

080202a8 <ERU001_ClearFlag>:
 * @return      None
 *
 * <b>Reentrant: Yes </b><BR>
 */
inline void ERU001_ClearFlag(ERU001_HandleType Handle)
{
 80202a8:	b480      	push	{r7}
 80202aa:	b085      	sub	sp, #20
 80202ac:	af00      	add	r7, sp, #0
 80202ae:	f107 0304 	add.w	r3, r7, #4
 80202b2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  Handle.ERURegs->EXICON[Handle.InputChannel] &= ~( (uint32_t)1U << ERU_EXICON_FL_Pos);
 80202b6:	687b      	ldr	r3, [r7, #4]
 80202b8:	7a3a      	ldrb	r2, [r7, #8]
 80202ba:	6879      	ldr	r1, [r7, #4]
 80202bc:	7a38      	ldrb	r0, [r7, #8]
 80202be:	f100 0004 	add.w	r0, r0, #4
 80202c2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80202c6:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80202ca:	f102 0204 	add.w	r2, r2, #4
 80202ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80202d2:	f107 0714 	add.w	r7, r7, #20
 80202d6:	46bd      	mov	sp, r7
 80202d8:	bc80      	pop	{r7}
 80202da:	4770      	bx	lr

080202dc <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80202dc:	b480      	push	{r7}
 80202de:	b085      	sub	sp, #20
 80202e0:	af00      	add	r7, sp, #0
 80202e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 80202e4:	687b      	ldr	r3, [r7, #4]
 80202e6:	f003 0307 	and.w	r3, r3, #7
 80202ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80202ec:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80202f0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80202f4:	68db      	ldr	r3, [r3, #12]
 80202f6:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 80202f8:	68ba      	ldr	r2, [r7, #8]
 80202fa:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80202fe:	4013      	ands	r3, r2
 8020300:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 8020302:	68fb      	ldr	r3, [r7, #12]
 8020304:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8020308:	68bb      	ldr	r3, [r7, #8]
 802030a:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 802030c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8020310:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8020314:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8020316:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 802031a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 802031e:	68ba      	ldr	r2, [r7, #8]
 8020320:	60da      	str	r2, [r3, #12]
}
 8020322:	f107 0714 	add.w	r7, r7, #20
 8020326:	46bd      	mov	sp, r7
 8020328:	bc80      	pop	{r7}
 802032a:	4770      	bx	lr

0802032c <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 802032c:	b580      	push	{r7, lr}
 802032e:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 8020330:	f04f 0001 	mov.w	r0, #1
 8020334:	f7ff ffd2 	bl	80202dc <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 8020338:	f000 fb6e 	bl	8020a18 <DAVE_MUX_PreInit>
	//  Initialization of app 'CLK001'		     
	CLK001_Init();
 802033c:	f000 ff0a 	bl	8021154 <CLK001_Init>
	 
	//  Initialization of app 'NVIC_SCU001'		     
	NVIC_SCU001_Init();
 8020340:	f7fd fc94 	bl	801dc6c <NVIC_SCU001_Init>
	 
	//  Initialization of app 'RTC001'		     
	RTC001_Init();
 8020344:	f7fb f8fa 	bl	801b53c <RTC001_Init>
	 
	//  Initialization of app 'GMM001'		     
	GMM001_Init();
 8020348:	f7ff fccc 	bl	801fce4 <GMM001_Init>
	 
	//  Initialization of app 'SYSTM001'		     
	SYSTM001_Init();
 802034c:	f7fa fd4a 	bl	801ade4 <SYSTM001_Init>
	 
	//  Initialization of app 'USBCORE001'		     
	USBCORE001_Init();
 8020350:	f7f7 fcdc 	bl	8017d0c <USBCORE001_Init>
	 
	//  Initialization of app 'UART001'		     
	UART001_Init();
 8020354:	f7fa f846 	bl	801a3e4 <UART001_Init>
	 
	//  Initialization of app 'CCU4GLOBAL'		     
	CCU4GLOBAL_Init();
 8020358:	f000 ff28 	bl	80211ac <CCU4GLOBAL_Init>
	 
	//  Initialization of app 'PWMSP001'		     
	PWMSP001_Init();
 802035c:	f7fb fe92 	bl	801c084 <PWMSP001_Init>
	 
	//  Initialization of app 'NVIC002'		     
	NVIC002_Init();
 8020360:	f7fd ffaa 	bl	801e2b8 <NVIC002_Init>
	 
	//  Initialization of app 'I2C001'		     
	I2C001_Init();
 8020364:	f7ff fa60 	bl	801f828 <I2C001_Init>
	 
	//  Initialization of app 'ERU001'		     
	ERU001_Init();
 8020368:	f7ff ff82 	bl	8020270 <ERU001_Init>
	 
	//  Initialization of app 'ERU002'		     
	ERU002_Init();
 802036c:	f7ff fe16 	bl	801ff9c <ERU002_Init>
	 
	//  Initialization of app 'IO002'		     
	IO002_Init();
 8020370:	f7fe ff0e 	bl	801f190 <IO002_Init>
	 
	//  Initialization of app 'ADCGLOB001'		     
	ADCGLOB001_Init();
 8020374:	f001 fca8 	bl	8021cc8 <ADCGLOB001_Init>
	 
	//  Initialization of app 'ADCGROUP001'		     
	ADCGROUP001_Init();
 8020378:	f000 ff5c 	bl	8021234 <ADCGROUP001_Init>
	 
	//  Initialization of app 'IO001'		     
	IO001_Init();
 802037c:	f7fe ffa4 	bl	801f2c8 <IO001_Init>
	 
	//  Initialization of app 'ADC001'		     
	ADC001_Init();
 8020380:	f002 f928 	bl	80225d4 <ADC001_Init>
	 
	//  Initialization of app 'IO004'		     
	IO004_Init();
 8020384:	f7fe fb8a 	bl	801ea9c <IO004_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 8020388:	f000 f808 	bl	802039c <DAVE_MUX_Init>
} //  End of function DAVE_Init
 802038c:	bd80      	pop	{r7, pc}
 802038e:	bf00      	nop

08020390 <SystemInit_DAVE3>:
// @Parameters    None
//
//****************************************************************************

void SystemInit_DAVE3(void)
{
 8020390:	b580      	push	{r7, lr}
 8020392:	af00      	add	r7, sp, #0
	// CLK Initialisation
	CLK001_Init();
 8020394:	f000 fede 	bl	8021154 <CLK001_Init>
} //  End of function SystemInit_DAVE3
 8020398:	bd80      	pop	{r7, pc}
 802039a:	bf00      	nop

0802039c <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 802039c:	b480      	push	{r7}
 802039e:	b087      	sub	sp, #28
 80203a0:	af00      	add	r7, sp, #0
            	         
                                            
/*        ERU0 Macro definitions:         */    
/*        ERU1 Macro definitions:         */  

  WR_REG(ERU1->EXICON[1], ERU_EXICON_PE_Msk, ERU_EXICON_PE_Pos, SIGNAL_TR1);                            /*    ERU1_EXICON[1]_PE */
 80203a2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80203a6:	f2c4 0304 	movt	r3, #16388	; 0x4004
 80203aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80203ae:	f2c4 0204 	movt	r2, #16388	; 0x4004
 80203b2:	6952      	ldr	r2, [r2, #20]
 80203b4:	f042 0201 	orr.w	r2, r2, #1
 80203b8:	615a      	str	r2, [r3, #20]

  WR_REG(ERU1->EXICON[1], ERU_EXICON_OCS_Msk, ERU_EXICON_OCS_Pos, SIGNAL_TRx3);                        /*    ERU1_EXICON[1]_OCS */
 80203ba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80203be:	f2c4 0304 	movt	r3, #16388	; 0x4004
 80203c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80203c6:	f2c4 0204 	movt	r2, #16388	; 0x4004
 80203ca:	6952      	ldr	r2, [r2, #20]
 80203cc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80203d0:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 80203d4:	615a      	str	r2, [r3, #20]

  WR_REG(ERU1->EXICON[3], ERU_EXICON_PE_Msk, ERU_EXICON_PE_Pos, SIGNAL_TR1);                            /*    ERU1_EXICON[3]_PE */    
 80203d6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80203da:	f2c4 0304 	movt	r3, #16388	; 0x4004
 80203de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80203e2:	f2c4 0204 	movt	r2, #16388	; 0x4004
 80203e6:	69d2      	ldr	r2, [r2, #28]
 80203e8:	f042 0201 	orr.w	r2, r2, #1
 80203ec:	61da      	str	r2, [r3, #28]
//********* MODULE USIC CONFIGURATIONS *************************	        
        
           
   /* Disable mode before configuring all USIC registers to avoid unintended edges */   
      /* Variable to store the CCR_MODE values for various USIC channels */ 
      uint32_t UsicCcrMode[6] = {0};
 80203ee:	463b      	mov	r3, r7
 80203f0:	f04f 0200 	mov.w	r2, #0
 80203f4:	601a      	str	r2, [r3, #0]
 80203f6:	f103 0304 	add.w	r3, r3, #4
 80203fa:	f04f 0200 	mov.w	r2, #0
 80203fe:	601a      	str	r2, [r3, #0]
 8020400:	f103 0304 	add.w	r3, r3, #4
 8020404:	f04f 0200 	mov.w	r2, #0
 8020408:	601a      	str	r2, [r3, #0]
 802040a:	f103 0304 	add.w	r3, r3, #4
 802040e:	f04f 0200 	mov.w	r2, #0
 8020412:	601a      	str	r2, [r3, #0]
 8020414:	f103 0304 	add.w	r3, r3, #4
 8020418:	f04f 0200 	mov.w	r2, #0
 802041c:	601a      	str	r2, [r3, #0]
 802041e:	f103 0304 	add.w	r3, r3, #4
 8020422:	f04f 0200 	mov.w	r2, #0
 8020426:	601a      	str	r2, [r3, #0]
 8020428:	f103 0304 	add.w	r3, r3, #4
           
    UsicCcrMode[0] |= (uint32_t) RD_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);
 802042c:	683a      	ldr	r2, [r7, #0]
 802042e:	f04f 0300 	mov.w	r3, #0
 8020432:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8020436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8020438:	f003 030f 	and.w	r3, r3, #15
 802043c:	4313      	orrs	r3, r2
 802043e:	603b      	str	r3, [r7, #0]
    WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);  
 8020440:	f04f 0300 	mov.w	r3, #0
 8020444:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8020448:	f04f 0200 	mov.w	r2, #0
 802044c:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8020450:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8020452:	f022 020f 	bic.w	r2, r2, #15
 8020456:	641a      	str	r2, [r3, #64]	; 0x40
                        
    UsicCcrMode[1] |= (uint32_t) RD_REG(USIC0_CH1->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos); 
 8020458:	687a      	ldr	r2, [r7, #4]
 802045a:	f44f 7300 	mov.w	r3, #512	; 0x200
 802045e:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8020462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8020464:	f003 030f 	and.w	r3, r3, #15
 8020468:	4313      	orrs	r3, r2
 802046a:	607b      	str	r3, [r7, #4]
    WR_REG(USIC0_CH1->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);   
 802046c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8020470:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8020474:	f44f 7200 	mov.w	r2, #512	; 0x200
 8020478:	f2c4 0203 	movt	r2, #16387	; 0x4003
 802047c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 802047e:	f022 020f 	bic.w	r2, r2, #15
 8020482:	641a      	str	r2, [r3, #64]	; 0x40
                  
    UsicCcrMode[2] |= (uint32_t) RD_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);   
 8020484:	68ba      	ldr	r2, [r7, #8]
 8020486:	f04f 0300 	mov.w	r3, #0
 802048a:	f6c4 0302 	movt	r3, #18434	; 0x4802
 802048e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8020490:	f003 030f 	and.w	r3, r3, #15
 8020494:	4313      	orrs	r3, r2
 8020496:	60bb      	str	r3, [r7, #8]
    WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 8020498:	f04f 0300 	mov.w	r3, #0
 802049c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80204a0:	f04f 0200 	mov.w	r2, #0
 80204a4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80204a8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80204aa:	f022 020f 	bic.w	r2, r2, #15
 80204ae:	641a      	str	r2, [r3, #64]	; 0x40
                    
    UsicCcrMode[3] |= (uint32_t) RD_REG(USIC1_CH1->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos); 
 80204b0:	68fa      	ldr	r2, [r7, #12]
 80204b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80204b6:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80204ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80204bc:	f003 030f 	and.w	r3, r3, #15
 80204c0:	4313      	orrs	r3, r2
 80204c2:	60fb      	str	r3, [r7, #12]
    WR_REG(USIC1_CH1->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 80204c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80204c8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80204cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80204d0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80204d4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80204d6:	f022 020f 	bic.w	r2, r2, #15
 80204da:	641a      	str	r2, [r3, #64]	; 0x40
           
    UsicCcrMode[4] |= (uint32_t) RD_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);  
 80204dc:	693a      	ldr	r2, [r7, #16]
 80204de:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80204e2:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80204e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80204e8:	f003 030f 	and.w	r3, r3, #15
 80204ec:	4313      	orrs	r3, r2
 80204ee:	613b      	str	r3, [r7, #16]
    WR_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 80204f0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80204f4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80204f8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80204fc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020500:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8020502:	f022 020f 	bic.w	r2, r2, #15
 8020506:	641a      	str	r2, [r3, #64]	; 0x40
      
      
    						
   /*USIC 0 Channel 0 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  					    
 //Standard receive buffer event is enabled.                 
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_SRBIEN_Msk, USIC_CH_RBCTR_SRBIEN_Pos,1);  
 8020508:	f04f 0300 	mov.w	r3, #0
 802050c:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8020510:	f04f 0200 	mov.w	r2, #0
 8020514:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8020518:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 802051c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8020520:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 					 									 					 					  									      					              					  						       
 //Interrupt node 3 is selected for Standard receive buffer event                 
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_SRBINP_Msk, USIC_CH_RBCTR_SRBINP_Pos,3);  
 8020524:	f04f 0300 	mov.w	r3, #0
 8020528:	f2c4 0303 	movt	r3, #16387	; 0x4003
 802052c:	f04f 0200 	mov.w	r2, #0
 8020530:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8020534:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8020538:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 802053c:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8020540:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 					      
            
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x05000000);		/*    DPTR = 0,  SIZE = 5 */ 
 8020544:	f04f 0300 	mov.w	r3, #0
 8020548:	f2c4 0303 	movt	r3, #16387	; 0x4003
 802054c:	f04f 0200 	mov.w	r2, #0
 8020550:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8020554:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8020558:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 802055c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8020560:	f042 62a0 	orr.w	r2, r2, #83886080	; 0x5000000
 8020564:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 						
   /*USIC 0 Channel 1 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC0_CH1->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,1); 
 8020568:	f44f 7300 	mov.w	r3, #512	; 0x200
 802056c:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8020570:	f44f 7200 	mov.w	r2, #512	; 0x200
 8020574:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8020578:	69d2      	ldr	r2, [r2, #28]
 802057a:	f022 0207 	bic.w	r2, r2, #7
 802057e:	f042 0201 	orr.w	r2, r2, #1
 8020582:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									         
 //Interrupt node 5 is selected for Protocol specific event             
 WR_REG(USIC0_CH1->INPR, USIC_CH_INPR_PINP_Msk, USIC_CH_INPR_PINP_Pos,5);  
 8020584:	f44f 7300 	mov.w	r3, #512	; 0x200
 8020588:	f2c4 0303 	movt	r3, #16387	; 0x4003
 802058c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8020590:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8020594:	6992      	ldr	r2, [r2, #24]
 8020596:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 802059a:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 802059e:	619a      	str	r2, [r3, #24]
 					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC0_CH1->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x01000022);		/*    DPTR = 34,  SIZE = 1 */ 
 80205a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80205a4:	f2c4 0303 	movt	r3, #16387	; 0x4003
 80205a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80205ac:	f2c4 0203 	movt	r2, #16387	; 0x4003
 80205b0:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 80205b4:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80205b8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80205bc:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80205c0:	f042 0222 	orr.w	r2, r2, #34	; 0x22
 80205c4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
           
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC0_CH1->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x01000020);		/*    DPTR = 32,  SIZE = 1 */ 
 80205c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80205cc:	f2c4 0303 	movt	r3, #16387	; 0x4003
 80205d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80205d4:	f2c4 0203 	movt	r2, #16387	; 0x4003
 80205d8:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 80205dc:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80205e0:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80205e4:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80205e8:	f042 0220 	orr.w	r2, r2, #32
 80205ec:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   						
   /*USIC 1 Channel 0 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  					    
 //Standard receive buffer event is enabled.                 
 WR_REG(USIC1_CH0->RBCTR, USIC_CH_RBCTR_SRBIEN_Msk, USIC_CH_RBCTR_SRBIEN_Pos,1);  
 80205f0:	f04f 0300 	mov.w	r3, #0
 80205f4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80205f8:	f04f 0200 	mov.w	r2, #0
 80205fc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020600:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8020604:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8020608:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 					 									 					 					  									      					              					  						    					      
            
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC1_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x05000000);		/*    DPTR = 0,  SIZE = 5 */ 
 802060c:	f04f 0300 	mov.w	r3, #0
 8020610:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020614:	f04f 0200 	mov.w	r2, #0
 8020618:	f6c4 0202 	movt	r2, #18434	; 0x4802
 802061c:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8020620:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8020624:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8020628:	f042 62a0 	orr.w	r2, r2, #83886080	; 0x5000000
 802062c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 						
   /*USIC 1 Channel 1 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC1_CH1->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,3); 
 8020630:	f44f 7300 	mov.w	r3, #512	; 0x200
 8020634:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020638:	f44f 7200 	mov.w	r2, #512	; 0x200
 802063c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020640:	69d2      	ldr	r2, [r2, #28]
 8020642:	f022 0207 	bic.w	r2, r2, #7
 8020646:	f042 0203 	orr.w	r2, r2, #3
 802064a:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC1_CH1->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x04000030);		/*    DPTR = 48,  SIZE = 4 */ 
 802064c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8020650:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020654:	f44f 7200 	mov.w	r2, #512	; 0x200
 8020658:	f6c4 0202 	movt	r2, #18434	; 0x4802
 802065c:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8020660:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8020664:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8020668:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 802066c:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8020670:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
           
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC1_CH1->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x04000020);		/*    DPTR = 32,  SIZE = 4 */ 
 8020674:	f44f 7300 	mov.w	r3, #512	; 0x200
 8020678:	f6c4 0302 	movt	r3, #18434	; 0x4802
 802067c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8020680:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020684:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8020688:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 802068c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8020690:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8020694:	f042 0220 	orr.w	r2, r2, #32
 8020698:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   						
   /*USIC 2 Channel 0 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC2_CH0->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,1); 
 802069c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80206a0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80206a4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80206a8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80206ac:	69d2      	ldr	r2, [r2, #28]
 80206ae:	f022 0207 	bic.w	r2, r2, #7
 80206b2:	f042 0201 	orr.w	r2, r2, #1
 80206b6:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									         
 //Interrupt node 2 is selected for Protocol specific event             
 WR_REG(USIC2_CH0->INPR, USIC_CH_INPR_PINP_Msk, USIC_CH_INPR_PINP_Pos,2);  
 80206b8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80206bc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80206c0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80206c4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80206c8:	6992      	ldr	r2, [r2, #24]
 80206ca:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 80206ce:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80206d2:	619a      	str	r2, [r3, #24]
 					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC2_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x05000020);		/*    DPTR = 32,  SIZE = 5 */ 
 80206d4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80206d8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80206dc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80206e0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80206e4:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 80206e8:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80206ec:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80206f0:	f042 62a0 	orr.w	r2, r2, #83886080	; 0x5000000
 80206f4:	f042 0220 	orr.w	r2, r2, #32
 80206f8:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
         
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC2_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x05000000);		/*    DPTR = 0,  SIZE = 5 */ 
 80206fc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8020700:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020704:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8020708:	f6c4 0202 	movt	r2, #18434	; 0x4802
 802070c:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8020710:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8020714:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8020718:	f042 62a0 	orr.w	r2, r2, #83886080	; 0x5000000
 802071c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   /*USIC 2 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         
  
  /* Enable mode after configuring all USIC registers to avoid unintended edges */  
            
   WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[0]); 
 8020720:	f04f 0300 	mov.w	r3, #0
 8020724:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8020728:	683a      	ldr	r2, [r7, #0]
 802072a:	f002 010f 	and.w	r1, r2, #15
 802072e:	f04f 0200 	mov.w	r2, #0
 8020732:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8020736:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8020738:	f022 020f 	bic.w	r2, r2, #15
 802073c:	430a      	orrs	r2, r1
 802073e:	641a      	str	r2, [r3, #64]	; 0x40
         
   WR_REG(USIC0_CH1->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[1]);   
 8020740:	f44f 7300 	mov.w	r3, #512	; 0x200
 8020744:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8020748:	687a      	ldr	r2, [r7, #4]
 802074a:	f002 010f 	and.w	r1, r2, #15
 802074e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8020752:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8020756:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8020758:	f022 020f 	bic.w	r2, r2, #15
 802075c:	430a      	orrs	r2, r1
 802075e:	641a      	str	r2, [r3, #64]	; 0x40
              
   WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[2]);
 8020760:	f04f 0300 	mov.w	r3, #0
 8020764:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020768:	68ba      	ldr	r2, [r7, #8]
 802076a:	f002 010f 	and.w	r1, r2, #15
 802076e:	f04f 0200 	mov.w	r2, #0
 8020772:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020776:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8020778:	f022 020f 	bic.w	r2, r2, #15
 802077c:	430a      	orrs	r2, r1
 802077e:	641a      	str	r2, [r3, #64]	; 0x40
                  
   WR_REG(USIC1_CH1->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[3]);
 8020780:	f44f 7300 	mov.w	r3, #512	; 0x200
 8020784:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020788:	68fa      	ldr	r2, [r7, #12]
 802078a:	f002 010f 	and.w	r1, r2, #15
 802078e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8020792:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020796:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8020798:	f022 020f 	bic.w	r2, r2, #15
 802079c:	430a      	orrs	r2, r1
 802079e:	641a      	str	r2, [r3, #64]	; 0x40
        
   WR_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[4]);
 80207a0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80207a4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80207a8:	693a      	ldr	r2, [r7, #16]
 80207aa:	f002 010f 	and.w	r1, r2, #15
 80207ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80207b2:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80207b6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80207b8:	f022 020f 	bic.w	r2, r2, #15
 80207bc:	430a      	orrs	r2, r1
 80207be:	641a      	str	r2, [r3, #64]	; 0x40
                                              
        //********* Capture/Compare Unit 4 (CAPCOM4) CONFIGURATIONS ************************* 
                       
    // Configuring CCU40_CC40SRS  =  Service Request Selector

    WR_REG(CCU40_CC40->SRS, CCU4_CC4_SRS_CMSR_Msk, CCU4_CC4_SRS_CMSR_Pos, CCU_SR1);    
 80207c0:	f44f 4341 	mov.w	r3, #49408	; 0xc100
 80207c4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80207c8:	f44f 4241 	mov.w	r2, #49408	; 0xc100
 80207cc:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80207d0:	f8d2 20a8 	ldr.w	r2, [r2, #168]	; 0xa8
 80207d4:	f022 020c 	bic.w	r2, r2, #12
 80207d8:	f042 0204 	orr.w	r2, r2, #4
 80207dc:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
                       
    // Configuring CCU40_CC41SRS  =  Service Request Selector

    WR_REG(CCU40_CC41->SRS, CCU4_CC4_SRS_CMSR_Msk, CCU4_CC4_SRS_CMSR_Pos, CCU_SR2);    
 80207e0:	f44f 4342 	mov.w	r3, #49664	; 0xc200
 80207e4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80207e8:	f44f 4242 	mov.w	r2, #49664	; 0xc200
 80207ec:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80207f0:	f8d2 20a8 	ldr.w	r2, [r2, #168]	; 0xa8
 80207f4:	f022 020c 	bic.w	r2, r2, #12
 80207f8:	f042 0208 	orr.w	r2, r2, #8
 80207fc:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
                       
    // Configuring CCU40_CC42SRS  =  Service Request Selector

    WR_REG(CCU40_CC42->SRS, CCU4_CC4_SRS_CMSR_Msk, CCU4_CC4_SRS_CMSR_Pos, CCU_SR3);    
 8020800:	f44f 4343 	mov.w	r3, #49920	; 0xc300
 8020804:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8020808:	f44f 4243 	mov.w	r2, #49920	; 0xc300
 802080c:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8020810:	f8d2 20a8 	ldr.w	r2, [r2, #168]	; 0xa8
 8020814:	f042 020c 	orr.w	r2, r2, #12
 8020818:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
                       
    // Configuring CCU41_CC43SRS  =  Service Request Selector

    WR_REG(CCU41_CC43->SRS, CCU4_CC4_SRS_POSR_Msk, CCU4_CC4_SRS_POSR_Pos, CCU_SR1);    
 802081c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8020820:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8020824:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8020828:	f2c4 0201 	movt	r2, #16385	; 0x4001
 802082c:	f8d2 20a8 	ldr.w	r2, [r2, #168]	; 0xa8
 8020830:	f022 0203 	bic.w	r2, r2, #3
 8020834:	f042 0201 	orr.w	r2, r2, #1
 8020838:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
   	 
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT0->IOCR0, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P0.1 : PORT0_IOCR0_PC1_PCR and PORT0_IOCR0_PC1_OE */					   
 802083c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8020840:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020844:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8020848:	f6c4 0202 	movt	r2, #18434	; 0x4802
 802084c:	6912      	ldr	r2, [r2, #16]
 802084e:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 8020852:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 8020856:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x13U);                /*P1.0 : PORT1_IOCR0_PC0_PCR and PORT1_IOCR0_PC0_OE */					   
 8020858:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 802085c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020860:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8020864:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020868:	6912      	ldr	r2, [r2, #16]
 802086a:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 802086e:	f042 0298 	orr.w	r2, r2, #152	; 0x98
 8020872:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x13U);                /*P1.1 : PORT1_IOCR0_PC1_PCR and PORT1_IOCR0_PC1_OE */					   
 8020874:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8020878:	f6c4 0302 	movt	r3, #18434	; 0x4802
 802087c:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8020880:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020884:	6912      	ldr	r2, [r2, #16]
 8020886:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 802088a:	f442 4218 	orr.w	r2, r2, #38912	; 0x9800
 802088e:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x13U);                /*P1.2 : PORT1_IOCR0_PC2_PCR and PORT1_IOCR0_PC2_OE */					   
 8020890:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8020894:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020898:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 802089c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80208a0:	6912      	ldr	r2, [r2, #16]
 80208a2:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 80208a6:	f442 0218 	orr.w	r2, r2, #9961472	; 0x980000
 80208aa:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, 0xb8000000U, PORT_IOCR_PC3_PCR_Pos, 0x13U);                /*P1.3 : PORT1_IOCR0_PC3_PCR and PORT1_IOCR0_PC3_OE */					   
 80208ac:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80208b0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80208b4:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 80208b8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80208bc:	6912      	ldr	r2, [r2, #16]
 80208be:	f022 4238 	bic.w	r2, r2, #3087007744	; 0xb8000000
 80208c2:	f042 4218 	orr.w	r2, r2, #2550136832	; 0x98000000
 80208c6:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT2->IOCR0, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x13U);                /*P2.2 : PORT2_IOCR0_PC2_PCR and PORT2_IOCR0_PC2_OE */					   
 80208c8:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 80208cc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80208d0:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 80208d4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80208d8:	6912      	ldr	r2, [r2, #16]
 80208da:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 80208de:	f442 0218 	orr.w	r2, r2, #9961472	; 0x980000
 80208e2:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT2->IOCR4, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x12U);                /*P2.4 : PORT2_IOCR4_PC4_PCR and PORT2_IOCR4_PC4_OE */					   
 80208e4:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 80208e8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80208ec:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 80208f0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80208f4:	6952      	ldr	r2, [r2, #20]
 80208f6:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 80208fa:	f042 0290 	orr.w	r2, r2, #144	; 0x90
 80208fe:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT2->IOCR4, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P2.5 : PORT2_IOCR4_PC5_PCR and PORT2_IOCR4_PC5_OE */					   
 8020900:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8020904:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020908:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 802090c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020910:	6952      	ldr	r2, [r2, #20]
 8020912:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 8020916:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 802091a:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT2->IOCR12, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x12U);                /*P2.14 : PORT2_IOCR12_PC14_PCR and PORT2_IOCR12_PC14_OE */					   
 802091c:	f44f 4302 	mov.w	r3, #33280	; 0x8200
 8020920:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020924:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8020928:	f6c4 0202 	movt	r2, #18434	; 0x4802
 802092c:	69d2      	ldr	r2, [r2, #28]
 802092e:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 8020932:	f442 0210 	orr.w	r2, r2, #9437184	; 0x900000
 8020936:	61da      	str	r2, [r3, #28]
					                         
  WR_REG(PORT3->IOCR0, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P3.0 : PORT3_IOCR0_PC0_OE */					   
 8020938:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 802093c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020940:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 8020944:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020948:	6912      	ldr	r2, [r2, #16]
 802094a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 802094e:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT3->IOCR0, PORT_IOCR_PC1_OE_Msk, PORT_IOCR_PC1_OE_Pos, PORT_IOCR_OE1);                /*    P3.1 : PORT3_IOCR0_PC1_OE */					   
 8020950:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 8020954:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020958:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 802095c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020960:	6912      	ldr	r2, [r2, #16]
 8020962:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8020966:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT3->IOCR0, PORT_IOCR_PC2_OE_Msk, PORT_IOCR_PC2_OE_Pos, PORT_IOCR_OE1);                /*    P3.2 : PORT3_IOCR0_PC2_OE */					   
 8020968:	f44f 4303 	mov.w	r3, #33536	; 0x8300
 802096c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020970:	f44f 4203 	mov.w	r2, #33536	; 0x8300
 8020974:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020978:	6912      	ldr	r2, [r2, #16]
 802097a:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 802097e:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR0, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x11U);                /*P5.0 : PORT5_IOCR0_PC0_PCR and PORT5_IOCR0_PC0_OE */					   
 8020980:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8020984:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8020988:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 802098c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8020990:	6912      	ldr	r2, [r2, #16]
 8020992:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 8020996:	f042 0288 	orr.w	r2, r2, #136	; 0x88
 802099a:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR0, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x11U);                /*P5.1 : PORT5_IOCR0_PC1_PCR and PORT5_IOCR0_PC1_OE */					   
 802099c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80209a0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80209a4:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80209a8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80209ac:	6912      	ldr	r2, [r2, #16]
 80209ae:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 80209b2:	f442 4208 	orr.w	r2, r2, #34816	; 0x8800
 80209b6:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR0, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x11U);                /*P5.2 : PORT5_IOCR0_PC2_PCR and PORT5_IOCR0_PC2_OE */					   
 80209b8:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80209bc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80209c0:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80209c4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80209c8:	6912      	ldr	r2, [r2, #16]
 80209ca:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 80209ce:	f442 0208 	orr.w	r2, r2, #8912896	; 0x880000
 80209d2:	611a      	str	r2, [r3, #16]
                  /*VADC GROUP1 Mux Related SFR/Bitfields Configurations*/  						                                                   						         						                         						                          						         						                                   						          						          						          						                                    						         						          

					 						          						          						          						          						          						          						          						                
                                                                                                                						                            						                          						                            						                             						                          						                             						                           						                          						                            						                    						                         						                         						                       						                       						                          						                          						                                         						                             						                        						                            						                     						                         						                       						                               
                  /*VADC GROUP2 Mux Related SFR/Bitfields Configurations*/  						                                                   						         						                         						                          						         						                                   						          						          						          						                                    						         
  WR_REG(VADC_G2->ALIAS, VADC_G_ALIAS_ALIAS0_Msk, VADC_G_ALIAS_ALIAS0_Pos,1); 
 80209d4:	f44f 4398 	mov.w	r3, #19456	; 0x4c00
 80209d8:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80209dc:	f44f 4298 	mov.w	r2, #19456	; 0x4c00
 80209e0:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80209e4:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
 80209e8:	f022 021f 	bic.w	r2, r2, #31
 80209ec:	f042 0201 	orr.w	r2, r2, #1
 80209f0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                  /*VADC GROUP3 Mux Related SFR/Bitfields Configurations*/  						                                                   						         						                         						                          						         						                                   						          						          						          						                                    						         						          

					 						          						          						          						          						          						          						          						                
                                                                                                                						                            						                          						                            						                             						                          						                             						                           						                          						                            						                    						                         						                         						                       						                       						                          						                          						                                         						                             						                        						                            						                     						                         						                       						                                 
               /*VADC GLOBAL RESULT Mux Related SFR/Bitfields Configurations*/  						          
  WR_REG(VADC->GLOBEVNP, VADC_GLOBEVNP_REV0NP_Msk, VADC_GLOBEVNP_REV0NP_Pos,2); 
 80209f4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80209f8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80209fc:	f8d2 2140 	ldr.w	r2, [r2, #320]	; 0x140
 8020a00:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8020a04:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8020a08:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
                 						                     						                                 
               /*VADC BACKGROUND Source Mux Related SFR/Bitfields Configurations*/  						                  						                						                                                                          
}
 8020a0c:	f107 071c 	add.w	r7, r7, #28
 8020a10:	46bd      	mov	sp, r7
 8020a12:	bc80      	pop	{r7}
 8020a14:	4770      	bx	lr
 8020a16:	bf00      	nop

08020a18 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{                            
 8020a18:	b480      	push	{r7}
 8020a1a:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                       
}
 8020a1c:	46bd      	mov	sp, r7
 8020a1e:	bc80      	pop	{r7}
 8020a20:	4770      	bx	lr
 8020a22:	bf00      	nop

08020a24 <CLK001_Delay>:
  * @note   -  
  * @param  number of loops
  * @retval None
  */
static void CLK001_Delay(uint32_t time_1)
{
 8020a24:	b480      	push	{r7}
 8020a26:	b085      	sub	sp, #20
 8020a28:	af00      	add	r7, sp, #0
 8020a2a:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;
  for(i=0UL; i < time_1;i++)
 8020a2c:	f04f 0300 	mov.w	r3, #0
 8020a30:	60fb      	str	r3, [r7, #12]
 8020a32:	e007      	b.n	8020a44 <CLK001_Delay+0x20>
 8020a34:	bf00      	nop
 8020a36:	bf00      	nop
 8020a38:	bf00      	nop
 8020a3a:	bf00      	nop
 8020a3c:	68fb      	ldr	r3, [r7, #12]
 8020a3e:	f103 0301 	add.w	r3, r3, #1
 8020a42:	60fb      	str	r3, [r7, #12]
 8020a44:	68fa      	ldr	r2, [r7, #12]
 8020a46:	687b      	ldr	r3, [r7, #4]
 8020a48:	429a      	cmp	r2, r3
 8020a4a:	d3f3      	bcc.n	8020a34 <CLK001_Delay+0x10>
  {
    __NOP();__NOP();__NOP();__NOP();
  }
}
 8020a4c:	f107 0714 	add.w	r7, r7, #20
 8020a50:	46bd      	mov	sp, r7
 8020a52:	bc80      	pop	{r7}
 8020a54:	4770      	bx	lr
 8020a56:	bf00      	nop

08020a58 <CLK001_SysClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Valid(void)
{
 8020a58:	b480      	push	{r7}
 8020a5a:	b083      	sub	sp, #12
 8020a5c:	af00      	add	r7, sp, #0
  uint32_t MAIN_clock_status = 1UL;
 8020a5e:	f04f 0301 	mov.w	r3, #1
 8020a62:	607b      	str	r3, [r7, #4]

  /* check if PLL is switched on */
  if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8020a64:	f244 7310 	movw	r3, #18192	; 0x4710
 8020a68:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020a6c:	685a      	ldr	r2, [r3, #4]
 8020a6e:	f04f 0302 	mov.w	r3, #2
 8020a72:	f2c0 0301 	movt	r3, #1
 8020a76:	4013      	ands	r3, r2
 8020a78:	2b00      	cmp	r3, #0
 8020a7a:	d002      	beq.n	8020a82 <CLK001_SysClk_Valid+0x2a>
      SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0UL)
  {
    MAIN_clock_status=0UL;
 8020a7c:	f04f 0300 	mov.w	r3, #0
 8020a80:	607b      	str	r3, [r7, #4]
  }
  return(MAIN_clock_status);
 8020a82:	687b      	ldr	r3, [r7, #4]
}
 8020a84:	4618      	mov	r0, r3
 8020a86:	f107 070c 	add.w	r7, r7, #12
 8020a8a:	46bd      	mov	sp, r7
 8020a8c:	bc80      	pop	{r7}
 8020a8e:	4770      	bx	lr

08020a90 <CLK001_BackupClkTrim>:

static void CLK001_BackupClkTrim (void)
{
 8020a90:	b580      	push	{r7, lr}
 8020a92:	af00      	add	r7, sp, #0
  #if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
       (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
  {
    /* check if HIB Domain enabled  */
    if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8020a94:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8020a98:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020a9c:	681b      	ldr	r3, [r3, #0]
 8020a9e:	f003 0301 	and.w	r3, r3, #1
 8020aa2:	2b00      	cmp	r3, #0
 8020aa4:	d10b      	bne.n	8020abe <CLK001_BackupClkTrim+0x2e>
    {
      /*enable Hibernate domain*/
      SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8020aa6:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8020aaa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020aae:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 8020ab2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020ab6:	6852      	ldr	r2, [r2, #4]
 8020ab8:	f042 0201 	orr.w	r2, r2, #1
 8020abc:	605a      	str	r2, [r3, #4]
    }

    /* check if HIB Domain is not in reset state  */
    if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8020abe:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8020ac2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020ac6:	681b      	ldr	r3, [r3, #0]
 8020ac8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8020acc:	2b00      	cmp	r3, #0
 8020ace:	d00b      	beq.n	8020ae8 <CLK001_BackupClkTrim+0x58>
    {
	    /*de-assert hibernate reset*/
      SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8020ad0:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8020ad4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020ad8:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8020adc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020ae0:	6892      	ldr	r2, [r2, #8]
 8020ae2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8020ae6:	609a      	str	r2, [r3, #8]
    }

    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8020ae8:	f244 7310 	movw	r3, #18192	; 0x4710
 8020aec:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020af0:	f244 7210 	movw	r2, #18192	; 0x4710
 8020af4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020af8:	6852      	ldr	r2, [r2, #4]
 8020afa:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8020afe:	605a      	str	r2, [r3, #4]
    /*insert ~50us delay @ maximum back up clock freq */
    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8020b00:	f04f 0064 	mov.w	r0, #100	; 0x64
 8020b04:	f7ff ff8e 	bl	8020a24 <CLK001_Delay>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8020b08:	f244 7310 	movw	r3, #18192	; 0x4710
 8020b0c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020b10:	f244 7210 	movw	r2, #18192	; 0x4710
 8020b14:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020b18:	6852      	ldr	r2, [r2, #4]
 8020b1a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8020b1e:	605a      	str	r2, [r3, #4]
  #else /*trimming option is factory trimming*/
  {
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
  }
  #endif /*end of trimming options*/
}
 8020b20:	bd80      	pop	{r7, pc}
 8020b22:	bf00      	nop

08020b24 <CLK001_SetMainPLLClkSrc>:

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
static uint32_t CLK001_SetMainPLLClkSrc(void)
{
 8020b24:	b580      	push	{r7, lr}
 8020b26:	b082      	sub	sp, #8
 8020b28:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8020b2a:	f04f 0301 	mov.w	r3, #1
 8020b2e:	607b      	str	r3, [r7, #4]
       (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK)))
    uint32_t timeout_count;
  #endif
  
  /* enable PLL first */
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8020b30:	f244 7310 	movw	r3, #18192	; 0x4710
 8020b34:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020b38:	f244 7210 	movw	r2, #18192	; 0x4710
 8020b3c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020b40:	6852      	ldr	r2, [r2, #4]
 8020b42:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8020b46:	f022 0202 	bic.w	r2, r2, #2
 8020b4a:	605a      	str	r2, [r3, #4]
  {
    /************************************************************************/
    /*    Use external crystal or digital input for PLL clock input         */
    /************************************************************************/ 
    /* Enable OSC_HP if not already on */
    if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 8020b4c:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8020b50:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020b54:	685b      	ldr	r3, [r3, #4]
 8020b56:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8020b5a:	2b00      	cmp	r3, #0
 8020b5c:	d054      	beq.n	8020c08 <CLK001_SetMainPLLClkSrc+0xe4>
        ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
    {
      /*The OSC HP mode is guaranteed to  be = 11b at this point
       * so we can just clear the bit(s) as per the selected mode
       */
      SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 8020b5e:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8020b62:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020b66:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8020b6a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020b6e:	6852      	ldr	r2, [r2, #4]
 8020b70:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8020b74:	605a      	str	r2, [r3, #4]
           ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));

      /* setup OSC WDG divider - at this point the bitfield would be 0
         hence we can OR with the desired value*/
      SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 8020b76:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8020b7a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020b7e:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8020b82:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020b86:	6852      	ldr	r2, [r2, #4]
 8020b88:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8020b8c:	605a      	str	r2, [r3, #4]
                     CLK001_SOSCWDG_FREF)-1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
      /* select external OSC as PLL input */
      SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 8020b8e:	f244 7310 	movw	r3, #18192	; 0x4710
 8020b92:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020b96:	f244 7210 	movw	r2, #18192	; 0x4710
 8020b9a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020b9e:	68d2      	ldr	r2, [r2, #12]
 8020ba0:	f022 0201 	bic.w	r2, r2, #1
 8020ba4:	60da      	str	r2, [r3, #12]
      /* restart OSC Watchdog */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8020ba6:	f244 7310 	movw	r3, #18192	; 0x4710
 8020baa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020bae:	f244 7210 	movw	r2, #18192	; 0x4710
 8020bb2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020bb6:	6852      	ldr	r2, [r2, #4]
 8020bb8:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8020bbc:	605a      	str	r2, [r3, #4]

      /* approximate loop count for 150ms @ max untrimmed Backup clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS; 
 8020bbe:	f244 6350 	movw	r3, #18000	; 0x4650
 8020bc2:	603b      	str	r3, [r7, #0]
      do 
      {
        /* time out after ~150ms  */
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);
 8020bc4:	f04f 000a 	mov.w	r0, #10
 8020bc8:	f7ff ff2c 	bl	8020a24 <CLK001_Delay>
        timeout_count--;
 8020bcc:	683b      	ldr	r3, [r7, #0]
 8020bce:	f103 33ff 	add.w	r3, r3, #4294967295
 8020bd2:	603b      	str	r3, [r7, #0]
      }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8020bd4:	f244 7310 	movw	r3, #18192	; 0x4710
 8020bd8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020bdc:	681b      	ldr	r3, [r3, #0]
 8020bde:	f403 7360 	and.w	r3, r3, #896	; 0x380
                CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 8020be2:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8020be6:	d002      	beq.n	8020bee <CLK001_SetMainPLLClkSrc+0xca>
 8020be8:	683b      	ldr	r3, [r7, #0]
 8020bea:	2b00      	cmp	r3, #0
 8020bec:	d1ea      	bne.n	8020bc4 <CLK001_SetMainPLLClkSrc+0xa0>

      if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8020bee:	f244 7310 	movw	r3, #18192	; 0x4710
 8020bf2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020bf6:	681b      	ldr	r3, [r3, #0]
 8020bf8:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8020bfc:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8020c00:	d002      	beq.n	8020c08 <CLK001_SetMainPLLClkSrc+0xe4>
            CLK001_PLLSTAT_OSC_USABLE_MASK)
      {
        /* Return Error */
      	Return_status = 0UL;
 8020c02:	f04f 0300 	mov.w	r3, #0
 8020c06:	607b      	str	r3, [r7, #4]
    /*select Backup Clock as input to PLL*/
    SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
  }
  #endif /*end of PLL clock source check */

  return Return_status;
 8020c08:	687b      	ldr	r3, [r7, #4]
}
 8020c0a:	4618      	mov	r0, r3
 8020c0c:	f107 0708 	add.w	r7, r7, #8
 8020c10:	46bd      	mov	sp, r7
 8020c12:	bd80      	pop	{r7, pc}

08020c14 <CLK001_ConfigMainPLL>:

static uint32_t CLK001_ConfigMainPLL (void)
{
 8020c14:	b580      	push	{r7, lr}
 8020c16:	b082      	sub	sp, #8
 8020c18:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8020c1a:	f04f 0301 	mov.w	r3, #1
 8020c1e:	607b      	str	r3, [r7, #4]
  /*   Setup and lock the main PLL (PLL is in normal mode)                  */
  /**************************************************************************/
  #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
       (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
  {
    if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8020c20:	f244 7310 	movw	r3, #18192	; 0x4710
 8020c24:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020c28:	681b      	ldr	r3, [r3, #0]
 8020c2a:	f003 0304 	and.w	r3, r3, #4
 8020c2e:	2b00      	cmp	r3, #0
 8020c30:	f040 8097 	bne.w	8020d62 <CLK001_ConfigMainPLL+0x14e>
      /* System is still running from Backup clock */ 
      /*Calculation for stepping*/
      #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
          (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
      {
        VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8020c34:	f640 0360 	movw	r3, #2144	; 0x860
 8020c38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8020c3c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8020c40:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8020c44:	601a      	str	r2, [r3, #0]
      {
        VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
      }
      #endif /*End of PLL clock source check in normal mode*/

      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 8020c46:	f640 0360 	movw	r3, #2144	; 0x860
 8020c4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8020c4e:	681a      	ldr	r2, [r3, #0]
 8020c50:	f649 7381 	movw	r3, #40833	; 0x9f81
 8020c54:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8020c58:	fba3 1302 	umull	r1, r3, r3, r2
 8020c5c:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8020c60:	f103 32ff 	add.w	r2, r3, #4294967295
 8020c64:	f640 0364 	movw	r3, #2148	; 0x864
 8020c68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8020c6c:	601a      	str	r2, [r3, #0]
           
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8020c6e:	f244 7310 	movw	r3, #18192	; 0x4710
 8020c72:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020c76:	f244 7210 	movw	r2, #18192	; 0x4710
 8020c7a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020c7e:	6852      	ldr	r2, [r2, #4]
 8020c80:	f042 0201 	orr.w	r2, r2, #1
 8020c84:	605a      	str	r2, [r3, #4]
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8020c86:	f244 7310 	movw	r3, #18192	; 0x4710
 8020c8a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020c8e:	f244 7210 	movw	r2, #18192	; 0x4710
 8020c92:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020c96:	6852      	ldr	r2, [r2, #4]
 8020c98:	f042 0210 	orr.w	r2, r2, #16
 8020c9c:	605a      	str	r2, [r3, #4]
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8020c9e:	f244 7310 	movw	r3, #18192	; 0x4710
 8020ca2:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
 8020ca6:	f640 0264 	movw	r2, #2148	; 0x864
 8020caa:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8020cae:	6812      	ldr	r2, [r2, #0]
 8020cb0:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8020cb4:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8020cb8:	609a      	str	r2, [r3, #8]
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
      /* Set OSCDISCDIS */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8020cba:	f244 7310 	movw	r3, #18192	; 0x4710
 8020cbe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020cc2:	f244 7210 	movw	r2, #18192	; 0x4710
 8020cc6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020cca:	6852      	ldr	r2, [r2, #4]
 8020ccc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8020cd0:	605a      	str	r2, [r3, #4]
      /* connect Oscillator to PLL */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8020cd2:	f244 7310 	movw	r3, #18192	; 0x4710
 8020cd6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020cda:	f244 7210 	movw	r2, #18192	; 0x4710
 8020cde:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020ce2:	6852      	ldr	r2, [r2, #4]
 8020ce4:	f022 0210 	bic.w	r2, r2, #16
 8020ce8:	605a      	str	r2, [r3, #4]
      /* restart PLL Lock detection */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8020cea:	f244 7310 	movw	r3, #18192	; 0x4710
 8020cee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020cf2:	f244 7210 	movw	r2, #18192	; 0x4710
 8020cf6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020cfa:	6852      	ldr	r2, [r2, #4]
 8020cfc:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8020d00:	605a      	str	r2, [r3, #4]
      /* wait for PLL Lock */
      /* Timeout for wait loop ~150ms */
      /*approximate loop count for 150ms @ Backup Clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS;
 8020d02:	f244 6350 	movw	r3, #18000	; 0x4650
 8020d06:	603b      	str	r3, [r7, #0]
      do
      {
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 8020d08:	f04f 000a 	mov.w	r0, #10
 8020d0c:	f7ff fe8a 	bl	8020a24 <CLK001_Delay>
        timeout_count--;
 8020d10:	683b      	ldr	r3, [r7, #0]
 8020d12:	f103 33ff 	add.w	r3, r3, #4294967295
 8020d16:	603b      	str	r3, [r7, #0]
      } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8020d18:	f244 7310 	movw	r3, #18192	; 0x4710
 8020d1c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020d20:	681b      	ldr	r3, [r3, #0]
 8020d22:	f003 0304 	and.w	r3, r3, #4
		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 8020d26:	2b00      	cmp	r3, #0
 8020d28:	d102      	bne.n	8020d30 <CLK001_ConfigMainPLL+0x11c>
 8020d2a:	683b      	ldr	r3, [r7, #0]
 8020d2c:	2b00      	cmp	r3, #0
 8020d2e:	d1eb      	bne.n	8020d08 <CLK001_ConfigMainPLL+0xf4>

      if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 8020d30:	f244 7310 	movw	r3, #18192	; 0x4710
 8020d34:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020d38:	681b      	ldr	r3, [r3, #0]
 8020d3a:	f003 0304 	and.w	r3, r3, #4
 8020d3e:	2b00      	cmp	r3, #0
 8020d40:	d00c      	beq.n	8020d5c <CLK001_ConfigMainPLL+0x148>
           SCU_PLL_PLLSTAT_VCOLOCK_Msk)
      {
        /* Disable bypass- put PLL clock back */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8020d42:	f244 7310 	movw	r3, #18192	; 0x4710
 8020d46:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020d4a:	f244 7210 	movw	r2, #18192	; 0x4710
 8020d4e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020d52:	6852      	ldr	r2, [r2, #4]
 8020d54:	f022 0201 	bic.w	r2, r2, #1
 8020d58:	605a      	str	r2, [r3, #4]
 8020d5a:	e002      	b.n	8020d62 <CLK001_ConfigMainPLL+0x14e>
      }
      else
      {
        Return_status =0UL;
 8020d5c:	f04f 0300 	mov.w	r3, #0
 8020d60:	607b      	str	r3, [r7, #4]
    /* Setup K1 divider for main PLL */
    SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
  }
  #endif /*end of Prescaler mode settings*/

  return Return_status;
 8020d62:	687b      	ldr	r3, [r7, #4]
}
 8020d64:	4618      	mov	r0, r3
 8020d66:	f107 0708 	add.w	r7, r7, #8
 8020d6a:	46bd      	mov	sp, r7
 8020d6c:	bd80      	pop	{r7, pc}
 8020d6e:	bf00      	nop

08020d70 <CLK001_FreqStepupMainPLL>:

static uint32_t CLK001_FreqStepupMainPLL(void)
{
 8020d70:	b580      	push	{r7, lr}
 8020d72:	b082      	sub	sp, #8
 8020d74:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8020d76:	f04f 0301 	mov.w	r3, #1
 8020d7a:	607b      	str	r3, [r7, #4]
	/***************************************************************************/
	#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
	     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
	{
	  /* Reset OSCDISCDIS */
	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8020d7c:	f244 7310 	movw	r3, #18192	; 0x4710
 8020d80:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020d84:	f244 7210 	movw	r2, #18192	; 0x4710
 8020d88:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020d8c:	6852      	ldr	r2, [r2, #4]
 8020d8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8020d92:	605a      	str	r2, [r3, #4]

    #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
        (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
    {
      VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8020d94:	f640 0360 	movw	r3, #2144	; 0x860
 8020d98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8020d9c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8020da0:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8020da4:	601a      	str	r2, [r3, #0]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50µs */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 8020da6:	f04f 0064 	mov.w	r0, #100	; 0x64
 8020daa:	f7ff fe3b 	bl	8020a24 <CLK001_Delay>

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 8020dae:	f640 0360 	movw	r3, #2144	; 0x860
 8020db2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8020db6:	681b      	ldr	r3, [r3, #0]
 8020db8:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8020dbc:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8020dc0:	f2c0 131e 	movt	r3, #286	; 0x11e
 8020dc4:	fba3 1302 	umull	r1, r3, r3, r2
 8020dc8:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8020dcc:	f103 32ff 	add.w	r2, r3, #4294967295
 8020dd0:	f640 0364 	movw	r3, #2148	; 0x864
 8020dd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8020dd8:	601a      	str	r2, [r3, #0]

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8020dda:	f244 7310 	movw	r3, #18192	; 0x4710
 8020dde:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|
 8020de2:	f640 0264 	movw	r2, #2148	; 0x864
 8020de6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8020dea:	6812      	ldr	r2, [r2, #0]
 8020dec:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8020df0:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8020df4:	609a      	str	r2, [r3, #8]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP3)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50us */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 8020df6:	f04f 0064 	mov.w	r0, #100	; 0x64
 8020dfa:	f7ff fe13 	bl	8020a24 <CLK001_Delay>

	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 8020dfe:	f640 0360 	movw	r3, #2144	; 0x860
 8020e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8020e06:	681b      	ldr	r3, [r3, #0]
 8020e08:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 8020e0c:	f24e 332f 	movw	r3, #58159	; 0xe32f
 8020e10:	f2c0 03be 	movt	r3, #190	; 0xbe
 8020e14:	fba3 1302 	umull	r1, r3, r3, r2
 8020e18:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8020e1c:	f103 32ff 	add.w	r2, r3, #4294967295
 8020e20:	f640 0364 	movw	r3, #2148	; 0x864
 8020e24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8020e28:	601a      	str	r2, [r3, #0]

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8020e2a:	f244 7310 	movw	r3, #18192	; 0x4710
 8020e2e:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 8020e32:	f640 0264 	movw	r2, #2148	; 0x864
 8020e36:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8020e3a:	6812      	ldr	r2, [r2, #0]
 8020e3c:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8020e40:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8020e44:	609a      	str	r2, [r3, #8]
	  #endif /*end of check if PLL target frequency is more than 90 MHz*/

	  /*********************************************************/
	  /* Delay for next K2 step ~50µs */
	  /*********************************************************/
    CLK001_Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 8020e46:	f04f 0096 	mov.w	r0, #150	; 0x96
 8020e4a:	f7ff fdeb 	bl	8020a24 <CLK001_Delay>

    /* Setup Divider settings for main PLL */
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8020e4e:	f244 7310 	movw	r3, #18192	; 0x4710
 8020e52:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020e56:	f44f 521c 	mov.w	r2, #9984	; 0x2700
 8020e5a:	f2c0 0203 	movt	r2, #3
 8020e5e:	609a      	str	r2, [r3, #8]
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8020e60:	f244 7310 	movw	r3, #18192	; 0x4710
 8020e64:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020e68:	689b      	ldr	r3, [r3, #8]
 8020e6a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8020e6e:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8020e72:	2b00      	cmp	r3, #0
 8020e74:	d11e      	bne.n	8020eb4 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8020e76:	f244 7310 	movw	r3, #18192	; 0x4710
 8020e7a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020e7e:	689b      	ldr	r3, [r3, #8]
 8020e80:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8020e84:	ea4f 2313 	mov.w	r3, r3, lsr #8
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8020e88:	2b27      	cmp	r3, #39	; 0x27
 8020e8a:	d113      	bne.n	8020eb4 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8020e8c:	f244 7310 	movw	r3, #18192	; 0x4710
 8020e90:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020e94:	689b      	ldr	r3, [r3, #8]
 8020e96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8020e9a:	2b00      	cmp	r3, #0
 8020e9c:	d10a      	bne.n	8020eb4 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
 8020e9e:	f244 7310 	movw	r3, #18192	; 0x4710
 8020ea2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020ea6:	689b      	ldr	r3, [r3, #8]
 8020ea8:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8020eac:	ea4f 4313 	mov.w	r3, r3, lsr #16
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8020eb0:	2b03      	cmp	r3, #3
 8020eb2:	d002      	beq.n	8020eba <CLK001_FreqStepupMainPLL+0x14a>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
	  {
	    Return_status =0U;
 8020eb4:	f04f 0300 	mov.w	r3, #0
 8020eb8:	607b      	str	r3, [r7, #4]
	  }

	  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 8020eba:	f244 1360 	movw	r3, #16736	; 0x4160
 8020ebe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020ec2:	f04f 0205 	mov.w	r2, #5
 8020ec6:	60da      	str	r2, [r3, #12]
	                      SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
	}/*end PLL frequency stepping...*/
	#endif /*end of PLL frequency stepping in case of PLL normal mode*/

  return Return_status;
 8020ec8:	687b      	ldr	r3, [r7, #4]
}
 8020eca:	4618      	mov	r0, r3
 8020ecc:	f107 0708 	add.w	r7, r7, #8
 8020ed0:	46bd      	mov	sp, r7
 8020ed2:	bd80      	pop	{r7, pc}

08020ed4 <CLK001_SysClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Init(void)
{
 8020ed4:	b580      	push	{r7, lr}
 8020ed6:	b082      	sub	sp, #8
 8020ed8:	af00      	add	r7, sp, #0
	uint32_t Return_status = 1UL;
 8020eda:	f04f 0301 	mov.w	r3, #1
 8020ede:	607b      	str	r3, [r7, #4]

  /*Back up clock trimming*/
  CLK001_BackupClkTrim();
 8020ee0:	f7ff fdd6 	bl	8020a90 <CLK001_BackupClkTrim>

  /*insert ~50us delay @ maximum back up clock freq after trimming is enabled*/
  CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8020ee4:	f04f 0064 	mov.w	r0, #100	; 0x64
 8020ee8:	f7ff fd9c 	bl	8020a24 <CLK001_Delay>
  /*system clock = PLL */
  #else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
  {
	/* Select PLL Clock source: External Crystal Oscillator or External Digital
	 Clock Backup Clock */
	Return_status = CLK001_SetMainPLLClkSrc();
 8020eec:	f7ff fe1a 	bl	8020b24 <CLK001_SetMainPLLClkSrc>
 8020ef0:	6078      	str	r0, [r7, #4]
	/* Configure a PLL clock */
	Return_status = CLK001_ConfigMainPLL();
 8020ef2:	f7ff fe8f 	bl	8020c14 <CLK001_ConfigMainPLL>
 8020ef6:	6078      	str	r0, [r7, #4]

	/* Switch system clock to PLL */
    SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 8020ef8:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8020efc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020f00:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8020f04:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020f08:	68d2      	ldr	r2, [r2, #12]
 8020f0a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8020f0e:	60da      	str	r2, [r3, #12]
    #endif
  #endif

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
	  /* PLL frequency stepping...*/
  Return_status = CLK001_FreqStepupMainPLL();
 8020f10:	f7ff ff2e 	bl	8020d70 <CLK001_FreqStepupMainPLL>
 8020f14:	6078      	str	r0, [r7, #4]
#endif

  /*return success*/
  return Return_status;
 8020f16:	687b      	ldr	r3, [r7, #4]
}
 8020f18:	4618      	mov	r0, r3
 8020f1a:	f107 0708 	add.w	r7, r7, #8
 8020f1e:	46bd      	mov	sp, r7
 8020f20:	bd80      	pop	{r7, pc}
 8020f22:	bf00      	nop

08020f24 <CLK001_USBClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t	CLK001_USBClk_Valid(void)
{
 8020f24:	b480      	push	{r7}
 8020f26:	b083      	sub	sp, #12
 8020f28:	af00      	add	r7, sp, #0
  uint32_t USB_clock_status = 1UL;
 8020f2a:	f04f 0301 	mov.w	r3, #1
 8020f2e:	607b      	str	r3, [r7, #4]
  /* check if PLL is switched on */
  if((SCU_PLL->USBPLLCON &(SCU_PLL_USBPLLCON_VCOPWD_Msk | 
 8020f30:	f244 7310 	movw	r3, #18192	; 0x4710
 8020f34:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020f38:	695a      	ldr	r2, [r3, #20]
 8020f3a:	f04f 0302 	mov.w	r3, #2
 8020f3e:	f2c0 0301 	movt	r3, #1
 8020f42:	4013      	ands	r3, r2
 8020f44:	2b00      	cmp	r3, #0
 8020f46:	d002      	beq.n	8020f4e <CLK001_USBClk_Valid+0x2a>
                           SCU_PLL_USBPLLCON_PLLPWD_Msk)) != 0UL)
  {
    USB_clock_status=0UL;
 8020f48:	f04f 0300 	mov.w	r3, #0
 8020f4c:	607b      	str	r3, [r7, #4]
  }

  return(USB_clock_status);
 8020f4e:	687b      	ldr	r3, [r7, #4]
}
 8020f50:	4618      	mov	r0, r3
 8020f52:	f107 070c 	add.w	r7, r7, #12
 8020f56:	46bd      	mov	sp, r7
 8020f58:	bc80      	pop	{r7}
 8020f5a:	4770      	bx	lr

08020f5c <CLK001_USBClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t	CLK001_USBClk_Init(void)
{
 8020f5c:	b580      	push	{r7, lr}
 8020f5e:	b082      	sub	sp, #8
 8020f60:	af00      	add	r7, sp, #0
  uint32_t timeout_count;
  uint32_t Return_status = 1UL;
 8020f62:	f04f 0301 	mov.w	r3, #1
 8020f66:	603b      	str	r3, [r7, #0]
  /* enable USB PLL first */
  SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | 
 8020f68:	f244 7310 	movw	r3, #18192	; 0x4710
 8020f6c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020f70:	f244 7210 	movw	r2, #18192	; 0x4710
 8020f74:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020f78:	6952      	ldr	r2, [r2, #20]
 8020f7a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8020f7e:	f022 0202 	bic.w	r2, r2, #2
 8020f82:	615a      	str	r2, [r3, #20]
                         SCU_PLL_USBPLLCON_PLLPWD_Msk);

  /* check and if not already running enable OSC_HP */
  if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 8020f84:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8020f88:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020f8c:	685b      	ldr	r3, [r3, #4]
 8020f8e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8020f92:	2b00      	cmp	r3, #0
 8020f94:	d063      	beq.n	802105e <CLK001_USBClk_Init+0x102>
     ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
  {
    /* check if Main PLL is switched on for OSC WD*/
    if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8020f96:	f244 7310 	movw	r3, #18192	; 0x4710
 8020f9a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020f9e:	685a      	ldr	r2, [r3, #4]
 8020fa0:	f04f 0302 	mov.w	r3, #2
 8020fa4:	f2c0 0301 	movt	r3, #1
 8020fa8:	4013      	ands	r3, r2
 8020faa:	2b00      	cmp	r3, #0
 8020fac:	d00d      	beq.n	8020fca <CLK001_USBClk_Init+0x6e>
        SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0UL)
    {
      /* enable PLL first */
      SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8020fae:	f244 7310 	movw	r3, #18192	; 0x4710
 8020fb2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020fb6:	f244 7210 	movw	r2, #18192	; 0x4710
 8020fba:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020fbe:	6852      	ldr	r2, [r2, #4]
 8020fc0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8020fc4:	f022 0202 	bic.w	r2, r2, #2
 8020fc8:	605a      	str	r2, [r3, #4]
    }

    /*The OSC HP mode is guaranteed to  be = 11b at this point
    * so we can just clear the bit(s) as per the selected mode
    */
    SCU_OSC->OSCHPCTRL &= (((uint32_t)(~(uint32_t)SCU_OSC_OSCHPCTRL_MODE_Msk)) |
 8020fca:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8020fce:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020fd2:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8020fd6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020fda:	6852      	ldr	r2, [r2, #4]
 8020fdc:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8020fe0:	605a      	str	r2, [r3, #4]
       ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));
   
    /* setup OSC WDG Divider */
    SCU_OSC->OSCHPCTRL|= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY/
 8020fe2:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8020fe6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8020fea:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8020fee:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8020ff2:	6852      	ldr	r2, [r2, #4]
 8020ff4:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8020ff8:	605a      	str	r2, [r3, #4]
                      CLK001_SOSCWDG_FREF)-1UL) <<SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
   
    /* restart OSC Watchdog */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8020ffa:	f244 7310 	movw	r3, #18192	; 0x4710
 8020ffe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8021002:	f244 7210 	movw	r2, #18192	; 0x4710
 8021006:	f2c5 0200 	movt	r2, #20480	; 0x5000
 802100a:	6852      	ldr	r2, [r2, #4]
 802100c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8021010:	605a      	str	r2, [r3, #4]

     /* Timeout for wait loo ~150ms */
    /********************************/	  
    /*approximate loop count for 150ms @ Backup Clock freq*/
    timeout_count = CLK001_LOOP_CNT_150MS;
 8021012:	f244 6350 	movw	r3, #18000	; 0x4650
 8021016:	607b      	str	r3, [r7, #4]
    do
    {
      CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 8021018:	f04f 000a 	mov.w	r0, #10
 802101c:	f7ff fd02 	bl	8020a24 <CLK001_Delay>
      timeout_count--;
 8021020:	687b      	ldr	r3, [r7, #4]
 8021022:	f103 33ff 	add.w	r3, r3, #4294967295
 8021026:	607b      	str	r3, [r7, #4]
    }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8021028:	f244 7310 	movw	r3, #18192	; 0x4710
 802102c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8021030:	681b      	ldr	r3, [r3, #0]
 8021032:	f403 7360 	and.w	r3, r3, #896	; 0x380
          CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 8021036:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 802103a:	d002      	beq.n	8021042 <CLK001_USBClk_Init+0xe6>
 802103c:	687b      	ldr	r3, [r7, #4]
 802103e:	2b00      	cmp	r3, #0
 8021040:	d1ea      	bne.n	8021018 <CLK001_USBClk_Init+0xbc>

    if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8021042:	f244 7310 	movw	r3, #18192	; 0x4710
 8021046:	f2c5 0300 	movt	r3, #20480	; 0x5000
 802104a:	681b      	ldr	r3, [r3, #0]
 802104c:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8021050:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8021054:	d003      	beq.n	802105e <CLK001_USBClk_Init+0x102>
          CLK001_PLLSTAT_OSC_USABLE_MASK)
    {
      Return_status =0UL;/* Return Error */
 8021056:	f04f 0300 	mov.w	r3, #0
 802105a:	603b      	str	r3, [r7, #0]
      while (1)
      {
        /* The Oscillator frequency not usable, 
        therefore the PLL shall not be used */
      }
 802105c:	e7fe      	b.n	802105c <CLK001_USBClk_Init+0x100>
    }
  }

  /* Setup USB PLL */
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 802105e:	f244 7310 	movw	r3, #18192	; 0x4710
 8021062:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8021066:	f244 7210 	movw	r2, #18192	; 0x4710
 802106a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 802106e:	6952      	ldr	r2, [r2, #20]
 8021070:	f042 0201 	orr.w	r2, r2, #1
 8021074:	615a      	str	r2, [r3, #20]
  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 8021076:	f244 7310 	movw	r3, #18192	; 0x4710
 802107a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 802107e:	f244 7210 	movw	r2, #18192	; 0x4710
 8021082:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8021086:	6952      	ldr	r2, [r2, #20]
 8021088:	f042 0210 	orr.w	r2, r2, #16
 802108c:	615a      	str	r2, [r3, #20]
  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON =
 802108e:	f244 7310 	movw	r3, #18192	; 0x4710
 8021092:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8021096:	f44f 527c 	mov.w	r2, #16128	; 0x3f00
 802109a:	f2c0 1200 	movt	r2, #256	; 0x100
 802109e:	615a      	str	r2, [r3, #20]
    (((uint32_t)CLK001_USBPLL_NDIV<<SCU_PLL_USBPLLCON_NDIV_Pos)|
     ((uint32_t)CLK001_USBPLL_PDIV<<SCU_PLL_USBPLLCON_PDIV_Pos));
  /* Setup USBDIV settings USB clock */
  SCU_CLK->USBCLKCR = CLK001_USBDIV;
 80210a0:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80210a4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80210a8:	f04f 0203 	mov.w	r2, #3
 80210ac:	619a      	str	r2, [r3, #24]
  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 80210ae:	f244 7310 	movw	r3, #18192	; 0x4710
 80210b2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80210b6:	f244 7210 	movw	r2, #18192	; 0x4710
 80210ba:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80210be:	6952      	ldr	r2, [r2, #20]
 80210c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80210c4:	615a      	str	r2, [r3, #20]
  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 80210c6:	f244 7310 	movw	r3, #18192	; 0x4710
 80210ca:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80210ce:	f244 7210 	movw	r2, #18192	; 0x4710
 80210d2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80210d6:	6952      	ldr	r2, [r2, #20]
 80210d8:	f022 0210 	bic.w	r2, r2, #16
 80210dc:	615a      	str	r2, [r3, #20]
  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 80210de:	f244 7310 	movw	r3, #18192	; 0x4710
 80210e2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80210e6:	f244 7210 	movw	r2, #18192	; 0x4710
 80210ea:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80210ee:	6952      	ldr	r2, [r2, #20]
 80210f0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80210f4:	615a      	str	r2, [r3, #20]

  /* wait for PLL Lock */
  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk)!= 
 80210f6:	bf00      	nop
 80210f8:	f244 7310 	movw	r3, #18192	; 0x4710
 80210fc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8021100:	691b      	ldr	r3, [r3, #16]
 8021102:	f003 0304 	and.w	r3, r3, #4
 8021106:	2b00      	cmp	r3, #0
 8021108:	d0f6      	beq.n	80210f8 <CLK001_USBClk_Init+0x19c>
          SCU_PLL_USBPLLSTAT_VCOLOCK_Msk)
  {}

  /* Enable USB Clock */
  SCU_CLK->CLKSET |= (uint32_t)SCU_CLK_CLKSET_USBCEN_Msk;
 802110a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 802110e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8021112:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8021116:	f2c5 0200 	movt	r2, #20480	; 0x5000
 802111a:	6852      	ldr	r2, [r2, #4]
 802111c:	f042 0201 	orr.w	r2, r2, #1
 8021120:	605a      	str	r2, [r3, #4]

  return Return_status;
 8021122:	683b      	ldr	r3, [r7, #0]
} 
 8021124:	4618      	mov	r0, r3
 8021126:	f107 0708 	add.w	r7, r7, #8
 802112a:	46bd      	mov	sp, r7
 802112c:	bd80      	pop	{r7, pc}
 802112e:	bf00      	nop

08021130 <CLK001_CCUClk_Init>:
  * @brief  Function to enable the CCU4 and CCU8 clock 
  * @note   -  
  * @param  None
  * @retval None
  */
  static void CLK001_CCUClk_Init(void){
 8021130:	b480      	push	{r7}
 8021132:	af00      	add	r7, sp, #0
  /* Enable CCU Clock */
  SCU_CLK->CLKSET |= (uint32_t)SCU_CLK_CLKSET_CCUCEN_Msk;
 8021134:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8021138:	f2c5 0300 	movt	r3, #20480	; 0x5000
 802113c:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8021140:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8021144:	6852      	ldr	r2, [r2, #4]
 8021146:	f042 0210 	orr.w	r2, r2, #16
 802114a:	605a      	str	r2, [r3, #4]
}
 802114c:	46bd      	mov	sp, r7
 802114e:	bc80      	pop	{r7}
 8021150:	4770      	bx	lr
 8021152:	bf00      	nop

08021154 <CLK001_Init>:
  * @note   -  
  * @param  None
  * @retval None
  */
void CLK001_Init(void)
{
 8021154:	b580      	push	{r7, lr}
 8021156:	b082      	sub	sp, #8
 8021158:	af00      	add	r7, sp, #0
  uint32_t SysClkinitialized;
  SysClkinitialized = 0UL; /* Default Value */
 802115a:	f04f 0300 	mov.w	r3, #0
 802115e:	607b      	str	r3, [r7, #4]
  /*  Function to check the clock status based on UI configuration */
  if(CLK001_SysClk_Valid() == 0UL)
 8021160:	f7ff fc7a 	bl	8020a58 <CLK001_SysClk_Valid>
 8021164:	4603      	mov	r3, r0
 8021166:	2b00      	cmp	r3, #0
 8021168:	d105      	bne.n	8021176 <CLK001_Init+0x22>
  {   
    /*  Function to initialize the System Clock based on UI configuration */
	  SysClkinitialized |= CLK001_SysClk_Init();
 802116a:	f7ff feb3 	bl	8020ed4 <CLK001_SysClk_Init>
 802116e:	4603      	mov	r3, r0
 8021170:	687a      	ldr	r2, [r7, #4]
 8021172:	4313      	orrs	r3, r2
 8021174:	607b      	str	r3, [r7, #4]
  }

  #ifdef CLK001_USBCLK_EN
  /*  Function to initialize the USB Clock based on UI configuration */     
  if(CLK001_USBClk_Valid() == 0UL)
 8021176:	f7ff fed5 	bl	8020f24 <CLK001_USBClk_Valid>
 802117a:	4603      	mov	r3, r0
 802117c:	2b00      	cmp	r3, #0
 802117e:	d101      	bne.n	8021184 <CLK001_Init+0x30>
  {   
  	CLK001_USBClk_Init();
 8021180:	f7ff feec 	bl	8020f5c <CLK001_USBClk_Init>
  }
  #endif

  #ifdef CLK001_CCUCLK_EN
    if(SysClkinitialized == 1UL)
 8021184:	687b      	ldr	r3, [r7, #4]
 8021186:	2b01      	cmp	r3, #1
 8021188:	d101      	bne.n	802118e <CLK001_Init+0x3a>
    {
      /*  Function to enable the CCU Clock based on UI configuration */
      CLK001_CCUClk_Init();
 802118a:	f7ff ffd1 	bl	8021130 <CLK001_CCUClk_Init>
    /*  Function to initialize the External clock pin */
    CLK001_ExtClk_Init();
  #endif

  /* Update the clock variable */
  SystemCoreClockUpdate();
 802118e:	f7e4 fe0b 	bl	8005da8 <SystemCoreClockUpdate>
}
 8021192:	f107 0708 	add.w	r7, r7, #8
 8021196:	46bd      	mov	sp, r7
 8021198:	bd80      	pop	{r7, pc}
 802119a:	bf00      	nop

0802119c <AllowPLLInitByStartup>:
 * loading.
 *
 * Return 0 to disallow CStart from performing clock tree setup.
 */
uint32_t AllowPLLInitByStartup(void)
{
 802119c:	b480      	push	{r7}
 802119e:	af00      	add	r7, sp, #0
	/*
	 * Let the CStart know that there is no more a need to perform clock tree
	 * initialization.
	 */
	return 0UL;
 80211a0:	f04f 0300 	mov.w	r3, #0
}
 80211a4:	4618      	mov	r0, r3
 80211a6:	46bd      	mov	sp, r7
 80211a8:	bc80      	pop	{r7}
 80211aa:	4770      	bx	lr

080211ac <CCU4GLOBAL_Init>:
/**
 * @cond INTERNAL_DOCS
 */

void CCU4GLOBAL_Init(void)
{
 80211ac:	b580      	push	{r7, lr}
 80211ae:	b082      	sub	sp, #8
 80211b0:	af00      	add	r7, sp, #0
  static uint32_t CCU4InitCalled = (uint32_t)0U;
  uint32_t Count = 0U;
 80211b2:	f04f 0300 	mov.w	r3, #0
 80211b6:	607b      	str	r3, [r7, #4]
  
  if(CCU4InitCalled == (uint32_t)0U)
 80211b8:	f640 0368 	movw	r3, #2152	; 0x868
 80211bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80211c0:	681b      	ldr	r3, [r3, #0]
 80211c2:	2b00      	cmp	r3, #0
 80211c4:	d11b      	bne.n	80211fe <CCU4GLOBAL_Init+0x52>
  {
    /*
     * Each instance of the App brings the module out of reset and enable 
     * the prescalar clock
     */
    for (Count = 0U; Count<(uint32_t)CCU4GLOBAL_NUM_INSTANCES; Count++)
 80211c6:	f04f 0300 	mov.w	r3, #0
 80211ca:	607b      	str	r3, [r7, #4]
 80211cc:	e00d      	b.n	80211ea <CCU4GLOBAL_Init+0x3e>
    {
  	  CCU4Global_lInit(CCU4Global_HandleArray[Count]);
 80211ce:	f240 13d8 	movw	r3, #472	; 0x1d8
 80211d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80211d6:	687a      	ldr	r2, [r7, #4]
 80211d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80211dc:	4618      	mov	r0, r3
 80211de:	f000 f813 	bl	8021208 <CCU4Global_lInit>
  {
    /*
     * Each instance of the App brings the module out of reset and enable 
     * the prescalar clock
     */
    for (Count = 0U; Count<(uint32_t)CCU4GLOBAL_NUM_INSTANCES; Count++)
 80211e2:	687b      	ldr	r3, [r7, #4]
 80211e4:	f103 0301 	add.w	r3, r3, #1
 80211e8:	607b      	str	r3, [r7, #4]
 80211ea:	687b      	ldr	r3, [r7, #4]
 80211ec:	2b01      	cmp	r3, #1
 80211ee:	d9ee      	bls.n	80211ce <CCU4GLOBAL_Init+0x22>
    {
  	  CCU4Global_lInit(CCU4Global_HandleArray[Count]);
    }

    CCU4InitCalled = (uint32_t)1;
 80211f0:	f640 0368 	movw	r3, #2152	; 0x868
 80211f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80211f8:	f04f 0201 	mov.w	r2, #1
 80211fc:	601a      	str	r2, [r3, #0]
  }
}
 80211fe:	f107 0708 	add.w	r7, r7, #8
 8021202:	46bd      	mov	sp, r7
 8021204:	bd80      	pop	{r7, pc}
 8021206:	bf00      	nop

08021208 <CCU4Global_lInit>:

static void CCU4Global_lInit(const CCU4Global_HandleType * Handle)
{
 8021208:	b580      	push	{r7, lr}
 802120a:	b082      	sub	sp, #8
 802120c:	af00      	add	r7, sp, #0
 802120e:	6078      	str	r0, [r7, #4]
	#endif
	
	#if (UC_FAMILY == XMC4)
		/* Deassert the peripheral */
		/*This is applicable for XMC4500, XMC4400 and XMC4200 Devices*/
		RESET001_DeassertReset(Handle->PeripheralReset);
 8021210:	687b      	ldr	r3, [r7, #4]
 8021212:	689b      	ldr	r3, [r3, #8]
 8021214:	4618      	mov	r0, r3
 8021216:	f7fa fea3 	bl	801bf60 <RESET001_DeassertReset>
	#endif    

		
    /* Sets Run bit of the Prescalar */
    SET_BIT(Handle->CC4yKernRegsPtr->GIDLC,CCU4_GIDLC_SPRB_Pos);
 802121a:	687b      	ldr	r3, [r7, #4]
 802121c:	681b      	ldr	r3, [r3, #0]
 802121e:	687a      	ldr	r2, [r7, #4]
 8021220:	6812      	ldr	r2, [r2, #0]
 8021222:	68d2      	ldr	r2, [r2, #12]
 8021224:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8021228:	60da      	str	r2, [r3, #12]

}
 802122a:	f107 0708 	add.w	r7, r7, #8
 802122e:	46bd      	mov	sp, r7
 8021230:	bd80      	pop	{r7, pc}
 8021232:	bf00      	nop

08021234 <ADCGROUP001_Init>:



/** This function initializes the app */
void ADCGROUP001_Init(void)
{
 8021234:	b580      	push	{r7, lr}
 8021236:	af00      	add	r7, sp, #0
/*Initialize the global app */
  ADCGLOB001_Init();
 8021238:	f000 fd46 	bl	8021cc8 <ADCGLOB001_Init>


		
  ADCGROUP001_lInit(&ADCGROUP001_Handle0);   //master
 802123c:	f24d 4074 	movw	r0, #54388	; 0xd474
 8021240:	f6c0 0002 	movt	r0, #2050	; 0x802
 8021244:	f000 f80c 	bl	8021260 <ADCGROUP001_lInit>

  if(ADCGLOB001_StartUpCalibrationInit() == (uint32_t)DAVEApp_SUCCESS)
 8021248:	f000 feb6 	bl	8021fb8 <ADCGLOB001_StartUpCalibrationInit>
 802124c:	4603      	mov	r3, r0
 802124e:	2b00      	cmp	r3, #0
 8021250:	d105      	bne.n	802125e <ADCGROUP001_Init+0x2a>
  {    
     ADCGROUP001_GetStartupCalStatus(&ADCGROUP001_Handle0); 
 8021252:	f24d 4074 	movw	r0, #54388	; 0xd474
 8021256:	f6c0 0002 	movt	r0, #2050	; 0x802
 802125a:	f000 f913 	bl	8021484 <ADCGROUP001_GetStartupCalStatus>
  }
}
 802125e:	bd80      	pop	{r7, pc}

08021260 <ADCGROUP001_lInit>:
/*
 * This Function initializes the adcgroup App. Local function is used to
 * initialize all the instances of the app.
 */
void ADCGROUP001_lInit(const ADCGROUP001_HandleType *HandlePtr )
{
 8021260:	b480      	push	{r7}
 8021262:	b087      	sub	sp, #28
 8021264:	af00      	add	r7, sp, #0
 8021266:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021268:	f04f 0301 	mov.w	r3, #1
 802126c:	617b      	str	r3, [r7, #20]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 802126e:	687b      	ldr	r3, [r7, #4]
 8021270:	691b      	ldr	r3, [r3, #16]
 8021272:	613b      	str	r3, [r7, #16]
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8021274:	687b      	ldr	r3, [r7, #4]
 8021276:	695b      	ldr	r3, [r3, #20]
 8021278:	60fb      	str	r3, [r7, #12]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_UNINITIALIZED))
 802127a:	687b      	ldr	r3, [r7, #4]
 802127c:	68db      	ldr	r3, [r3, #12]
 802127e:	781b      	ldrb	r3, [r3, #0]
 8021280:	2b00      	cmp	r3, #0
 8021282:	f040 80b7 	bne.w	80213f4 <ADCGROUP001_lInit+0x194>
  {

    /* Set the Post calibration enable\disable */
    WR_REG(VADCGlobalPtr->GLOBCFG, VADC_GLOBCFG_DPCAL0_Msk,
 8021286:	687b      	ldr	r3, [r7, #4]
 8021288:	785b      	ldrb	r3, [r3, #1]
 802128a:	461a      	mov	r2, r3
 802128c:	687b      	ldr	r3, [r7, #4]
 802128e:	781b      	ldrb	r3, [r3, #0]
 8021290:	f103 0310 	add.w	r3, r3, #16
 8021294:	fa02 f303 	lsl.w	r3, r2, r3
 8021298:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 802129c:	693b      	ldr	r3, [r7, #16]
 802129e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80212a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80212a6:	431a      	orrs	r2, r3
 80212a8:	693b      	ldr	r3, [r7, #16]
 80212aa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#ifdef ADCSYNC
    if ( !( (ADCSYNC>>HandlePtr->kGroupNo) % 2 ) )
#endif
	{
      /*  Converter is permanently on */
      WR_REG(VADCGroupPtr->ARBCFG, VADC_G_ARBCFG_ANONC_Msk,
 80212ae:	687b      	ldr	r3, [r7, #4]
 80212b0:	7adb      	ldrb	r3, [r3, #11]
 80212b2:	f003 0203 	and.w	r2, r3, #3
 80212b6:	68fb      	ldr	r3, [r7, #12]
 80212b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80212bc:	f023 0303 	bic.w	r3, r3, #3
 80212c0:	431a      	orrs	r2, r3
 80212c2:	68fb      	ldr	r3, [r7, #12]
 80212c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
           VADC_G_ARBCFG_ANONC_Pos, (uint32_t)HandlePtr->kAnalogConverterCtrl);
  	}

    /* Set the Arbitration mode */
    WR_REG(VADCGroupPtr->ARBCFG, VADC_G_ARBCFG_ARBM_Msk, VADC_G_ARBCFG_ARBM_Pos,
 80212c8:	687b      	ldr	r3, [r7, #4]
 80212ca:	789b      	ldrb	r3, [r3, #2]
 80212cc:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 80212d0:	b2da      	uxtb	r2, r3
 80212d2:	68fb      	ldr	r3, [r7, #12]
 80212d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80212d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80212dc:	431a      	orrs	r2, r3
 80212de:	68fb      	ldr	r3, [r7, #12]
 80212e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                                         (uint32_t)HandlePtr->kArbitrationMode);

    /* Set the Group specific boundary 0 */
    WR_REG(VADCGroupPtr->BOUND, VADC_G_BOUND_BOUNDARY0_Msk,
 80212e4:	687b      	ldr	r3, [r7, #4]
 80212e6:	889b      	ldrh	r3, [r3, #4]
 80212e8:	ea4f 5203 	mov.w	r2, r3, lsl #20
 80212ec:	ea4f 5212 	mov.w	r2, r2, lsr #20
 80212f0:	68fb      	ldr	r3, [r7, #12]
 80212f2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80212f6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80212fa:	f023 030f 	bic.w	r3, r3, #15
 80212fe:	431a      	orrs	r2, r3
 8021300:	68fb      	ldr	r3, [r7, #12]
 8021302:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
               VADC_G_BOUND_BOUNDARY0_Pos, (uint32_t)HandlePtr->kGrpBoundary0);

    /* Set the Group specific boundary 1 */
    WR_REG(VADCGroupPtr->BOUND, VADC_G_BOUND_BOUNDARY1_Msk,
 8021306:	687b      	ldr	r3, [r7, #4]
 8021308:	88db      	ldrh	r3, [r3, #6]
 802130a:	ea4f 4203 	mov.w	r2, r3, lsl #16
 802130e:	f04f 0300 	mov.w	r3, #0
 8021312:	f6c0 73ff 	movt	r3, #4095	; 0xfff
 8021316:	4013      	ands	r3, r2
 8021318:	68fa      	ldr	r2, [r7, #12]
 802131a:	f8d2 20b8 	ldr.w	r2, [r2, #184]	; 0xb8
 802131e:	f022 627f 	bic.w	r2, r2, #267386880	; 0xff00000
 8021322:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8021326:	431a      	orrs	r2, r3
 8021328:	68fb      	ldr	r3, [r7, #12]
 802132a:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

    /*
     * Enable write control for EMUX configuration.
     * Set the EMUX coding scheme, EMUX mode, EMUX start select.
     */
    VADCGroupPtr->EMUXCTR |= (uint32_t)((((uint32_t)1 << VADC_G_EMUXCTR_EMXWC_Pos) & VADC_G_EMUXCTR_EMXWC_Msk) | \
 802132e:	68fb      	ldr	r3, [r7, #12]
 8021330:	f8d3 21f0 	ldr.w	r2, [r3, #496]	; 0x1f0
                                        (((uint32_t)HandlePtr->kEMUXCodeScheme \
 8021334:	687b      	ldr	r3, [r7, #4]
 8021336:	7a1b      	ldrb	r3, [r3, #8]
                                              << VADC_G_EMUXCTR_EMXCOD_Pos) & VADC_G_EMUXCTR_EMXCOD_Msk) | \
 8021338:	ea4f 7303 	mov.w	r3, r3, lsl #28
 802133c:	f003 5180 	and.w	r1, r3, #268435456	; 0x10000000
                                        (((uint32_t)HandlePtr->kEMUXStartSelect  \
 8021340:	687b      	ldr	r3, [r7, #4]
 8021342:	7a5b      	ldrb	r3, [r3, #9]
                                              << VADC_G_EMUXCTR_EMUXSET_Pos) & VADC_G_EMUXCTR_EMUXSET_Msk) | \
 8021344:	f003 0307 	and.w	r3, r3, #7
     * Enable write control for EMUX configuration.
     * Set the EMUX coding scheme, EMUX mode, EMUX start select.
     */
    VADCGroupPtr->EMUXCTR |= (uint32_t)((((uint32_t)1 << VADC_G_EMUXCTR_EMXWC_Pos) & VADC_G_EMUXCTR_EMXWC_Msk) | \
                                        (((uint32_t)HandlePtr->kEMUXCodeScheme \
                                              << VADC_G_EMUXCTR_EMXCOD_Pos) & VADC_G_EMUXCTR_EMXCOD_Msk) | \
 8021348:	4319      	orrs	r1, r3
                                        (((uint32_t)HandlePtr->kEMUXStartSelect  \
                                              << VADC_G_EMUXCTR_EMUXSET_Pos) & VADC_G_EMUXCTR_EMUXSET_Msk) | \
                                        (((uint32_t)HandlePtr->kEMUXMode \
 802134a:	687b      	ldr	r3, [r7, #4]
 802134c:	7a9b      	ldrb	r3, [r3, #10]
                                              << VADC_G_EMUXCTR_EMUXMODE_Pos) & VADC_G_EMUXCTR_EMUXMODE_Msk));
 802134e:	ea4f 6383 	mov.w	r3, r3, lsl #26
 8021352:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000

    /*
     * Enable write control for EMUX configuration.
     * Set the EMUX coding scheme, EMUX mode, EMUX start select.
     */
    VADCGroupPtr->EMUXCTR |= (uint32_t)((((uint32_t)1 << VADC_G_EMUXCTR_EMXWC_Pos) & VADC_G_EMUXCTR_EMXWC_Msk) | \
 8021356:	430b      	orrs	r3, r1
 8021358:	4313      	orrs	r3, r2
 802135a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 802135e:	68fb      	ldr	r3, [r7, #12]
 8021360:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
                                              << VADC_G_EMUXCTR_EMUXMODE_Pos) & VADC_G_EMUXCTR_EMUXMODE_Msk));
    /*
     * Set conversion mode, EMUX conversion mode, sample time control,
     * Set EMUX sample time control for class 0.
     */
    VADCGroupPtr->ICLASS[0] |= (uint32_t)((((uint32_t)HandlePtr->kConversionModeClass0 \
 8021364:	68fb      	ldr	r3, [r7, #12]
 8021366:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 802136a:	687b      	ldr	r3, [r7, #4]
 802136c:	7e1b      	ldrb	r3, [r3, #24]
                                                << VADC_G_ICLASS_CMS_Pos) & VADC_G_ICLASS_CMS_Msk) | \
 802136e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8021372:	f403 61e0 	and.w	r1, r3, #1792	; 0x700
                                          (((uint32_t)HandlePtr->kEMUXConversionModeClass0 \
 8021376:	687b      	ldr	r3, [r7, #4]
 8021378:	7f1b      	ldrb	r3, [r3, #28]
                                                << VADC_G_ICLASS_CME_Pos) & VADC_G_ICLASS_CME_Msk) | \
 802137a:	ea4f 6303 	mov.w	r3, r3, lsl #24
 802137e:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
    /*
     * Set conversion mode, EMUX conversion mode, sample time control,
     * Set EMUX sample time control for class 0.
     */
    VADCGroupPtr->ICLASS[0] |= (uint32_t)((((uint32_t)HandlePtr->kConversionModeClass0 \
                                                << VADC_G_ICLASS_CMS_Pos) & VADC_G_ICLASS_CMS_Msk) | \
 8021382:	4319      	orrs	r1, r3
                                          (((uint32_t)HandlePtr->kEMUXConversionModeClass0 \
                                                << VADC_G_ICLASS_CME_Pos) & VADC_G_ICLASS_CME_Msk) | \
                                          (((uint32_t)HandlePtr->kSampleTimeControlClass0 \
 8021384:	687b      	ldr	r3, [r7, #4]
 8021386:	7e9b      	ldrb	r3, [r3, #26]
                                                << VADC_G_ICLASS_STCS_Pos) & VADC_G_ICLASS_STCS_Msk) | \
 8021388:	f003 031f 	and.w	r3, r3, #31
     * Set EMUX sample time control for class 0.
     */
    VADCGroupPtr->ICLASS[0] |= (uint32_t)((((uint32_t)HandlePtr->kConversionModeClass0 \
                                                << VADC_G_ICLASS_CMS_Pos) & VADC_G_ICLASS_CMS_Msk) | \
                                          (((uint32_t)HandlePtr->kEMUXConversionModeClass0 \
                                                << VADC_G_ICLASS_CME_Pos) & VADC_G_ICLASS_CME_Msk) | \
 802138c:	4319      	orrs	r1, r3
                                          (((uint32_t)HandlePtr->kSampleTimeControlClass0 \
                                                << VADC_G_ICLASS_STCS_Pos) & VADC_G_ICLASS_STCS_Msk) | \
                                          (((uint32_t)HandlePtr->kEMUXSampleTimeControlClass0 \
 802138e:	687b      	ldr	r3, [r7, #4]
 8021390:	7f9b      	ldrb	r3, [r3, #30]
                                                << VADC_G_ICLASS_STCE_Pos) & VADC_G_ICLASS_STCE_Msk));
 8021392:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8021396:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
                                              << VADC_G_EMUXCTR_EMUXMODE_Pos) & VADC_G_EMUXCTR_EMUXMODE_Msk));
    /*
     * Set conversion mode, EMUX conversion mode, sample time control,
     * Set EMUX sample time control for class 0.
     */
    VADCGroupPtr->ICLASS[0] |= (uint32_t)((((uint32_t)HandlePtr->kConversionModeClass0 \
 802139a:	430b      	orrs	r3, r1
 802139c:	431a      	orrs	r2, r3
 802139e:	68fb      	ldr	r3, [r7, #12]
 80213a0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

    /*
     * Set conversion mode, EMUX conversion mode, sample time control,
     * EMUX sample time control for class 1.
     */
    VADCGroupPtr->ICLASS[1] |= (uint32_t)((((uint32_t)HandlePtr->kConversionModeClass1 \
 80213a4:	68fb      	ldr	r3, [r7, #12]
 80213a6:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80213aa:	687b      	ldr	r3, [r7, #4]
 80213ac:	7e5b      	ldrb	r3, [r3, #25]
                                                << VADC_G_ICLASS_CMS_Pos) & VADC_G_ICLASS_CMS_Msk) | \
 80213ae:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80213b2:	f403 61e0 	and.w	r1, r3, #1792	; 0x700
                                          (((uint32_t)HandlePtr->kEMUXConversionModeClass1 \
 80213b6:	687b      	ldr	r3, [r7, #4]
 80213b8:	7f5b      	ldrb	r3, [r3, #29]
                                                << VADC_G_ICLASS_CME_Pos) & VADC_G_ICLASS_CME_Msk) | \
 80213ba:	ea4f 6303 	mov.w	r3, r3, lsl #24
 80213be:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
    /*
     * Set conversion mode, EMUX conversion mode, sample time control,
     * EMUX sample time control for class 1.
     */
    VADCGroupPtr->ICLASS[1] |= (uint32_t)((((uint32_t)HandlePtr->kConversionModeClass1 \
                                                << VADC_G_ICLASS_CMS_Pos) & VADC_G_ICLASS_CMS_Msk) | \
 80213c2:	4319      	orrs	r1, r3
                                          (((uint32_t)HandlePtr->kEMUXConversionModeClass1 \
                                                << VADC_G_ICLASS_CME_Pos) & VADC_G_ICLASS_CME_Msk) | \
                                          (((uint32_t)HandlePtr->kSampleTimeControlClass1 \
 80213c4:	687b      	ldr	r3, [r7, #4]
 80213c6:	7edb      	ldrb	r3, [r3, #27]
                                                << VADC_G_ICLASS_STCS_Pos) & VADC_G_ICLASS_STCS_Msk)  | \
 80213c8:	f003 031f 	and.w	r3, r3, #31
     * EMUX sample time control for class 1.
     */
    VADCGroupPtr->ICLASS[1] |= (uint32_t)((((uint32_t)HandlePtr->kConversionModeClass1 \
                                                << VADC_G_ICLASS_CMS_Pos) & VADC_G_ICLASS_CMS_Msk) | \
                                          (((uint32_t)HandlePtr->kEMUXConversionModeClass1 \
                                                << VADC_G_ICLASS_CME_Pos) & VADC_G_ICLASS_CME_Msk) | \
 80213cc:	4319      	orrs	r1, r3
                                          (((uint32_t)HandlePtr->kSampleTimeControlClass1 \
                                                << VADC_G_ICLASS_STCS_Pos) & VADC_G_ICLASS_STCS_Msk)  | \
                                          (((uint32_t)HandlePtr->kEMUXSampleTimeControlClass1 \
 80213ce:	687b      	ldr	r3, [r7, #4]
 80213d0:	7fdb      	ldrb	r3, [r3, #31]
                                                    << VADC_G_ICLASS_STCE_Pos) & VADC_G_ICLASS_STCE_Msk));
 80213d2:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80213d6:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000

    /*
     * Set conversion mode, EMUX conversion mode, sample time control,
     * EMUX sample time control for class 1.
     */
    VADCGroupPtr->ICLASS[1] |= (uint32_t)((((uint32_t)HandlePtr->kConversionModeClass1 \
 80213da:	430b      	orrs	r3, r1
 80213dc:	431a      	orrs	r2, r3
 80213de:	68fb      	ldr	r3, [r7, #12]
 80213e0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                                                << VADC_G_ICLASS_STCS_Pos) & VADC_G_ICLASS_STCS_Msk)  | \
                                          (((uint32_t)HandlePtr->kEMUXSampleTimeControlClass1 \
                                                    << VADC_G_ICLASS_STCE_Pos) & VADC_G_ICLASS_STCE_Msk));

    /* Set the App State to Initialized */
    HandlePtr->DynamicHandlePtr->State = ADCGROUP001_INITIALIZED;
 80213e4:	687b      	ldr	r3, [r7, #4]
 80213e6:	68db      	ldr	r3, [r3, #12]
 80213e8:	f04f 0201 	mov.w	r2, #1
 80213ec:	701a      	strb	r2, [r3, #0]

    Status &= (uint32_t)DAVEApp_SUCCESS;
 80213ee:	f04f 0300 	mov.w	r3, #0
 80213f2:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

}
 80213f4:	f107 071c 	add.w	r7, r7, #28
 80213f8:	46bd      	mov	sp, r7
 80213fa:	bc80      	pop	{r7}
 80213fc:	4770      	bx	lr
 80213fe:	bf00      	nop

08021400 <ADCGROUP001_Deinit>:

/* This Function resets the adcgroup001 app */
status_t ADCGROUP001_Deinit(const ADCGROUP001_HandleType *HandlePtr )
{
 8021400:	b480      	push	{r7}
 8021402:	b087      	sub	sp, #28
 8021404:	af00      	add	r7, sp, #0
 8021406:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021408:	f04f 0301 	mov.w	r3, #1
 802140c:	617b      	str	r3, [r7, #20]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 802140e:	687b      	ldr	r3, [r7, #4]
 8021410:	691b      	ldr	r3, [r3, #16]
 8021412:	613b      	str	r3, [r7, #16]
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8021414:	687b      	ldr	r3, [r7, #4]
 8021416:	695b      	ldr	r3, [r3, #20]
 8021418:	60fb      	str	r3, [r7, #12]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 802141a:	687b      	ldr	r3, [r7, #4]
 802141c:	68db      	ldr	r3, [r3, #12]
 802141e:	781b      	ldrb	r3, [r3, #0]
 8021420:	2b01      	cmp	r3, #1
 8021422:	d128      	bne.n	8021476 <ADCGROUP001_Deinit+0x76>
  {
    /* Reset the Post calibration enable\disable */
    CLR_BIT(VADCGlobalPtr->GLOBCFG, VADC_GLOBCFG_DPCAL0_Pos);
 8021424:	693b      	ldr	r3, [r7, #16]
 8021426:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 802142a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 802142e:	693b      	ldr	r3, [r7, #16]
 8021430:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Reset the Arbitration mode */
    VADCGroupPtr->ARBCFG = (uint32_t)0x00;
 8021434:	68fb      	ldr	r3, [r7, #12]
 8021436:	f04f 0200 	mov.w	r2, #0
 802143a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Reset the Group specific boundary */
    VADCGroupPtr->BOUND = (uint32_t)0x00;
 802143e:	68fb      	ldr	r3, [r7, #12]
 8021440:	f04f 0200 	mov.w	r2, #0
 8021444:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

    /* ReSet the EMUX control register */
    VADCGroupPtr->EMUXCTR = (uint32_t)(0X80000000);
 8021448:	68fb      	ldr	r3, [r7, #12]
 802144a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 802144e:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0

    /* Reset class 0 input register*/
    VADCGroupPtr->ICLASS[0] = (uint32_t)0x00;
 8021452:	68fb      	ldr	r3, [r7, #12]
 8021454:	f04f 0200 	mov.w	r2, #0
 8021458:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    /* Reset class 1 input register*/
    VADCGroupPtr->ICLASS[1] = (uint32_t)0x00;
 802145c:	68fb      	ldr	r3, [r7, #12]
 802145e:	f04f 0200 	mov.w	r2, #0
 8021462:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Set the App State to Initialized */
    HandlePtr->DynamicHandlePtr->State = ADCGROUP001_UNINITIALIZED;
 8021466:	687b      	ldr	r3, [r7, #4]
 8021468:	68db      	ldr	r3, [r3, #12]
 802146a:	f04f 0200 	mov.w	r2, #0
 802146e:	701a      	strb	r2, [r3, #0]

    Status = (uint32_t)DAVEApp_SUCCESS;
 8021470:	f04f 0300 	mov.w	r3, #0
 8021474:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8021476:	697b      	ldr	r3, [r7, #20]
}
 8021478:	4618      	mov	r0, r3
 802147a:	f107 071c 	add.w	r7, r7, #28
 802147e:	46bd      	mov	sp, r7
 8021480:	bc80      	pop	{r7}
 8021482:	4770      	bx	lr

08021484 <ADCGROUP001_GetStartupCalStatus>:

/* This Function checks the status of calibration */
status_t ADCGROUP001_GetStartupCalStatus(const ADCGROUP001_HandleType *HandlePtr)
{
 8021484:	b480      	push	{r7}
 8021486:	b085      	sub	sp, #20
 8021488:	af00      	add	r7, sp, #0
 802148a:	6078      	str	r0, [r7, #4]
    uint32_t Status=1;
 802148c:	f04f 0301 	mov.w	r3, #1
 8021490:	60fb      	str	r3, [r7, #12]

    do
    {
        Status = RD_REG(HandlePtr->VADCGroupPtr->ARBCFG,VADC_G_ARBCFG_CAL_Msk,VADC_G_ARBCFG_CAL_Pos);
 8021492:	687b      	ldr	r3, [r7, #4]
 8021494:	695b      	ldr	r3, [r3, #20]
 8021496:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 802149a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802149e:	ea4f 7313 	mov.w	r3, r3, lsr #28
 80214a2:	60fb      	str	r3, [r7, #12]
    }
    while(Status==1);
 80214a4:	68fb      	ldr	r3, [r7, #12]
 80214a6:	2b01      	cmp	r3, #1
 80214a8:	d0f3      	beq.n	8021492 <ADCGROUP001_GetStartupCalStatus+0xe>

    return Status;
 80214aa:	68fb      	ldr	r3, [r7, #12]
}
 80214ac:	4618      	mov	r0, r3
 80214ae:	f107 0714 	add.w	r7, r7, #20
 80214b2:	46bd      	mov	sp, r7
 80214b4:	bc80      	pop	{r7}
 80214b6:	4770      	bx	lr

080214b8 <ADCGROUP001_SetGroupBound0>:


/* This Function sets the group specific boundary 0 */
status_t ADCGROUP001_SetGroupBound0(const ADCGROUP001_HandleType *HandlePtr,
                                                         uint16_t BoundaryValue)
{
 80214b8:	b480      	push	{r7}
 80214ba:	b085      	sub	sp, #20
 80214bc:	af00      	add	r7, sp, #0
 80214be:	6078      	str	r0, [r7, #4]
 80214c0:	460b      	mov	r3, r1
 80214c2:	807b      	strh	r3, [r7, #2]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 80214c4:	f04f 0301 	mov.w	r3, #1
 80214c8:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 80214ca:	687b      	ldr	r3, [r7, #4]
 80214cc:	695b      	ldr	r3, [r3, #20]
 80214ce:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED)
 80214d0:	687b      	ldr	r3, [r7, #4]
 80214d2:	68db      	ldr	r3, [r3, #12]
 80214d4:	781b      	ldrb	r3, [r3, #0]
 80214d6:	2b01      	cmp	r3, #1
 80214d8:	d11a      	bne.n	8021510 <ADCGROUP001_SetGroupBound0+0x58>
  {
    if(BoundaryValue <= (uint16_t)ADCGROUP001_MAX_BOUNDARY_VALUE)
 80214da:	887b      	ldrh	r3, [r7, #2]
 80214dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80214e0:	d813      	bhi.n	802150a <ADCGROUP001_SetGroupBound0+0x52>
    {
      /* Set the Group specific boundary 0 */
      WR_REG(VADCGroupPtr->BOUND, VADC_G_BOUND_BOUNDARY0_Msk,
 80214e2:	887b      	ldrh	r3, [r7, #2]
 80214e4:	ea4f 5203 	mov.w	r2, r3, lsl #20
 80214e8:	ea4f 5212 	mov.w	r2, r2, lsr #20
 80214ec:	68bb      	ldr	r3, [r7, #8]
 80214ee:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80214f2:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80214f6:	f023 030f 	bic.w	r3, r3, #15
 80214fa:	431a      	orrs	r2, r3
 80214fc:	68bb      	ldr	r3, [r7, #8]
 80214fe:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
                           VADC_G_BOUND_BOUNDARY0_Pos, (uint32_t)BoundaryValue);
      Status = (uint32_t)DAVEApp_SUCCESS;
 8021502:	f04f 0300 	mov.w	r3, #0
 8021506:	60fb      	str	r3, [r7, #12]
 8021508:	e002      	b.n	8021510 <ADCGROUP001_SetGroupBound0+0x58>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 802150a:	f04f 0302 	mov.w	r3, #2
 802150e:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8021510:	68fb      	ldr	r3, [r7, #12]
}
 8021512:	4618      	mov	r0, r3
 8021514:	f107 0714 	add.w	r7, r7, #20
 8021518:	46bd      	mov	sp, r7
 802151a:	bc80      	pop	{r7}
 802151c:	4770      	bx	lr
 802151e:	bf00      	nop

08021520 <ADCGROUP001_SetGroupBound1>:


/* This Function sets the group specific boundary 1 */
status_t ADCGROUP001_SetGroupBound1(const ADCGROUP001_HandleType *HandlePtr,
                                                         uint16_t BoundaryValue)
{
 8021520:	b480      	push	{r7}
 8021522:	b085      	sub	sp, #20
 8021524:	af00      	add	r7, sp, #0
 8021526:	6078      	str	r0, [r7, #4]
 8021528:	460b      	mov	r3, r1
 802152a:	807b      	strh	r3, [r7, #2]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 802152c:	f04f 0301 	mov.w	r3, #1
 8021530:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8021532:	687b      	ldr	r3, [r7, #4]
 8021534:	695b      	ldr	r3, [r3, #20]
 8021536:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED)
 8021538:	687b      	ldr	r3, [r7, #4]
 802153a:	68db      	ldr	r3, [r3, #12]
 802153c:	781b      	ldrb	r3, [r3, #0]
 802153e:	2b01      	cmp	r3, #1
 8021540:	d11d      	bne.n	802157e <ADCGROUP001_SetGroupBound1+0x5e>
  {
    if(BoundaryValue <= (uint16_t)ADCGROUP001_MAX_BOUNDARY_VALUE)
 8021542:	887b      	ldrh	r3, [r7, #2]
 8021544:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8021548:	d816      	bhi.n	8021578 <ADCGROUP001_SetGroupBound1+0x58>
    {
      /* Set the Group specific boundary 0 */
      WR_REG(VADCGroupPtr->BOUND, VADC_G_BOUND_BOUNDARY1_Msk,
 802154a:	887b      	ldrh	r3, [r7, #2]
 802154c:	ea4f 4203 	mov.w	r2, r3, lsl #16
 8021550:	f04f 0300 	mov.w	r3, #0
 8021554:	f6c0 73ff 	movt	r3, #4095	; 0xfff
 8021558:	4013      	ands	r3, r2
 802155a:	68ba      	ldr	r2, [r7, #8]
 802155c:	f8d2 20b8 	ldr.w	r2, [r2, #184]	; 0xb8
 8021560:	f022 627f 	bic.w	r2, r2, #267386880	; 0xff00000
 8021564:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8021568:	431a      	orrs	r2, r3
 802156a:	68bb      	ldr	r3, [r7, #8]
 802156c:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
                           VADC_G_BOUND_BOUNDARY1_Pos, (uint32_t)BoundaryValue);
      Status = (uint32_t)DAVEApp_SUCCESS;
 8021570:	f04f 0300 	mov.w	r3, #0
 8021574:	60fb      	str	r3, [r7, #12]
 8021576:	e002      	b.n	802157e <ADCGROUP001_SetGroupBound1+0x5e>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8021578:	f04f 0302 	mov.w	r3, #2
 802157c:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 802157e:	68fb      	ldr	r3, [r7, #12]
}
 8021580:	4618      	mov	r0, r3
 8021582:	f107 0714 	add.w	r7, r7, #20
 8021586:	46bd      	mov	sp, r7
 8021588:	bc80      	pop	{r7}
 802158a:	4770      	bx	lr

0802158c <ADCGROUP001_ActiveGroupServiceRequestNode>:


/* This function activates group specific service request node */
status_t ADCGROUP001_ActiveGroupServiceRequestNode(
                          const ADCGROUP001_HandleType *HandlePtr, uint8_t Node)
{
 802158c:	b480      	push	{r7}
 802158e:	b085      	sub	sp, #20
 8021590:	af00      	add	r7, sp, #0
 8021592:	6078      	str	r0, [r7, #4]
 8021594:	460b      	mov	r3, r1
 8021596:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021598:	f04f 0301 	mov.w	r3, #1
 802159c:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 802159e:	687b      	ldr	r3, [r7, #4]
 80215a0:	695b      	ldr	r3, [r3, #20]
 80215a2:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 80215a4:	687b      	ldr	r3, [r7, #4]
 80215a6:	68db      	ldr	r3, [r3, #12]
 80215a8:	781b      	ldrb	r3, [r3, #0]
 80215aa:	2b01      	cmp	r3, #1
 80215ac:	d123      	bne.n	80215f6 <ADCGROUP001_ActiveGroupServiceRequestNode+0x6a>
  {
    if( Node <= (uint8_t)(ADCGROUP001_MAX_SERVICE_REQUEST_NODE - 1))
 80215ae:	78fb      	ldrb	r3, [r7, #3]
 80215b0:	2b03      	cmp	r3, #3
 80215b2:	d81d      	bhi.n	80215f0 <ADCGROUP001_ActiveGroupServiceRequestNode+0x64>
    {
      /* Activate the Group specific service request node */
      CLR_BIT(VADCGroupPtr->SRACT, ((uint32_t)VADC_G_SRACT_AGSR0_Pos + (uint32_t)Node));
 80215b4:	68bb      	ldr	r3, [r7, #8]
 80215b6:	f8d3 21c8 	ldr.w	r2, [r3, #456]	; 0x1c8
 80215ba:	78fb      	ldrb	r3, [r7, #3]
 80215bc:	f04f 0101 	mov.w	r1, #1
 80215c0:	fa01 f303 	lsl.w	r3, r1, r3
 80215c4:	ea6f 0303 	mvn.w	r3, r3
 80215c8:	401a      	ands	r2, r3
 80215ca:	68bb      	ldr	r3, [r7, #8]
 80215cc:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
      SET_BIT(VADCGroupPtr->SRACT, ((uint32_t)VADC_G_SRACT_AGSR0_Pos + (uint32_t)Node));
 80215d0:	68bb      	ldr	r3, [r7, #8]
 80215d2:	f8d3 21c8 	ldr.w	r2, [r3, #456]	; 0x1c8
 80215d6:	78fb      	ldrb	r3, [r7, #3]
 80215d8:	f04f 0101 	mov.w	r1, #1
 80215dc:	fa01 f303 	lsl.w	r3, r1, r3
 80215e0:	431a      	orrs	r2, r3
 80215e2:	68bb      	ldr	r3, [r7, #8]
 80215e4:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
      Status = (uint32_t)DAVEApp_SUCCESS;
 80215e8:	f04f 0300 	mov.w	r3, #0
 80215ec:	60fb      	str	r3, [r7, #12]
 80215ee:	e002      	b.n	80215f6 <ADCGROUP001_ActiveGroupServiceRequestNode+0x6a>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 80215f0:	f04f 0302 	mov.w	r3, #2
 80215f4:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80215f6:	68fb      	ldr	r3, [r7, #12]
}
 80215f8:	4618      	mov	r0, r3
 80215fa:	f107 0714 	add.w	r7, r7, #20
 80215fe:	46bd      	mov	sp, r7
 8021600:	bc80      	pop	{r7}
 8021602:	4770      	bx	lr

08021604 <ADCGROUP001_DeActiveGroupServiceRequestNode>:

/* This function deactivates group specific service request node */
status_t ADCGROUP001_DeActiveGroupServiceRequestNode(
                          const ADCGROUP001_HandleType *HandlePtr, uint8_t Node)
{
 8021604:	b480      	push	{r7}
 8021606:	b085      	sub	sp, #20
 8021608:	af00      	add	r7, sp, #0
 802160a:	6078      	str	r0, [r7, #4]
 802160c:	460b      	mov	r3, r1
 802160e:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021610:	f04f 0301 	mov.w	r3, #1
 8021614:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8021616:	687b      	ldr	r3, [r7, #4]
 8021618:	695b      	ldr	r3, [r3, #20]
 802161a:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 802161c:	687b      	ldr	r3, [r7, #4]
 802161e:	68db      	ldr	r3, [r3, #12]
 8021620:	781b      	ldrb	r3, [r3, #0]
 8021622:	2b01      	cmp	r3, #1
 8021624:	d117      	bne.n	8021656 <ADCGROUP001_DeActiveGroupServiceRequestNode+0x52>
  {
    if( Node <= (uint8_t)(ADCGROUP001_MAX_SERVICE_REQUEST_NODE - 1))
 8021626:	78fb      	ldrb	r3, [r7, #3]
 8021628:	2b03      	cmp	r3, #3
 802162a:	d811      	bhi.n	8021650 <ADCGROUP001_DeActiveGroupServiceRequestNode+0x4c>
    {
      /* Deactivate the Group specific service request node */
      CLR_BIT(VADCGroupPtr->SRACT, ((uint32_t)VADC_G_SRACT_AGSR0_Pos + (uint32_t)Node));
 802162c:	68bb      	ldr	r3, [r7, #8]
 802162e:	f8d3 21c8 	ldr.w	r2, [r3, #456]	; 0x1c8
 8021632:	78fb      	ldrb	r3, [r7, #3]
 8021634:	f04f 0101 	mov.w	r1, #1
 8021638:	fa01 f303 	lsl.w	r3, r1, r3
 802163c:	ea6f 0303 	mvn.w	r3, r3
 8021640:	401a      	ands	r2, r3
 8021642:	68bb      	ldr	r3, [r7, #8]
 8021644:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
      Status = (uint32_t)DAVEApp_SUCCESS;
 8021648:	f04f 0300 	mov.w	r3, #0
 802164c:	60fb      	str	r3, [r7, #12]
 802164e:	e002      	b.n	8021656 <ADCGROUP001_DeActiveGroupServiceRequestNode+0x52>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8021650:	f04f 0302 	mov.w	r3, #2
 8021654:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8021656:	68fb      	ldr	r3, [r7, #12]
}
 8021658:	4618      	mov	r0, r3
 802165a:	f107 0714 	add.w	r7, r7, #20
 802165e:	46bd      	mov	sp, r7
 8021660:	bc80      	pop	{r7}
 8021662:	4770      	bx	lr

08021664 <ADCGROUP001_ActiveSharedServiceRequestNode>:

/* This function activates the shared service request node. */
status_t ADCGROUP001_ActiveSharedServiceRequestNode(
                          const ADCGROUP001_HandleType *HandlePtr, uint8_t Node)
{
 8021664:	b480      	push	{r7}
 8021666:	b085      	sub	sp, #20
 8021668:	af00      	add	r7, sp, #0
 802166a:	6078      	str	r0, [r7, #4]
 802166c:	460b      	mov	r3, r1
 802166e:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021670:	f04f 0301 	mov.w	r3, #1
 8021674:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8021676:	687b      	ldr	r3, [r7, #4]
 8021678:	695b      	ldr	r3, [r3, #20]
 802167a:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 802167c:	687b      	ldr	r3, [r7, #4]
 802167e:	68db      	ldr	r3, [r3, #12]
 8021680:	781b      	ldrb	r3, [r3, #0]
 8021682:	2b01      	cmp	r3, #1
 8021684:	d127      	bne.n	80216d6 <ADCGROUP001_ActiveSharedServiceRequestNode+0x72>
  {
    if( Node <= (uint8_t)(ADCGROUP001_MAX_SERVICE_REQUEST_NODE - 1))
 8021686:	78fb      	ldrb	r3, [r7, #3]
 8021688:	2b03      	cmp	r3, #3
 802168a:	d821      	bhi.n	80216d0 <ADCGROUP001_ActiveSharedServiceRequestNode+0x6c>
    {
      /* Activates the shared service request node. */
      CLR_BIT(VADCGroupPtr->SRACT, ((uint32_t)VADC_G_SRACT_ASSR0_Pos + (uint32_t)Node));
 802168c:	68bb      	ldr	r3, [r7, #8]
 802168e:	f8d3 21c8 	ldr.w	r2, [r3, #456]	; 0x1c8
 8021692:	78fb      	ldrb	r3, [r7, #3]
 8021694:	f103 0308 	add.w	r3, r3, #8
 8021698:	f04f 0101 	mov.w	r1, #1
 802169c:	fa01 f303 	lsl.w	r3, r1, r3
 80216a0:	ea6f 0303 	mvn.w	r3, r3
 80216a4:	401a      	ands	r2, r3
 80216a6:	68bb      	ldr	r3, [r7, #8]
 80216a8:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
      SET_BIT(VADCGroupPtr->SRACT, ((uint32_t)VADC_G_SRACT_ASSR0_Pos + (uint32_t)Node));
 80216ac:	68bb      	ldr	r3, [r7, #8]
 80216ae:	f8d3 21c8 	ldr.w	r2, [r3, #456]	; 0x1c8
 80216b2:	78fb      	ldrb	r3, [r7, #3]
 80216b4:	f103 0308 	add.w	r3, r3, #8
 80216b8:	f04f 0101 	mov.w	r1, #1
 80216bc:	fa01 f303 	lsl.w	r3, r1, r3
 80216c0:	431a      	orrs	r2, r3
 80216c2:	68bb      	ldr	r3, [r7, #8]
 80216c4:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8

      Status = (uint32_t)DAVEApp_SUCCESS;
 80216c8:	f04f 0300 	mov.w	r3, #0
 80216cc:	60fb      	str	r3, [r7, #12]
 80216ce:	e002      	b.n	80216d6 <ADCGROUP001_ActiveSharedServiceRequestNode+0x72>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 80216d0:	f04f 0302 	mov.w	r3, #2
 80216d4:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80216d6:	68fb      	ldr	r3, [r7, #12]
}
 80216d8:	4618      	mov	r0, r3
 80216da:	f107 0714 	add.w	r7, r7, #20
 80216de:	46bd      	mov	sp, r7
 80216e0:	bc80      	pop	{r7}
 80216e2:	4770      	bx	lr

080216e4 <ADCGROUP001_DeActiveSharedServiceRequestNode>:

/* This deactivates the shared service request node.*/
status_t ADCGROUP001_DeActiveSharedServiceRequestNode(
                          const ADCGROUP001_HandleType *HandlePtr, uint8_t Node)
{
 80216e4:	b480      	push	{r7}
 80216e6:	b085      	sub	sp, #20
 80216e8:	af00      	add	r7, sp, #0
 80216ea:	6078      	str	r0, [r7, #4]
 80216ec:	460b      	mov	r3, r1
 80216ee:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 80216f0:	f04f 0301 	mov.w	r3, #1
 80216f4:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 80216f6:	687b      	ldr	r3, [r7, #4]
 80216f8:	695b      	ldr	r3, [r3, #20]
 80216fa:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 80216fc:	687b      	ldr	r3, [r7, #4]
 80216fe:	68db      	ldr	r3, [r3, #12]
 8021700:	781b      	ldrb	r3, [r3, #0]
 8021702:	2b01      	cmp	r3, #1
 8021704:	d119      	bne.n	802173a <ADCGROUP001_DeActiveSharedServiceRequestNode+0x56>
  {
    if( Node <= (uint8_t)(ADCGROUP001_MAX_SERVICE_REQUEST_NODE - 1))
 8021706:	78fb      	ldrb	r3, [r7, #3]
 8021708:	2b03      	cmp	r3, #3
 802170a:	d813      	bhi.n	8021734 <ADCGROUP001_DeActiveSharedServiceRequestNode+0x50>
    {
      /* Deactivate the shared service request node.*/
      CLR_BIT(VADCGroupPtr->SRACT, ((uint32_t)VADC_G_SRACT_ASSR0_Pos + (uint32_t)Node));
 802170c:	68bb      	ldr	r3, [r7, #8]
 802170e:	f8d3 21c8 	ldr.w	r2, [r3, #456]	; 0x1c8
 8021712:	78fb      	ldrb	r3, [r7, #3]
 8021714:	f103 0308 	add.w	r3, r3, #8
 8021718:	f04f 0101 	mov.w	r1, #1
 802171c:	fa01 f303 	lsl.w	r3, r1, r3
 8021720:	ea6f 0303 	mvn.w	r3, r3
 8021724:	401a      	ands	r2, r3
 8021726:	68bb      	ldr	r3, [r7, #8]
 8021728:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8

      Status = (uint32_t)DAVEApp_SUCCESS;
 802172c:	f04f 0300 	mov.w	r3, #0
 8021730:	60fb      	str	r3, [r7, #12]
 8021732:	e002      	b.n	802173a <ADCGROUP001_DeActiveSharedServiceRequestNode+0x56>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8021734:	f04f 0302 	mov.w	r3, #2
 8021738:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 802173a:	68fb      	ldr	r3, [r7, #12]
}
 802173c:	4618      	mov	r0, r3
 802173e:	f107 0714 	add.w	r7, r7, #20
 8021742:	46bd      	mov	sp, r7
 8021744:	bc80      	pop	{r7}
 8021746:	4770      	bx	lr

08021748 <ADCGROUP001_EMUXStartSelection>:


/* This Function sets the value of EMUX start selection. */
status_t ADCGROUP001_EMUXStartSelection(
          const ADCGROUP001_HandleType *HandlePtr, uint8_t StartSelectionValue)
{
 8021748:	b480      	push	{r7}
 802174a:	b085      	sub	sp, #20
 802174c:	af00      	add	r7, sp, #0
 802174e:	6078      	str	r0, [r7, #4]
 8021750:	460b      	mov	r3, r1
 8021752:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021754:	f04f 0301 	mov.w	r3, #1
 8021758:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 802175a:	687b      	ldr	r3, [r7, #4]
 802175c:	695b      	ldr	r3, [r3, #20]
 802175e:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8021760:	687b      	ldr	r3, [r7, #4]
 8021762:	68db      	ldr	r3, [r3, #12]
 8021764:	781b      	ldrb	r3, [r3, #0]
 8021766:	2b01      	cmp	r3, #1
 8021768:	d115      	bne.n	8021796 <ADCGROUP001_EMUXStartSelection+0x4e>
  {
    if( StartSelectionValue <= (uint8_t)ADCGROUP001_MAX_ADC_GROUP_CHANNEL)
 802176a:	78fb      	ldrb	r3, [r7, #3]
 802176c:	2b08      	cmp	r3, #8
 802176e:	d80f      	bhi.n	8021790 <ADCGROUP001_EMUXStartSelection+0x48>
    {
      /* Set the EMUX start selection */
      WR_REG(VADCGroupPtr->EMUXCTR, VADC_G_EMUXCTR_EMUXSET_Msk,
 8021770:	78fb      	ldrb	r3, [r7, #3]
 8021772:	f003 0207 	and.w	r2, r3, #7
 8021776:	68bb      	ldr	r3, [r7, #8]
 8021778:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 802177c:	f023 0307 	bic.w	r3, r3, #7
 8021780:	431a      	orrs	r2, r3
 8021782:	68bb      	ldr	r3, [r7, #8]
 8021784:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
                     VADC_G_EMUXCTR_EMUXSET_Pos, (uint32_t)StartSelectionValue);
      Status = (uint32_t)DAVEApp_SUCCESS;
 8021788:	f04f 0300 	mov.w	r3, #0
 802178c:	60fb      	str	r3, [r7, #12]
 802178e:	e002      	b.n	8021796 <ADCGROUP001_EMUXStartSelection+0x4e>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8021790:	f04f 0302 	mov.w	r3, #2
 8021794:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8021796:	68fb      	ldr	r3, [r7, #12]
}
 8021798:	4618      	mov	r0, r3
 802179a:	f107 0714 	add.w	r7, r7, #20
 802179e:	46bd      	mov	sp, r7
 80217a0:	bc80      	pop	{r7}
 80217a2:	4770      	bx	lr

080217a4 <ADCGROUP001_GetEMUXStartSelection>:

/* This function gets the value of EMUX start selection. */
status_t ADCGROUP001_GetEMUXStartSelection(
       const ADCGROUP001_HandleType *HandlePtr, uint8_t *StartSelectionValuePtr)
{
 80217a4:	b480      	push	{r7}
 80217a6:	b085      	sub	sp, #20
 80217a8:	af00      	add	r7, sp, #0
 80217aa:	6078      	str	r0, [r7, #4]
 80217ac:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 80217ae:	f04f 0301 	mov.w	r3, #1
 80217b2:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 80217b4:	687b      	ldr	r3, [r7, #4]
 80217b6:	695b      	ldr	r3, [r3, #20]
 80217b8:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 80217ba:	687b      	ldr	r3, [r7, #4]
 80217bc:	68db      	ldr	r3, [r3, #12]
 80217be:	781b      	ldrb	r3, [r3, #0]
 80217c0:	2b01      	cmp	r3, #1
 80217c2:	d112      	bne.n	80217ea <ADCGROUP001_GetEMUXStartSelection+0x46>
  {
    if(StartSelectionValuePtr != NULL)
 80217c4:	683b      	ldr	r3, [r7, #0]
 80217c6:	2b00      	cmp	r3, #0
 80217c8:	d00c      	beq.n	80217e4 <ADCGROUP001_GetEMUXStartSelection+0x40>
    {
      /* Get the EMUX start selection*/
      *StartSelectionValuePtr = (uint8_t)RD_REG( VADCGroupPtr->EMUXCTR,
 80217ca:	68bb      	ldr	r3, [r7, #8]
 80217cc:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 80217d0:	b2db      	uxtb	r3, r3
 80217d2:	f003 0307 	and.w	r3, r3, #7
 80217d6:	b2da      	uxtb	r2, r3
 80217d8:	683b      	ldr	r3, [r7, #0]
 80217da:	701a      	strb	r2, [r3, #0]
                        VADC_G_EMUXCTR_EMUXSET_Msk, VADC_G_EMUXCTR_EMUXSET_Pos);
      Status = (uint32_t)DAVEApp_SUCCESS;
 80217dc:	f04f 0300 	mov.w	r3, #0
 80217e0:	60fb      	str	r3, [r7, #12]
 80217e2:	e002      	b.n	80217ea <ADCGROUP001_GetEMUXStartSelection+0x46>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 80217e4:	f04f 0302 	mov.w	r3, #2
 80217e8:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80217ea:	68fb      	ldr	r3, [r7, #12]
}
 80217ec:	4618      	mov	r0, r3
 80217ee:	f107 0714 	add.w	r7, r7, #20
 80217f2:	46bd      	mov	sp, r7
 80217f4:	bc80      	pop	{r7}
 80217f6:	4770      	bx	lr

080217f8 <ADCGROUP001_SetEMUXChannelSelect>:

/* This function sets the value of EMUX channel select. */
status_t ADCGROUP001_SetEMUXChannelSelect(
          const ADCGROUP001_HandleType *HandlePtr, uint8_t ChannelSelectValue)
{
 80217f8:	b480      	push	{r7}
 80217fa:	b085      	sub	sp, #20
 80217fc:	af00      	add	r7, sp, #0
 80217fe:	6078      	str	r0, [r7, #4]
 8021800:	460b      	mov	r3, r1
 8021802:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021804:	f04f 0301 	mov.w	r3, #1
 8021808:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 802180a:	687b      	ldr	r3, [r7, #4]
 802180c:	695b      	ldr	r3, [r3, #20]
 802180e:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8021810:	687b      	ldr	r3, [r7, #4]
 8021812:	68db      	ldr	r3, [r3, #12]
 8021814:	781b      	ldrb	r3, [r3, #0]
 8021816:	2b01      	cmp	r3, #1
 8021818:	d117      	bne.n	802184a <ADCGROUP001_SetEMUXChannelSelect+0x52>
  {
    if( ChannelSelectValue <= (uint8_t)ADCGROUP001_TOTAL_ADC_CHANNEL )
 802181a:	78fb      	ldrb	r3, [r7, #3]
 802181c:	2b20      	cmp	r3, #32
 802181e:	d811      	bhi.n	8021844 <ADCGROUP001_SetEMUXChannelSelect+0x4c>
    {
      /* Set the EMUX channel select*/
      WR_REG(VADCGroupPtr->EMUXCTR, VADC_G_EMUXCTR_EMUXCH_Msk,
 8021820:	78fb      	ldrb	r3, [r7, #3]
 8021822:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8021826:	f403 12f8 	and.w	r2, r3, #2031616	; 0x1f0000
 802182a:	68bb      	ldr	r3, [r7, #8]
 802182c:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 8021830:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8021834:	431a      	orrs	r2, r3
 8021836:	68bb      	ldr	r3, [r7, #8]
 8021838:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
                       VADC_G_EMUXCTR_EMUXCH_Pos, (uint32_t)ChannelSelectValue);

      Status = (uint32_t)DAVEApp_SUCCESS;
 802183c:	f04f 0300 	mov.w	r3, #0
 8021840:	60fb      	str	r3, [r7, #12]
 8021842:	e002      	b.n	802184a <ADCGROUP001_SetEMUXChannelSelect+0x52>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8021844:	f04f 0302 	mov.w	r3, #2
 8021848:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 802184a:	68fb      	ldr	r3, [r7, #12]
}
 802184c:	4618      	mov	r0, r3
 802184e:	f107 0714 	add.w	r7, r7, #20
 8021852:	46bd      	mov	sp, r7
 8021854:	bc80      	pop	{r7}
 8021856:	4770      	bx	lr

08021858 <ADCGROUP001_SetEMUXMode>:

/* This function sets the value of EMUX mode. */
status_t ADCGROUP001_SetEMUXMode(const ADCGROUP001_HandleType *HandlePtr,
                                                                  uint8_t Mode)
{
 8021858:	b480      	push	{r7}
 802185a:	b087      	sub	sp, #28
 802185c:	af00      	add	r7, sp, #0
 802185e:	6078      	str	r0, [r7, #4]
 8021860:	460b      	mov	r3, r1
 8021862:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021864:	f04f 0301 	mov.w	r3, #1
 8021868:	617b      	str	r3, [r7, #20]
  uint32_t ModeTemp;
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 802186a:	687b      	ldr	r3, [r7, #4]
 802186c:	695b      	ldr	r3, [r3, #20]
 802186e:	613b      	str	r3, [r7, #16]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8021870:	687b      	ldr	r3, [r7, #4]
 8021872:	68db      	ldr	r3, [r3, #12]
 8021874:	781b      	ldrb	r3, [r3, #0]
 8021876:	2b01      	cmp	r3, #1
 8021878:	d11f      	bne.n	80218ba <ADCGROUP001_SetEMUXMode+0x62>
  {
    if(Mode <= (uint8_t)ADCGROUP001_SEQUENCEMODE)
 802187a:	78fb      	ldrb	r3, [r7, #3]
 802187c:	2b03      	cmp	r3, #3
 802187e:	d819      	bhi.n	80218b4 <ADCGROUP001_SetEMUXMode+0x5c>
    {
      /* Set the EMUX mode*/
      ModeTemp = VADCGroupPtr->EMUXCTR;
 8021880:	693b      	ldr	r3, [r7, #16]
 8021882:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 8021886:	60fb      	str	r3, [r7, #12]
      ModeTemp &= (uint32_t)~(VADC_G_EMUXCTR_EMUXMODE_Msk);
 8021888:	68fb      	ldr	r3, [r7, #12]
 802188a:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 802188e:	60fb      	str	r3, [r7, #12]
      ModeTemp |= (VADC_G_EMUXCTR_EMXWC_Msk) |
                      (((uint32_t)Mode << VADC_G_EMUXCTR_EMUXMODE_Pos) & VADC_G_EMUXCTR_EMUXMODE_Msk);
 8021890:	78fb      	ldrb	r3, [r7, #3]
 8021892:	ea4f 6383 	mov.w	r3, r3, lsl #26
 8021896:	f003 6240 	and.w	r2, r3, #201326592	; 0xc000000
    if(Mode <= (uint8_t)ADCGROUP001_SEQUENCEMODE)
    {
      /* Set the EMUX mode*/
      ModeTemp = VADCGroupPtr->EMUXCTR;
      ModeTemp &= (uint32_t)~(VADC_G_EMUXCTR_EMUXMODE_Msk);
      ModeTemp |= (VADC_G_EMUXCTR_EMXWC_Msk) |
 802189a:	68fb      	ldr	r3, [r7, #12]
 802189c:	4313      	orrs	r3, r2
 802189e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80218a2:	60fb      	str	r3, [r7, #12]
                      (((uint32_t)Mode << VADC_G_EMUXCTR_EMUXMODE_Pos) & VADC_G_EMUXCTR_EMUXMODE_Msk);
      VADCGroupPtr->EMUXCTR = ModeTemp;
 80218a4:	693b      	ldr	r3, [r7, #16]
 80218a6:	68fa      	ldr	r2, [r7, #12]
 80218a8:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0

      Status = (uint32_t)DAVEApp_SUCCESS;
 80218ac:	f04f 0300 	mov.w	r3, #0
 80218b0:	617b      	str	r3, [r7, #20]
 80218b2:	e002      	b.n	80218ba <ADCGROUP001_SetEMUXMode+0x62>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 80218b4:	f04f 0302 	mov.w	r3, #2
 80218b8:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80218ba:	697b      	ldr	r3, [r7, #20]
}
 80218bc:	4618      	mov	r0, r3
 80218be:	f107 071c 	add.w	r7, r7, #28
 80218c2:	46bd      	mov	sp, r7
 80218c4:	bc80      	pop	{r7}
 80218c6:	4770      	bx	lr

080218c8 <ADCGROUP001_SetEMUXCodeScheme>:


/* This function sets the value of EMUX coding scheme. */
status_t ADCGROUP001_SetEMUXCodeScheme(const ADCGROUP001_HandleType *HandlePtr,
                                                            uint8_t CodeScheme)
{
 80218c8:	b480      	push	{r7}
 80218ca:	b087      	sub	sp, #28
 80218cc:	af00      	add	r7, sp, #0
 80218ce:	6078      	str	r0, [r7, #4]
 80218d0:	460b      	mov	r3, r1
 80218d2:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 80218d4:	f04f 0301 	mov.w	r3, #1
 80218d8:	617b      	str	r3, [r7, #20]
  uint32_t CodeSchemeTemp = (uint32_t)0;
 80218da:	f04f 0300 	mov.w	r3, #0
 80218de:	613b      	str	r3, [r7, #16]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 80218e0:	687b      	ldr	r3, [r7, #4]
 80218e2:	695b      	ldr	r3, [r3, #20]
 80218e4:	60fb      	str	r3, [r7, #12]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 80218e6:	687b      	ldr	r3, [r7, #4]
 80218e8:	68db      	ldr	r3, [r3, #12]
 80218ea:	781b      	ldrb	r3, [r3, #0]
 80218ec:	2b01      	cmp	r3, #1
 80218ee:	d11f      	bne.n	8021930 <ADCGROUP001_SetEMUXCodeScheme+0x68>
  {
    if(CodeScheme <= (uint8_t)ADCGROUP001_GRAYCODE)
 80218f0:	78fb      	ldrb	r3, [r7, #3]
 80218f2:	2b01      	cmp	r3, #1
 80218f4:	d819      	bhi.n	802192a <ADCGROUP001_SetEMUXCodeScheme+0x62>
    {
      /* Set the EMUX code scheme*/
      CodeSchemeTemp = VADCGroupPtr->EMUXCTR;
 80218f6:	68fb      	ldr	r3, [r7, #12]
 80218f8:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 80218fc:	613b      	str	r3, [r7, #16]
      CodeSchemeTemp &= (uint32_t)~(VADC_G_EMUXCTR_EMXCOD_Msk);
 80218fe:	693b      	ldr	r3, [r7, #16]
 8021900:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8021904:	613b      	str	r3, [r7, #16]
      CodeSchemeTemp |= (VADC_G_EMUXCTR_EMXWC_Msk) |
                    (((uint32_t)CodeScheme << VADC_G_EMUXCTR_EMXCOD_Pos) & VADC_G_EMUXCTR_EMXCOD_Msk);
 8021906:	78fb      	ldrb	r3, [r7, #3]
 8021908:	ea4f 7303 	mov.w	r3, r3, lsl #28
 802190c:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
    if(CodeScheme <= (uint8_t)ADCGROUP001_GRAYCODE)
    {
      /* Set the EMUX code scheme*/
      CodeSchemeTemp = VADCGroupPtr->EMUXCTR;
      CodeSchemeTemp &= (uint32_t)~(VADC_G_EMUXCTR_EMXCOD_Msk);
      CodeSchemeTemp |= (VADC_G_EMUXCTR_EMXWC_Msk) |
 8021910:	693b      	ldr	r3, [r7, #16]
 8021912:	4313      	orrs	r3, r2
 8021914:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8021918:	613b      	str	r3, [r7, #16]
                    (((uint32_t)CodeScheme << VADC_G_EMUXCTR_EMXCOD_Pos) & VADC_G_EMUXCTR_EMXCOD_Msk);
      VADCGroupPtr->EMUXCTR = CodeSchemeTemp;
 802191a:	68fb      	ldr	r3, [r7, #12]
 802191c:	693a      	ldr	r2, [r7, #16]
 802191e:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0

      Status = (uint32_t)DAVEApp_SUCCESS;
 8021922:	f04f 0300 	mov.w	r3, #0
 8021926:	617b      	str	r3, [r7, #20]
 8021928:	e002      	b.n	8021930 <ADCGROUP001_SetEMUXCodeScheme+0x68>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 802192a:	f04f 0302 	mov.w	r3, #2
 802192e:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8021930:	697b      	ldr	r3, [r7, #20]
}
 8021932:	4618      	mov	r0, r3
 8021934:	f107 071c 	add.w	r7, r7, #28
 8021938:	46bd      	mov	sp, r7
 802193a:	bc80      	pop	{r7}
 802193c:	4770      	bx	lr
 802193e:	bf00      	nop

08021940 <ADCGROUP001_SetGroupClass0SampleTime>:

/* This function sets the sample time for standard conversion mode */
status_t ADCGROUP001_SetGroupClass0SampleTime(
                                        const ADCGROUP001_HandleType *HandlePtr,
                                                             uint8_t SampleTime)
{
 8021940:	b480      	push	{r7}
 8021942:	b085      	sub	sp, #20
 8021944:	af00      	add	r7, sp, #0
 8021946:	6078      	str	r0, [r7, #4]
 8021948:	460b      	mov	r3, r1
 802194a:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 802194c:	f04f 0301 	mov.w	r3, #1
 8021950:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8021952:	687b      	ldr	r3, [r7, #4]
 8021954:	695b      	ldr	r3, [r3, #20]
 8021956:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8021958:	687b      	ldr	r3, [r7, #4]
 802195a:	68db      	ldr	r3, [r3, #12]
 802195c:	781b      	ldrb	r3, [r3, #0]
 802195e:	2b01      	cmp	r3, #1
 8021960:	d115      	bne.n	802198e <ADCGROUP001_SetGroupClass0SampleTime+0x4e>
  {
    if(SampleTime < (uint8_t)ADCGROUP001_MAX_SAMPLE_TIME_CONTROL_VAL)
 8021962:	78fb      	ldrb	r3, [r7, #3]
 8021964:	2b1f      	cmp	r3, #31
 8021966:	d80f      	bhi.n	8021988 <ADCGROUP001_SetGroupClass0SampleTime+0x48>
    {
      /* Set standard sample time control for class 0 */
      WR_REG(VADCGroupPtr->ICLASS[0], VADC_G_ICLASS_STCS_Msk,
 8021968:	78fb      	ldrb	r3, [r7, #3]
 802196a:	f003 021f 	and.w	r2, r3, #31
 802196e:	68bb      	ldr	r3, [r7, #8]
 8021970:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8021974:	f023 031f 	bic.w	r3, r3, #31
 8021978:	431a      	orrs	r2, r3
 802197a:	68bb      	ldr	r3, [r7, #8]
 802197c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                                 VADC_G_ICLASS_STCS_Pos, (uint32_t)SampleTime);

      Status = (uint32_t)DAVEApp_SUCCESS;
 8021980:	f04f 0300 	mov.w	r3, #0
 8021984:	60fb      	str	r3, [r7, #12]
 8021986:	e002      	b.n	802198e <ADCGROUP001_SetGroupClass0SampleTime+0x4e>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8021988:	f04f 0302 	mov.w	r3, #2
 802198c:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 802198e:	68fb      	ldr	r3, [r7, #12]
}
 8021990:	4618      	mov	r0, r3
 8021992:	f107 0714 	add.w	r7, r7, #20
 8021996:	46bd      	mov	sp, r7
 8021998:	bc80      	pop	{r7}
 802199a:	4770      	bx	lr

0802199c <ADCGROUP001_SetGroupClass1SampleTime>:

/* This function sets the sample time for standard conversion mode */
status_t ADCGROUP001_SetGroupClass1SampleTime(
                                        const ADCGROUP001_HandleType *HandlePtr,
                                                             uint8_t SampleTime)
{
 802199c:	b480      	push	{r7}
 802199e:	b085      	sub	sp, #20
 80219a0:	af00      	add	r7, sp, #0
 80219a2:	6078      	str	r0, [r7, #4]
 80219a4:	460b      	mov	r3, r1
 80219a6:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 80219a8:	f04f 0301 	mov.w	r3, #1
 80219ac:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 80219ae:	687b      	ldr	r3, [r7, #4]
 80219b0:	695b      	ldr	r3, [r3, #20]
 80219b2:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 80219b4:	687b      	ldr	r3, [r7, #4]
 80219b6:	68db      	ldr	r3, [r3, #12]
 80219b8:	781b      	ldrb	r3, [r3, #0]
 80219ba:	2b01      	cmp	r3, #1
 80219bc:	d115      	bne.n	80219ea <ADCGROUP001_SetGroupClass1SampleTime+0x4e>
  {
    if(SampleTime < (uint8_t)ADCGROUP001_MAX_SAMPLE_TIME_CONTROL_VAL)
 80219be:	78fb      	ldrb	r3, [r7, #3]
 80219c0:	2b1f      	cmp	r3, #31
 80219c2:	d80f      	bhi.n	80219e4 <ADCGROUP001_SetGroupClass1SampleTime+0x48>
    {
      /* Set standard sample time control for class 1 */
      WR_REG(VADCGroupPtr->ICLASS[1], VADC_G_ICLASS_STCS_Msk,
 80219c4:	78fb      	ldrb	r3, [r7, #3]
 80219c6:	f003 021f 	and.w	r2, r3, #31
 80219ca:	68bb      	ldr	r3, [r7, #8]
 80219cc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80219d0:	f023 031f 	bic.w	r3, r3, #31
 80219d4:	431a      	orrs	r2, r3
 80219d6:	68bb      	ldr	r3, [r7, #8]
 80219d8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                                 VADC_G_ICLASS_STCS_Pos, (uint32_t)SampleTime);

      Status = (uint32_t)DAVEApp_SUCCESS;
 80219dc:	f04f 0300 	mov.w	r3, #0
 80219e0:	60fb      	str	r3, [r7, #12]
 80219e2:	e002      	b.n	80219ea <ADCGROUP001_SetGroupClass1SampleTime+0x4e>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 80219e4:	f04f 0302 	mov.w	r3, #2
 80219e8:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80219ea:	68fb      	ldr	r3, [r7, #12]
}
 80219ec:	4618      	mov	r0, r3
 80219ee:	f107 0714 	add.w	r7, r7, #20
 80219f2:	46bd      	mov	sp, r7
 80219f4:	bc80      	pop	{r7}
 80219f6:	4770      	bx	lr

080219f8 <ADCGROUP001_SetGroupClass0EmuxSampleTime>:

/* This function sets the sample time for EMUX conversion mode*/
status_t ADCGROUP001_SetGroupClass0EmuxSampleTime(
                                        const ADCGROUP001_HandleType *HandlePtr,
                                        uint8_t SampleTime)
{
 80219f8:	b480      	push	{r7}
 80219fa:	b085      	sub	sp, #20
 80219fc:	af00      	add	r7, sp, #0
 80219fe:	6078      	str	r0, [r7, #4]
 8021a00:	460b      	mov	r3, r1
 8021a02:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021a04:	f04f 0301 	mov.w	r3, #1
 8021a08:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8021a0a:	687b      	ldr	r3, [r7, #4]
 8021a0c:	695b      	ldr	r3, [r3, #20]
 8021a0e:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8021a10:	687b      	ldr	r3, [r7, #4]
 8021a12:	68db      	ldr	r3, [r3, #12]
 8021a14:	781b      	ldrb	r3, [r3, #0]
 8021a16:	2b01      	cmp	r3, #1
 8021a18:	d117      	bne.n	8021a4a <ADCGROUP001_SetGroupClass0EmuxSampleTime+0x52>
  {
    if(SampleTime < (uint8_t)ADCGROUP001_MAX_SAMPLE_TIME_CONTROL_VAL)
 8021a1a:	78fb      	ldrb	r3, [r7, #3]
 8021a1c:	2b1f      	cmp	r3, #31
 8021a1e:	d811      	bhi.n	8021a44 <ADCGROUP001_SetGroupClass0EmuxSampleTime+0x4c>
    {
      /* Set EMUX sample time control for class 0 */
      WR_REG(VADCGroupPtr->ICLASS[0], VADC_G_ICLASS_STCE_Msk,
 8021a20:	78fb      	ldrb	r3, [r7, #3]
 8021a22:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8021a26:	f403 12f8 	and.w	r2, r3, #2031616	; 0x1f0000
 8021a2a:	68bb      	ldr	r3, [r7, #8]
 8021a2c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8021a30:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8021a34:	431a      	orrs	r2, r3
 8021a36:	68bb      	ldr	r3, [r7, #8]
 8021a38:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                                 VADC_G_ICLASS_STCE_Pos, (uint32_t)SampleTime);

      Status = (uint32_t)DAVEApp_SUCCESS;
 8021a3c:	f04f 0300 	mov.w	r3, #0
 8021a40:	60fb      	str	r3, [r7, #12]
 8021a42:	e002      	b.n	8021a4a <ADCGROUP001_SetGroupClass0EmuxSampleTime+0x52>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8021a44:	f04f 0302 	mov.w	r3, #2
 8021a48:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8021a4a:	68fb      	ldr	r3, [r7, #12]
}
 8021a4c:	4618      	mov	r0, r3
 8021a4e:	f107 0714 	add.w	r7, r7, #20
 8021a52:	46bd      	mov	sp, r7
 8021a54:	bc80      	pop	{r7}
 8021a56:	4770      	bx	lr

08021a58 <ADCGROUP001_SetGroupClass1EmuxSampleTime>:

/* This function sets the sample time for EMUX conversion mode*/
status_t ADCGROUP001_SetGroupClass1EmuxSampleTime(
                                        const ADCGROUP001_HandleType *HandlePtr,
                                        uint8_t SampleTime)
{
 8021a58:	b480      	push	{r7}
 8021a5a:	b085      	sub	sp, #20
 8021a5c:	af00      	add	r7, sp, #0
 8021a5e:	6078      	str	r0, [r7, #4]
 8021a60:	460b      	mov	r3, r1
 8021a62:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021a64:	f04f 0301 	mov.w	r3, #1
 8021a68:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8021a6a:	687b      	ldr	r3, [r7, #4]
 8021a6c:	695b      	ldr	r3, [r3, #20]
 8021a6e:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8021a70:	687b      	ldr	r3, [r7, #4]
 8021a72:	68db      	ldr	r3, [r3, #12]
 8021a74:	781b      	ldrb	r3, [r3, #0]
 8021a76:	2b01      	cmp	r3, #1
 8021a78:	d117      	bne.n	8021aaa <ADCGROUP001_SetGroupClass1EmuxSampleTime+0x52>
  {
    if(SampleTime < (uint8_t)ADCGROUP001_MAX_SAMPLE_TIME_CONTROL_VAL)
 8021a7a:	78fb      	ldrb	r3, [r7, #3]
 8021a7c:	2b1f      	cmp	r3, #31
 8021a7e:	d811      	bhi.n	8021aa4 <ADCGROUP001_SetGroupClass1EmuxSampleTime+0x4c>
    {
      /* Set EMUX sample time control for class 1 */
      WR_REG(VADCGroupPtr->ICLASS[1], VADC_G_ICLASS_STCE_Msk,
 8021a80:	78fb      	ldrb	r3, [r7, #3]
 8021a82:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8021a86:	f403 12f8 	and.w	r2, r3, #2031616	; 0x1f0000
 8021a8a:	68bb      	ldr	r3, [r7, #8]
 8021a8c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8021a90:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8021a94:	431a      	orrs	r2, r3
 8021a96:	68bb      	ldr	r3, [r7, #8]
 8021a98:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                                  VADC_G_ICLASS_STCE_Pos, (uint32_t)SampleTime);
      Status = (uint32_t)DAVEApp_SUCCESS;
 8021a9c:	f04f 0300 	mov.w	r3, #0
 8021aa0:	60fb      	str	r3, [r7, #12]
 8021aa2:	e002      	b.n	8021aaa <ADCGROUP001_SetGroupClass1EmuxSampleTime+0x52>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8021aa4:	f04f 0302 	mov.w	r3, #2
 8021aa8:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8021aaa:	68fb      	ldr	r3, [r7, #12]
}
 8021aac:	4618      	mov	r0, r3
 8021aae:	f107 0714 	add.w	r7, r7, #20
 8021ab2:	46bd      	mov	sp, r7
 8021ab4:	bc80      	pop	{r7}
 8021ab6:	4770      	bx	lr

08021ab8 <ADCGROUP001_SetGroupClass0ConvMode>:

/* This function sets the standard conversion mode in group class 0 */
status_t ADCGROUP001_SetGroupClass0ConvMode(
                                      const ADCGROUP001_HandleType *HandlePtr,
                                      uint8_t ConversionModeVal)
{
 8021ab8:	b480      	push	{r7}
 8021aba:	b085      	sub	sp, #20
 8021abc:	af00      	add	r7, sp, #0
 8021abe:	6078      	str	r0, [r7, #4]
 8021ac0:	460b      	mov	r3, r1
 8021ac2:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021ac4:	f04f 0301 	mov.w	r3, #1
 8021ac8:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8021aca:	687b      	ldr	r3, [r7, #4]
 8021acc:	695b      	ldr	r3, [r3, #20]
 8021ace:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8021ad0:	687b      	ldr	r3, [r7, #4]
 8021ad2:	68db      	ldr	r3, [r3, #12]
 8021ad4:	781b      	ldrb	r3, [r3, #0]
 8021ad6:	2b01      	cmp	r3, #1
 8021ad8:	d11a      	bne.n	8021b10 <ADCGROUP001_SetGroupClass0ConvMode+0x58>
  {
    if((ConversionModeVal <= (uint8_t)ADCGROUP001_8BIT) ||
 8021ada:	78fb      	ldrb	r3, [r7, #3]
 8021adc:	2b02      	cmp	r3, #2
 8021ade:	d902      	bls.n	8021ae6 <ADCGROUP001_SetGroupClass0ConvMode+0x2e>
 8021ae0:	78fb      	ldrb	r3, [r7, #3]
 8021ae2:	2b05      	cmp	r3, #5
 8021ae4:	d111      	bne.n	8021b0a <ADCGROUP001_SetGroupClass0ConvMode+0x52>
        (ConversionModeVal == (uint8_t)ADCGROUP001_10BITFAST))
    {
      /* Set conversion mode for class 0 */
      WR_REG(VADCGroupPtr->ICLASS[0], VADC_G_ICLASS_CMS_Msk,
 8021ae6:	78fb      	ldrb	r3, [r7, #3]
 8021ae8:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8021aec:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8021af0:	68bb      	ldr	r3, [r7, #8]
 8021af2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8021af6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8021afa:	431a      	orrs	r2, r3
 8021afc:	68bb      	ldr	r3, [r7, #8]
 8021afe:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                            VADC_G_ICLASS_CMS_Pos, (uint32_t)ConversionModeVal);

      Status = (uint32_t)DAVEApp_SUCCESS;
 8021b02:	f04f 0300 	mov.w	r3, #0
 8021b06:	60fb      	str	r3, [r7, #12]
 8021b08:	e002      	b.n	8021b10 <ADCGROUP001_SetGroupClass0ConvMode+0x58>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8021b0a:	f04f 0302 	mov.w	r3, #2
 8021b0e:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8021b10:	68fb      	ldr	r3, [r7, #12]
}
 8021b12:	4618      	mov	r0, r3
 8021b14:	f107 0714 	add.w	r7, r7, #20
 8021b18:	46bd      	mov	sp, r7
 8021b1a:	bc80      	pop	{r7}
 8021b1c:	4770      	bx	lr
 8021b1e:	bf00      	nop

08021b20 <ADCGROUP001_SetGroupClass1ConvMode>:

/* This function sets the standard conversion mode */
status_t ADCGROUP001_SetGroupClass1ConvMode(
                                      const ADCGROUP001_HandleType *HandlePtr,
                                      uint8_t ConversionModeVal)
{
 8021b20:	b480      	push	{r7}
 8021b22:	b085      	sub	sp, #20
 8021b24:	af00      	add	r7, sp, #0
 8021b26:	6078      	str	r0, [r7, #4]
 8021b28:	460b      	mov	r3, r1
 8021b2a:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021b2c:	f04f 0301 	mov.w	r3, #1
 8021b30:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8021b32:	687b      	ldr	r3, [r7, #4]
 8021b34:	695b      	ldr	r3, [r3, #20]
 8021b36:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8021b38:	687b      	ldr	r3, [r7, #4]
 8021b3a:	68db      	ldr	r3, [r3, #12]
 8021b3c:	781b      	ldrb	r3, [r3, #0]
 8021b3e:	2b01      	cmp	r3, #1
 8021b40:	d11a      	bne.n	8021b78 <ADCGROUP001_SetGroupClass1ConvMode+0x58>
  {
    if((ConversionModeVal <= (uint8_t)ADCGROUP001_8BIT) ||
 8021b42:	78fb      	ldrb	r3, [r7, #3]
 8021b44:	2b02      	cmp	r3, #2
 8021b46:	d902      	bls.n	8021b4e <ADCGROUP001_SetGroupClass1ConvMode+0x2e>
 8021b48:	78fb      	ldrb	r3, [r7, #3]
 8021b4a:	2b05      	cmp	r3, #5
 8021b4c:	d111      	bne.n	8021b72 <ADCGROUP001_SetGroupClass1ConvMode+0x52>
        (ConversionModeVal == (uint8_t)ADCGROUP001_10BITFAST))
    {
      /* Set conversion mode for class 1 */
      WR_REG(VADCGroupPtr->ICLASS[1], VADC_G_ICLASS_CMS_Msk,
 8021b4e:	78fb      	ldrb	r3, [r7, #3]
 8021b50:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8021b54:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8021b58:	68bb      	ldr	r3, [r7, #8]
 8021b5a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8021b5e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8021b62:	431a      	orrs	r2, r3
 8021b64:	68bb      	ldr	r3, [r7, #8]
 8021b66:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                            VADC_G_ICLASS_CMS_Pos, (uint32_t)ConversionModeVal);
      Status = (uint32_t)DAVEApp_SUCCESS;
 8021b6a:	f04f 0300 	mov.w	r3, #0
 8021b6e:	60fb      	str	r3, [r7, #12]
 8021b70:	e002      	b.n	8021b78 <ADCGROUP001_SetGroupClass1ConvMode+0x58>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8021b72:	f04f 0302 	mov.w	r3, #2
 8021b76:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8021b78:	68fb      	ldr	r3, [r7, #12]
}
 8021b7a:	4618      	mov	r0, r3
 8021b7c:	f107 0714 	add.w	r7, r7, #20
 8021b80:	46bd      	mov	sp, r7
 8021b82:	bc80      	pop	{r7}
 8021b84:	4770      	bx	lr
 8021b86:	bf00      	nop

08021b88 <ADCGROUP001_SetGroupClass0EmuxConvMode>:
/* This function sets the emux conversion mode */
status_t ADCGROUP001_SetGroupClass0EmuxConvMode(
                                        const ADCGROUP001_HandleType *HandlePtr,
                                        uint8_t ConversionModeVal
                                          )
{
 8021b88:	b480      	push	{r7}
 8021b8a:	b085      	sub	sp, #20
 8021b8c:	af00      	add	r7, sp, #0
 8021b8e:	6078      	str	r0, [r7, #4]
 8021b90:	460b      	mov	r3, r1
 8021b92:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021b94:	f04f 0301 	mov.w	r3, #1
 8021b98:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8021b9a:	687b      	ldr	r3, [r7, #4]
 8021b9c:	695b      	ldr	r3, [r3, #20]
 8021b9e:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8021ba0:	687b      	ldr	r3, [r7, #4]
 8021ba2:	68db      	ldr	r3, [r3, #12]
 8021ba4:	781b      	ldrb	r3, [r3, #0]
 8021ba6:	2b01      	cmp	r3, #1
 8021ba8:	d11a      	bne.n	8021be0 <ADCGROUP001_SetGroupClass0EmuxConvMode+0x58>
  {
    if((ConversionModeVal <= (uint8_t)ADCGROUP001_8BIT) ||
 8021baa:	78fb      	ldrb	r3, [r7, #3]
 8021bac:	2b02      	cmp	r3, #2
 8021bae:	d902      	bls.n	8021bb6 <ADCGROUP001_SetGroupClass0EmuxConvMode+0x2e>
 8021bb0:	78fb      	ldrb	r3, [r7, #3]
 8021bb2:	2b05      	cmp	r3, #5
 8021bb4:	d111      	bne.n	8021bda <ADCGROUP001_SetGroupClass0EmuxConvMode+0x52>
        (ConversionModeVal == (uint8_t)ADCGROUP001_10BITFAST))
    {
      /* Set EMUX conversion mode for class 0 */
      WR_REG(VADCGroupPtr->ICLASS[0], VADC_G_ICLASS_CME_Msk,
 8021bb6:	78fb      	ldrb	r3, [r7, #3]
 8021bb8:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8021bbc:	f003 62e0 	and.w	r2, r3, #117440512	; 0x7000000
 8021bc0:	68bb      	ldr	r3, [r7, #8]
 8021bc2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8021bc6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8021bca:	431a      	orrs	r2, r3
 8021bcc:	68bb      	ldr	r3, [r7, #8]
 8021bce:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                            VADC_G_ICLASS_CME_Pos, (uint32_t)ConversionModeVal);

      Status = (uint32_t)DAVEApp_SUCCESS;
 8021bd2:	f04f 0300 	mov.w	r3, #0
 8021bd6:	60fb      	str	r3, [r7, #12]
 8021bd8:	e002      	b.n	8021be0 <ADCGROUP001_SetGroupClass0EmuxConvMode+0x58>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8021bda:	f04f 0302 	mov.w	r3, #2
 8021bde:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8021be0:	68fb      	ldr	r3, [r7, #12]
}
 8021be2:	4618      	mov	r0, r3
 8021be4:	f107 0714 	add.w	r7, r7, #20
 8021be8:	46bd      	mov	sp, r7
 8021bea:	bc80      	pop	{r7}
 8021bec:	4770      	bx	lr
 8021bee:	bf00      	nop

08021bf0 <ADCGROUP001_SetGroupClass1EmuxConvMode>:
/* This function sets the emux conversion mode */
status_t ADCGROUP001_SetGroupClass1EmuxConvMode(
                                        const ADCGROUP001_HandleType *HandlePtr,
                                        uint8_t ConversionModeVal
                                          )
{
 8021bf0:	b480      	push	{r7}
 8021bf2:	b085      	sub	sp, #20
 8021bf4:	af00      	add	r7, sp, #0
 8021bf6:	6078      	str	r0, [r7, #4]
 8021bf8:	460b      	mov	r3, r1
 8021bfa:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021bfc:	f04f 0301 	mov.w	r3, #1
 8021c00:	60fb      	str	r3, [r7, #12]
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8021c02:	687b      	ldr	r3, [r7, #4]
 8021c04:	695b      	ldr	r3, [r3, #20]
 8021c06:	60bb      	str	r3, [r7, #8]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8021c08:	687b      	ldr	r3, [r7, #4]
 8021c0a:	68db      	ldr	r3, [r3, #12]
 8021c0c:	781b      	ldrb	r3, [r3, #0]
 8021c0e:	2b01      	cmp	r3, #1
 8021c10:	d11a      	bne.n	8021c48 <ADCGROUP001_SetGroupClass1EmuxConvMode+0x58>
  {
    if((ConversionModeVal <= (uint8_t)ADCGROUP001_8BIT) ||
 8021c12:	78fb      	ldrb	r3, [r7, #3]
 8021c14:	2b02      	cmp	r3, #2
 8021c16:	d902      	bls.n	8021c1e <ADCGROUP001_SetGroupClass1EmuxConvMode+0x2e>
 8021c18:	78fb      	ldrb	r3, [r7, #3]
 8021c1a:	2b05      	cmp	r3, #5
 8021c1c:	d111      	bne.n	8021c42 <ADCGROUP001_SetGroupClass1EmuxConvMode+0x52>
        (ConversionModeVal == (uint8_t)ADCGROUP001_10BITFAST))
    {
      /* Set EMUX conversion mode for class 1 */
      WR_REG(VADCGroupPtr->ICLASS[1], VADC_G_ICLASS_CME_Msk,
 8021c1e:	78fb      	ldrb	r3, [r7, #3]
 8021c20:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8021c24:	f003 62e0 	and.w	r2, r3, #117440512	; 0x7000000
 8021c28:	68bb      	ldr	r3, [r7, #8]
 8021c2a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8021c2e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8021c32:	431a      	orrs	r2, r3
 8021c34:	68bb      	ldr	r3, [r7, #8]
 8021c36:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                           VADC_G_ICLASS_CME_Pos, (uint32_t)ConversionModeVal);

      Status = (uint32_t)DAVEApp_SUCCESS;
 8021c3a:	f04f 0300 	mov.w	r3, #0
 8021c3e:	60fb      	str	r3, [r7, #12]
 8021c40:	e002      	b.n	8021c48 <ADCGROUP001_SetGroupClass1EmuxConvMode+0x58>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8021c42:	f04f 0302 	mov.w	r3, #2
 8021c46:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8021c48:	68fb      	ldr	r3, [r7, #12]
}
 8021c4a:	4618      	mov	r0, r3
 8021c4c:	f107 0714 	add.w	r7, r7, #20
 8021c50:	46bd      	mov	sp, r7
 8021c52:	bc80      	pop	{r7}
 8021c54:	4770      	bx	lr
 8021c56:	bf00      	nop

08021c58 <ADCGROUP001_SetEMUXSampleTimeControl>:


/* This function sets the value of EMUX sample time control. */
status_t ADCGROUP001_SetEMUXSampleTimeControl(
                  const ADCGROUP001_HandleType *HandlePtr, uint8_t ControlValue)
{
 8021c58:	b480      	push	{r7}
 8021c5a:	b087      	sub	sp, #28
 8021c5c:	af00      	add	r7, sp, #0
 8021c5e:	6078      	str	r0, [r7, #4]
 8021c60:	460b      	mov	r3, r1
 8021c62:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADCGROUP001_OPER_NOT_ALLOWED_ERROR;
 8021c64:	f04f 0301 	mov.w	r3, #1
 8021c68:	617b      	str	r3, [r7, #20]
  uint32_t SampleTimeCtrl;
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr;
  VADCGroupPtr = HandlePtr->VADCGroupPtr;
 8021c6a:	687b      	ldr	r3, [r7, #4]
 8021c6c:	695b      	ldr	r3, [r3, #20]
 8021c6e:	613b      	str	r3, [r7, #16]

  if((HandlePtr->DynamicHandlePtr->State == ADCGROUP001_INITIALIZED))
 8021c70:	687b      	ldr	r3, [r7, #4]
 8021c72:	68db      	ldr	r3, [r3, #12]
 8021c74:	781b      	ldrb	r3, [r3, #0]
 8021c76:	2b01      	cmp	r3, #1
 8021c78:	d11f      	bne.n	8021cba <ADCGROUP001_SetEMUXSampleTimeControl+0x62>
  {
    if(ControlValue <= (uint8_t)SET)
 8021c7a:	78fb      	ldrb	r3, [r7, #3]
 8021c7c:	2b01      	cmp	r3, #1
 8021c7e:	d819      	bhi.n	8021cb4 <ADCGROUP001_SetEMUXSampleTimeControl+0x5c>
    {
      /* Set the EMUX sample time control */
      SampleTimeCtrl = VADCGroupPtr->EMUXCTR;
 8021c80:	693b      	ldr	r3, [r7, #16]
 8021c82:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 8021c86:	60fb      	str	r3, [r7, #12]
      SampleTimeCtrl &= (uint32_t)~(VADC_G_EMUXCTR_EMXST_Msk);
 8021c88:	68fb      	ldr	r3, [r7, #12]
 8021c8a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8021c8e:	60fb      	str	r3, [r7, #12]
      SampleTimeCtrl |= (VADC_G_EMUXCTR_EMXWC_Msk) | \
                    (((uint32_t)ControlValue << VADC_G_EMUXCTR_EMXST_Pos) & VADC_G_EMUXCTR_EMXST_Msk);
 8021c90:	78fb      	ldrb	r3, [r7, #3]
 8021c92:	ea4f 7343 	mov.w	r3, r3, lsl #29
 8021c96:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
    if(ControlValue <= (uint8_t)SET)
    {
      /* Set the EMUX sample time control */
      SampleTimeCtrl = VADCGroupPtr->EMUXCTR;
      SampleTimeCtrl &= (uint32_t)~(VADC_G_EMUXCTR_EMXST_Msk);
      SampleTimeCtrl |= (VADC_G_EMUXCTR_EMXWC_Msk) | \
 8021c9a:	68fb      	ldr	r3, [r7, #12]
 8021c9c:	4313      	orrs	r3, r2
 8021c9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8021ca2:	60fb      	str	r3, [r7, #12]
                    (((uint32_t)ControlValue << VADC_G_EMUXCTR_EMXST_Pos) & VADC_G_EMUXCTR_EMXST_Msk);
      VADCGroupPtr->EMUXCTR = SampleTimeCtrl;
 8021ca4:	693b      	ldr	r3, [r7, #16]
 8021ca6:	68fa      	ldr	r2, [r7, #12]
 8021ca8:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0

      Status = (uint32_t)DAVEApp_SUCCESS;
 8021cac:	f04f 0300 	mov.w	r3, #0
 8021cb0:	617b      	str	r3, [r7, #20]
 8021cb2:	e002      	b.n	8021cba <ADCGROUP001_SetEMUXSampleTimeControl+0x62>
    }
    else
    {
      Status = (uint32_t)ADCGROUP001_INVALID_PARAM_ERROR;
 8021cb4:	f04f 0302 	mov.w	r3, #2
 8021cb8:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8021cba:	697b      	ldr	r3, [r7, #20]
}
 8021cbc:	4618      	mov	r0, r3
 8021cbe:	f107 071c 	add.w	r7, r7, #28
 8021cc2:	46bd      	mov	sp, r7
 8021cc4:	bc80      	pop	{r7}
 8021cc6:	4770      	bx	lr

08021cc8 <ADCGLOB001_Init>:

/**
 *This function initialize all VADC Global registers based on GUI configuration.
 */
void ADCGLOB001_Init(void)
{
 8021cc8:	b580      	push	{r7, lr}
 8021cca:	b082      	sub	sp, #8
 8021ccc:	af00      	add	r7, sp, #0
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8021cce:	f04f 0301 	mov.w	r3, #1
 8021cd2:	607b      	str	r3, [r7, #4]

    if(ADCGLOB001_Handle0.kDynamicDataPtr->StateType == ADCGLOB001_UNINITIALIZED )
 8021cd4:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021cd8:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021cdc:	685b      	ldr	r3, [r3, #4]
 8021cde:	781b      	ldrb	r3, [r3, #0]
 8021ce0:	2b00      	cmp	r3, #0
 8021ce2:	f040 80bc 	bne.w	8021e5e <ADCGLOB001_Init+0x196>
    {        
        /* Bring ADC Module Out of Reset
         *  This is not applicable for XMC1000
         */
        RESET001_DeassertReset(PER0_VADC);
 8021ce6:	f04f 0001 	mov.w	r0, #1
 8021cea:	f7fa f939 	bl	801bf60 <RESET001_DeassertReset>
        /* Bring the module out of disabled state.*/
        CLR_BIT( ADCGLOB001_Handle0.kGlobalPtr->CLC, VADC_CLC_DISR_Pos);
 8021cee:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021cf2:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021cf6:	681a      	ldr	r2, [r3, #0]
 8021cf8:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021cfc:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021d00:	681b      	ldr	r3, [r3, #0]
 8021d02:	681b      	ldr	r3, [r3, #0]
 8021d04:	f023 0301 	bic.w	r3, r3, #1
 8021d08:	6013      	str	r3, [r2, #0]
         * Make divider bit fields writable.
         * Configure Divider Factor for the Analog Internal Clock.
         * Configure Divider Factor for the Arbiter Clock.
         * Configure Double Clock for the MSB Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG = \
 8021d0a:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021d0e:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021d12:	681a      	ldr	r2, [r3, #0]
                (uint32_t)(((uint32_t)1<<VADC_GLOBCFG_DIVWC_Pos)| \
                        (((uint32_t)ADCGLOB001_Handle0.kArbiterClkDivider <<VADC_GLOBCFG_DIVD_Pos) & VADC_GLOBCFG_DIVD_Msk)| \
 8021d14:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021d18:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021d1c:	7b5b      	ldrb	r3, [r3, #13]
 8021d1e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8021d22:	f403 7140 	and.w	r1, r3, #768	; 0x300
                        (((uint32_t)ADCGLOB001_Handle0.kAnalogClkDivider <<VADC_GLOBCFG_DIVA_Pos)&VADC_GLOBCFG_DIVA_Msk));
 8021d26:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021d2a:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021d2e:	7b1b      	ldrb	r3, [r3, #12]
 8021d30:	f003 031f 	and.w	r3, r3, #31
         * Configure Divider Factor for the Analog Internal Clock.
         * Configure Divider Factor for the Arbiter Clock.
         * Configure Double Clock for the MSB Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG = \
                (uint32_t)(((uint32_t)1<<VADC_GLOBCFG_DIVWC_Pos)| \
 8021d34:	430b      	orrs	r3, r1
 8021d36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
         * Make divider bit fields writable.
         * Configure Divider Factor for the Analog Internal Clock.
         * Configure Divider Factor for the Arbiter Clock.
         * Configure Double Clock for the MSB Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG = \
 8021d3a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
                (uint32_t)(((uint32_t)1<<VADC_GLOBCFG_DIVWC_Pos)| \
                        (((uint32_t)ADCGLOB001_Handle0.kArbiterClkDivider <<VADC_GLOBCFG_DIVD_Pos) & VADC_GLOBCFG_DIVD_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kAnalogClkDivider <<VADC_GLOBCFG_DIVA_Pos)&VADC_GLOBCFG_DIVA_Msk));
        /* Make the divider bit fields write protected */
        CLR_BIT( ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG, VADC_GLOBCFG_DIVWC_Pos);
 8021d3e:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021d42:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021d46:	681a      	ldr	r2, [r3, #0]
 8021d48:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021d4c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021d50:	681b      	ldr	r3, [r3, #0]
 8021d52:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8021d56:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8021d5a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
         * Configure Class0 Sample Time Control for Standard Conversion.
         * Configure Class0 Sample Time Control for EMUX Conversion.
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
 8021d5e:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021d62:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021d66:	681a      	ldr	r2, [r3, #0]
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass0 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
 8021d68:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021d6c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021d70:	7d1b      	ldrb	r3, [r3, #20]
 8021d72:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8021d76:	f003 61e0 	and.w	r1, r3, #117440512	; 0x7000000
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass0 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
 8021d7a:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021d7e:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021d82:	7c1b      	ldrb	r3, [r3, #16]
 8021d84:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8021d88:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
         * Configure Class0 Sample Time Control for EMUX Conversion.
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass0 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
 8021d8c:	4319      	orrs	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass0 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass0 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
 8021d8e:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021d92:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021d96:	7c9b      	ldrb	r3, [r3, #18]
 8021d98:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8021d9c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass0 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass0 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
 8021da0:	4319      	orrs	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass0 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass0 <<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));
 8021da2:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021da6:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021daa:	7b9b      	ldrb	r3, [r3, #14]
 8021dac:	f003 031f 	and.w	r3, r3, #31
         * Configure Class0 Sample Time Control for EMUX Conversion.
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass0 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
 8021db0:	430b      	orrs	r3, r1
         * Configure Class0 Sample Time Control for Standard Conversion.
         * Configure Class0 Sample Time Control for EMUX Conversion.
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
 8021db2:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
         * Configure Class1 Sample Time Control for Standard Conversion.
         * Configure Class1 Sample Time Control for EMUX Conversion.
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
 8021db6:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021dba:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021dbe:	681a      	ldr	r2, [r3, #0]
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass1 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
 8021dc0:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021dc4:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021dc8:	7d5b      	ldrb	r3, [r3, #21]
 8021dca:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8021dce:	f003 61e0 	and.w	r1, r3, #117440512	; 0x7000000
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
 8021dd2:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021dd6:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021dda:	7c5b      	ldrb	r3, [r3, #17]
 8021ddc:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8021de0:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
         * Configure Class1 Sample Time Control for EMUX Conversion.
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass1 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
 8021de4:	4319      	orrs	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
 8021de6:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021dea:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021dee:	7cdb      	ldrb	r3, [r3, #19]
 8021df0:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8021df4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass1 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
 8021df8:	4319      	orrs	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass1<<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));
 8021dfa:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021dfe:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021e02:	7bdb      	ldrb	r3, [r3, #15]
 8021e04:	f003 031f 	and.w	r3, r3, #31
         * Configure Class1 Sample Time Control for EMUX Conversion.
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass1 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
 8021e08:	430b      	orrs	r3, r1
         * Configure Class1 Sample Time Control for Standard Conversion.
         * Configure Class1 Sample Time Control for EMUX Conversion.
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
 8021e0a:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass1<<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));

        /* Configure the lower and upper boundary based on the GUI configuration.*/
        ADCGLOB001_Handle0.kGlobalPtr->GLOBBOUND = \
 8021e0e:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021e12:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021e16:	6819      	ldr	r1, [r3, #0]
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.KGlobBoundary1 <<VADC_GLOBBOUND_BOUNDARY1_Pos)&VADC_GLOBBOUND_BOUNDARY1_Msk)| \
 8021e18:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021e1c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021e20:	895b      	ldrh	r3, [r3, #10]
 8021e22:	ea4f 4203 	mov.w	r2, r3, lsl #16
 8021e26:	f04f 0300 	mov.w	r3, #0
 8021e2a:	f6c0 73ff 	movt	r3, #4095	; 0xfff
 8021e2e:	4013      	ands	r3, r2
                        (((uint32_t)ADCGLOB001_Handle0.KGlobBoundary0 <<VADC_GLOBBOUND_BOUNDARY0_Pos)&VADC_GLOBBOUND_BOUNDARY0_Msk));
 8021e30:	f24d 4294 	movw	r2, #54420	; 0xd494
 8021e34:	f6c0 0202 	movt	r2, #2050	; 0x802
 8021e38:	8912      	ldrh	r2, [r2, #8]
 8021e3a:	ea4f 5202 	mov.w	r2, r2, lsl #20
 8021e3e:	ea4f 5212 	mov.w	r2, r2, lsr #20
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass1<<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));

        /* Configure the lower and upper boundary based on the GUI configuration.*/
        ADCGLOB001_Handle0.kGlobalPtr->GLOBBOUND = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.KGlobBoundary1 <<VADC_GLOBBOUND_BOUNDARY1_Pos)&VADC_GLOBBOUND_BOUNDARY1_Msk)| \
 8021e42:	4313      	orrs	r3, r2
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass1<<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));

        /* Configure the lower and upper boundary based on the GUI configuration.*/
        ADCGLOB001_Handle0.kGlobalPtr->GLOBBOUND = \
 8021e44:	f8c1 30b8 	str.w	r3, [r1, #184]	; 0xb8
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.KGlobBoundary1 <<VADC_GLOBBOUND_BOUNDARY1_Pos)&VADC_GLOBBOUND_BOUNDARY1_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.KGlobBoundary0 <<VADC_GLOBBOUND_BOUNDARY0_Pos)&VADC_GLOBBOUND_BOUNDARY0_Msk));
        ADCGLOB001_Handle0.kDynamicDataPtr->StateType = ADCGLOB001_INITIALIZED;
 8021e48:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021e4c:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021e50:	685b      	ldr	r3, [r3, #4]
 8021e52:	f04f 0201 	mov.w	r2, #1
 8021e56:	701a      	strb	r2, [r3, #0]
        Status &= (uint32_t)DAVEApp_SUCCESS;
 8021e58:	f04f 0300 	mov.w	r3, #0
 8021e5c:	607b      	str	r3, [r7, #4]
    } else {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

}
 8021e5e:	f107 0708 	add.w	r7, r7, #8
 8021e62:	46bd      	mov	sp, r7
 8021e64:	bd80      	pop	{r7, pc}
 8021e66:	bf00      	nop

08021e68 <ADCGLOB001_DeInit>:

/**
 * This function will de-initialize VADC Global registers.
 */
status_t ADCGLOB001_DeInit(const ADCGLOB001_HandleType * HandlePtr)
{
 8021e68:	b480      	push	{r7}
 8021e6a:	b085      	sub	sp, #20
 8021e6c:	af00      	add	r7, sp, #0
 8021e6e:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8021e70:	f04f 0301 	mov.w	r3, #1
 8021e74:	60fb      	str	r3, [r7, #12]

    if(HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED )
 8021e76:	687b      	ldr	r3, [r7, #4]
 8021e78:	685b      	ldr	r3, [r3, #4]
 8021e7a:	781b      	ldrb	r3, [r3, #0]
 8021e7c:	2b01      	cmp	r3, #1
 8021e7e:	d137      	bne.n	8021ef0 <ADCGLOB001_DeInit+0x88>
    {
        /* Bring the module out of disabled state */
        CLR_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_DISR_Pos);
 8021e80:	687b      	ldr	r3, [r7, #4]
 8021e82:	681b      	ldr	r3, [r3, #0]
 8021e84:	687a      	ldr	r2, [r7, #4]
 8021e86:	6812      	ldr	r2, [r2, #0]
 8021e88:	6812      	ldr	r2, [r2, #0]
 8021e8a:	f022 0201 	bic.w	r2, r2, #1
 8021e8e:	601a      	str	r2, [r3, #0]

        /* Make divider bit fields writable and deconfigure Analog Internal Clock,
     Arbiter Clock & MSB Conversion bits.*/
        HandlePtr->kGlobalPtr->GLOBCFG = \
 8021e90:	687b      	ldr	r3, [r7, #4]
 8021e92:	681a      	ldr	r2, [r3, #0]
 8021e94:	f64f 4360 	movw	r3, #64608	; 0xfc60
 8021e98:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8021e9c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
                (((uint32_t)1<<VADC_GLOBCFG_DIVWC_Pos)|((~(VADC_GLOBCFG_DIVD_Msk))& \
                        (~(VADC_GLOBCFG_DCMSB_Msk)) & (~(VADC_GLOBCFG_DIVA_Msk))));

        /* Again make the divider bit fields write protected */
        CLR_BIT( HandlePtr->kGlobalPtr->GLOBCFG, VADC_GLOBCFG_DIVWC_Pos);
 8021ea0:	687b      	ldr	r3, [r7, #4]
 8021ea2:	681b      	ldr	r3, [r3, #0]
 8021ea4:	687a      	ldr	r2, [r7, #4]
 8021ea6:	6812      	ldr	r2, [r2, #0]
 8021ea8:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8021eac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8021eb0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
         *  mode.
         * Configure Class0 Conversion Mode for Standard Conversion into default mode.
         * Configure Class0 Sample Time Control for EMUX Conversion into default mode.
         * Configure Class0  Conversion Mode for EMUX Conversion into default mode.
         */
        HandlePtr->kGlobalPtr->GLOBICLASS[0] = \
 8021eb4:	687b      	ldr	r3, [r7, #4]
 8021eb6:	681a      	ldr	r2, [r3, #0]
 8021eb8:	f64f 03e0 	movw	r3, #63712	; 0xf8e0
 8021ebc:	f6cf 03e0 	movt	r3, #63712	; 0xf8e0
 8021ec0:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
         *  mode.
         * Configure Class1 Conversion Mode for Standard Conversion into default mode.
         * Configure Class1 Sample Time Control for EMUX Conversion into default mode.
         * Configure Class1  Conversion Mode for EMUX Conversion into default mode.
         */
        HandlePtr->kGlobalPtr->GLOBICLASS[1] = \
 8021ec4:	687b      	ldr	r3, [r7, #4]
 8021ec6:	681a      	ldr	r2, [r3, #0]
 8021ec8:	f64f 03e0 	movw	r3, #63712	; 0xf8e0
 8021ecc:	f6cf 03e0 	movt	r3, #63712	; 0xf8e0
 8021ed0:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
                ((~(VADC_GLOBICLASS_CME_Msk))&(~(VADC_GLOBICLASS_STCE_Msk))& \
                        (~(VADC_GLOBICLASS_CMS_Msk))&(~(VADC_GLOBICLASS_STCS_Msk)));

        /* Configure global lower and upper boundary value into default value.*/
        HandlePtr->kGlobalPtr->GLOBBOUND = \
 8021ed4:	687b      	ldr	r3, [r7, #4]
 8021ed6:	681b      	ldr	r3, [r3, #0]
 8021ed8:	f04f 22f0 	mov.w	r2, #4026593280	; 0xf000f000
 8021edc:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
                ((~(VADC_GLOBBOUND_BOUNDARY1_Msk))&(~(VADC_GLOBBOUND_BOUNDARY0_Msk)));

        HandlePtr->kDynamicDataPtr->StateType = ADCGLOB001_UNINITIALIZED;
 8021ee0:	687b      	ldr	r3, [r7, #4]
 8021ee2:	685b      	ldr	r3, [r3, #4]
 8021ee4:	f04f 0200 	mov.w	r2, #0
 8021ee8:	701a      	strb	r2, [r3, #0]
        Status = (uint32_t)DAVEApp_SUCCESS;
 8021eea:	f04f 0300 	mov.w	r3, #0
 8021eee:	60fb      	str	r3, [r7, #12]
    } else {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8021ef0:	68fb      	ldr	r3, [r7, #12]
}
 8021ef2:	4618      	mov	r0, r3
 8021ef4:	f107 0714 	add.w	r7, r7, #20
 8021ef8:	46bd      	mov	sp, r7
 8021efa:	bc80      	pop	{r7}
 8021efc:	4770      	bx	lr
 8021efe:	bf00      	nop

08021f00 <ADCGLOB001_CLKRequestDisable>:

/**
 * This function disable the control of the module.
 */
status_t ADCGLOB001_CLKRequestDisable(const ADCGLOB001_HandleType * HandlePtr)
{
 8021f00:	b480      	push	{r7}
 8021f02:	b085      	sub	sp, #20
 8021f04:	af00      	add	r7, sp, #0
 8021f06:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8021f08:	f04f 0301 	mov.w	r3, #1
 8021f0c:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8021f0e:	687b      	ldr	r3, [r7, #4]
 8021f10:	685b      	ldr	r3, [r3, #4]
 8021f12:	781b      	ldrb	r3, [r3, #0]
 8021f14:	2b01      	cmp	r3, #1
 8021f16:	d10a      	bne.n	8021f2e <ADCGLOB001_CLKRequestDisable+0x2e>
        /* Bring the module in disabled state
         * Module Disable Request Bit
         * 0 : enable the module clock
         * 1 : stop the module clock */

        SET_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_DISR_Pos);
 8021f18:	687b      	ldr	r3, [r7, #4]
 8021f1a:	681b      	ldr	r3, [r3, #0]
 8021f1c:	687a      	ldr	r2, [r7, #4]
 8021f1e:	6812      	ldr	r2, [r2, #0]
 8021f20:	6812      	ldr	r2, [r2, #0]
 8021f22:	f042 0201 	orr.w	r2, r2, #1
 8021f26:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
 8021f28:	f04f 0300 	mov.w	r3, #0
 8021f2c:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8021f2e:	68fb      	ldr	r3, [r7, #12]
}
 8021f30:	4618      	mov	r0, r3
 8021f32:	f107 0714 	add.w	r7, r7, #20
 8021f36:	46bd      	mov	sp, r7
 8021f38:	bc80      	pop	{r7}
 8021f3a:	4770      	bx	lr

08021f3c <ADCGLOB001_CLKRequestEnable>:
/**
 * This function enable the control of the module.
 */
status_t ADCGLOB001_CLKRequestEnable(const ADCGLOB001_HandleType * HandlePtr)
{
 8021f3c:	b480      	push	{r7}
 8021f3e:	b085      	sub	sp, #20
 8021f40:	af00      	add	r7, sp, #0
 8021f42:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8021f44:	f04f 0301 	mov.w	r3, #1
 8021f48:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8021f4a:	687b      	ldr	r3, [r7, #4]
 8021f4c:	685b      	ldr	r3, [r3, #4]
 8021f4e:	781b      	ldrb	r3, [r3, #0]
 8021f50:	2b01      	cmp	r3, #1
 8021f52:	d10a      	bne.n	8021f6a <ADCGLOB001_CLKRequestEnable+0x2e>
    {
        /* Bring the module out of disabled state */

        CLR_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_DISR_Pos);
 8021f54:	687b      	ldr	r3, [r7, #4]
 8021f56:	681b      	ldr	r3, [r3, #0]
 8021f58:	687a      	ldr	r2, [r7, #4]
 8021f5a:	6812      	ldr	r2, [r2, #0]
 8021f5c:	6812      	ldr	r2, [r2, #0]
 8021f5e:	f022 0201 	bic.w	r2, r2, #1
 8021f62:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
 8021f64:	f04f 0300 	mov.w	r3, #0
 8021f68:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8021f6a:	68fb      	ldr	r3, [r7, #12]
}
 8021f6c:	4618      	mov	r0, r3
 8021f6e:	f107 0714 	add.w	r7, r7, #20
 8021f72:	46bd      	mov	sp, r7
 8021f74:	bc80      	pop	{r7}
 8021f76:	4770      	bx	lr

08021f78 <ADCGLOB001_SetStartUpCalibration>:
 */

status_t ADCGLOB001_SetStartUpCalibration(
        const ADCGLOB001_HandleType *HandlePtr
)
{
 8021f78:	b480      	push	{r7}
 8021f7a:	b085      	sub	sp, #20
 8021f7c:	af00      	add	r7, sp, #0
 8021f7e:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8021f80:	f04f 0301 	mov.w	r3, #1
 8021f84:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8021f86:	687b      	ldr	r3, [r7, #4]
 8021f88:	685b      	ldr	r3, [r3, #4]
 8021f8a:	781b      	ldrb	r3, [r3, #0]
 8021f8c:	2b01      	cmp	r3, #1
 8021f8e:	d10c      	bne.n	8021faa <ADCGLOB001_SetStartUpCalibration+0x32>
    {
        /* Initiate Start-Up Calibration */

        SET_BIT( HandlePtr->kGlobalPtr->GLOBCFG, VADC_GLOBCFG_SUCAL_Pos);
 8021f90:	687b      	ldr	r3, [r7, #4]
 8021f92:	681b      	ldr	r3, [r3, #0]
 8021f94:	687a      	ldr	r2, [r7, #4]
 8021f96:	6812      	ldr	r2, [r2, #0]
 8021f98:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8021f9c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8021fa0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        Status = (uint32_t)DAVEApp_SUCCESS;
 8021fa4:	f04f 0300 	mov.w	r3, #0
 8021fa8:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8021faa:	68fb      	ldr	r3, [r7, #12]
}
 8021fac:	4618      	mov	r0, r3
 8021fae:	f107 0714 	add.w	r7, r7, #20
 8021fb2:	46bd      	mov	sp, r7
 8021fb4:	bc80      	pop	{r7}
 8021fb6:	4770      	bx	lr

08021fb8 <ADCGLOB001_StartUpCalibrationInit>:
/**
 * This function Initialise the calibration based on GUI configuration.
 */
status_t ADCGLOB001_StartUpCalibrationInit(void)
{
 8021fb8:	b480      	push	{r7}
 8021fba:	b083      	sub	sp, #12
 8021fbc:	af00      	add	r7, sp, #0
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8021fbe:	f04f 0301 	mov.w	r3, #1
 8021fc2:	607b      	str	r3, [r7, #4]

    if(ADCGLOB001_Handle0.kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED )
 8021fc4:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021fc8:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021fcc:	685b      	ldr	r3, [r3, #4]
 8021fce:	781b      	ldrb	r3, [r3, #0]
 8021fd0:	2b01      	cmp	r3, #1
 8021fd2:	d119      	bne.n	8022008 <ADCGLOB001_StartUpCalibrationInit+0x50>
    {
        /* Initialise Calibration */

        if(ADCGLOB001_Handle0.keStartCalib == (uint8_t)1)
 8021fd4:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021fd8:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021fdc:	7d9b      	ldrb	r3, [r3, #22]
 8021fde:	2b01      	cmp	r3, #1
 8021fe0:	d10f      	bne.n	8022002 <ADCGLOB001_StartUpCalibrationInit+0x4a>
        {
            /* Initiate Start-Up Calibration */
            SET_BIT( ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG, VADC_GLOBCFG_SUCAL_Pos);
 8021fe2:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021fe6:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021fea:	681a      	ldr	r2, [r3, #0]
 8021fec:	f24d 4394 	movw	r3, #54420	; 0xd494
 8021ff0:	f6c0 0302 	movt	r3, #2050	; 0x802
 8021ff4:	681b      	ldr	r3, [r3, #0]
 8021ff6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8021ffa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8021ffe:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
            
        }

        Status = (uint32_t)DAVEApp_SUCCESS;
 8022002:	f04f 0300 	mov.w	r3, #0
 8022006:	607b      	str	r3, [r7, #4]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8022008:	687b      	ldr	r3, [r7, #4]
}
 802200a:	4618      	mov	r0, r3
 802200c:	f107 070c 	add.w	r7, r7, #12
 8022010:	46bd      	mov	sp, r7
 8022012:	bc80      	pop	{r7}
 8022014:	4770      	bx	lr
 8022016:	bf00      	nop

08022018 <ADCGLOB001_EnableSleepModeControl>:
 * reaction to sleep mode.
 */
status_t ADCGLOB001_EnableSleepModeControl(
        const ADCGLOB001_HandleType * HandlePtr
)
{
 8022018:	b480      	push	{r7}
 802201a:	b085      	sub	sp, #20
 802201c:	af00      	add	r7, sp, #0
 802201e:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8022020:	f04f 0301 	mov.w	r3, #1
 8022024:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8022026:	687b      	ldr	r3, [r7, #4]
 8022028:	685b      	ldr	r3, [r3, #4]
 802202a:	781b      	ldrb	r3, [r3, #0]
 802202c:	2b01      	cmp	r3, #1
 802202e:	d10a      	bne.n	8022046 <ADCGLOB001_EnableSleepModeControl+0x2e>
    {
        /* Reset  Sleep Mode Enable Control bit*/
        CLR_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_EDIS_Pos);
 8022030:	687b      	ldr	r3, [r7, #4]
 8022032:	681b      	ldr	r3, [r3, #0]
 8022034:	687a      	ldr	r2, [r7, #4]
 8022036:	6812      	ldr	r2, [r2, #0]
 8022038:	6812      	ldr	r2, [r2, #0]
 802203a:	f022 0208 	bic.w	r2, r2, #8
 802203e:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
 8022040:	f04f 0300 	mov.w	r3, #0
 8022044:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8022046:	68fb      	ldr	r3, [r7, #12]
}
 8022048:	4618      	mov	r0, r3
 802204a:	f107 0714 	add.w	r7, r7, #20
 802204e:	46bd      	mov	sp, r7
 8022050:	bc80      	pop	{r7}
 8022052:	4770      	bx	lr

08022054 <ADCGLOB001_DisregardSleepModeControl>:
 * This function disregards Sleep Mode Control.
 */
status_t ADCGLOB001_DisregardSleepModeControl(
        const ADCGLOB001_HandleType * HandlePtr
)
{
 8022054:	b480      	push	{r7}
 8022056:	b085      	sub	sp, #20
 8022058:	af00      	add	r7, sp, #0
 802205a:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 802205c:	f04f 0301 	mov.w	r3, #1
 8022060:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8022062:	687b      	ldr	r3, [r7, #4]
 8022064:	685b      	ldr	r3, [r3, #4]
 8022066:	781b      	ldrb	r3, [r3, #0]
 8022068:	2b01      	cmp	r3, #1
 802206a:	d10a      	bne.n	8022082 <ADCGLOB001_DisregardSleepModeControl+0x2e>
    {
        /* set  Sleep Mode Enable Control bit*/
        SET_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_EDIS_Pos);
 802206c:	687b      	ldr	r3, [r7, #4]
 802206e:	681b      	ldr	r3, [r3, #0]
 8022070:	687a      	ldr	r2, [r7, #4]
 8022072:	6812      	ldr	r2, [r2, #0]
 8022074:	6812      	ldr	r2, [r2, #0]
 8022076:	f042 0208 	orr.w	r2, r2, #8
 802207a:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
 802207c:	f04f 0300 	mov.w	r3, #0
 8022080:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8022082:	68fb      	ldr	r3, [r7, #12]
}
 8022084:	4618      	mov	r0, r3
 8022086:	f107 0714 	add.w	r7, r7, #20
 802208a:	46bd      	mov	sp, r7
 802208c:	bc80      	pop	{r7}
 802208e:	4770      	bx	lr

08022090 <ADCGLOB001_SetGlobClass0ConvMode>:
 */
status_t ADCGLOB001_SetGlobClass0ConvMode(
        const ADCGLOB001_HandleType * HandlePtr,
        ADCGLOB001_ConversionMode ConversionModeVal
)
{
 8022090:	b480      	push	{r7}
 8022092:	b085      	sub	sp, #20
 8022094:	af00      	add	r7, sp, #0
 8022096:	6078      	str	r0, [r7, #4]
 8022098:	460b      	mov	r3, r1
 802209a:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 802209c:	f04f 0301 	mov.w	r3, #1
 80220a0:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 80220a2:	687b      	ldr	r3, [r7, #4]
 80220a4:	685b      	ldr	r3, [r3, #4]
 80220a6:	781b      	ldrb	r3, [r3, #0]
 80220a8:	2b01      	cmp	r3, #1
 80220aa:	d11c      	bne.n	80220e6 <ADCGLOB001_SetGlobClass0ConvMode+0x56>
    {
        if((ConversionModeVal < (ADCGLOB001_ConversionMode)3) ||
 80220ac:	78fb      	ldrb	r3, [r7, #3]
 80220ae:	2b02      	cmp	r3, #2
 80220b0:	d902      	bls.n	80220b8 <ADCGLOB001_SetGlobClass0ConvMode+0x28>
 80220b2:	78fb      	ldrb	r3, [r7, #3]
 80220b4:	2b05      	cmp	r3, #5
 80220b6:	d113      	bne.n	80220e0 <ADCGLOB001_SetGlobClass0ConvMode+0x50>
                (ConversionModeVal ==(ADCGLOB001_ConversionMode)5)) {
            /* Set the global class0 conversion mode */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[0],
 80220b8:	687b      	ldr	r3, [r7, #4]
 80220ba:	681b      	ldr	r3, [r3, #0]
 80220bc:	78fa      	ldrb	r2, [r7, #3]
 80220be:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80220c2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80220c6:	687a      	ldr	r2, [r7, #4]
 80220c8:	6812      	ldr	r2, [r2, #0]
 80220ca:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 80220ce:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80220d2:	430a      	orrs	r2, r1
 80220d4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                    VADC_GLOBICLASS_CMS_Msk,
                    VADC_GLOBICLASS_CMS_Pos,
                    (uint32_t)ConversionModeVal
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
 80220d8:	f04f 0300 	mov.w	r3, #0
 80220dc:	60fb      	str	r3, [r7, #12]
 80220de:	e002      	b.n	80220e6 <ADCGLOB001_SetGlobClass0ConvMode+0x56>
        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 80220e0:	f04f 0302 	mov.w	r3, #2
 80220e4:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 80220e6:	68fb      	ldr	r3, [r7, #12]
}
 80220e8:	4618      	mov	r0, r3
 80220ea:	f107 0714 	add.w	r7, r7, #20
 80220ee:	46bd      	mov	sp, r7
 80220f0:	bc80      	pop	{r7}
 80220f2:	4770      	bx	lr

080220f4 <ADCGLOB001_SetGlobClass0SampleTime>:

status_t ADCGLOB001_SetGlobClass0SampleTime(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t SampleTime
)
{
 80220f4:	b480      	push	{r7}
 80220f6:	b085      	sub	sp, #20
 80220f8:	af00      	add	r7, sp, #0
 80220fa:	6078      	str	r0, [r7, #4]
 80220fc:	460b      	mov	r3, r1
 80220fe:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8022100:	f04f 0301 	mov.w	r3, #1
 8022104:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8022106:	687b      	ldr	r3, [r7, #4]
 8022108:	685b      	ldr	r3, [r3, #4]
 802210a:	781b      	ldrb	r3, [r3, #0]
 802210c:	2b01      	cmp	r3, #1
 802210e:	d117      	bne.n	8022140 <ADCGLOB001_SetGlobClass0SampleTime+0x4c>
    {
        if(SampleTime < (uint8_t)32){
 8022110:	78fb      	ldrb	r3, [r7, #3]
 8022112:	2b1f      	cmp	r3, #31
 8022114:	d811      	bhi.n	802213a <ADCGLOB001_SetGlobClass0SampleTime+0x46>
            /* Set the global class0 Sample Time */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[0],
 8022116:	687b      	ldr	r3, [r7, #4]
 8022118:	681b      	ldr	r3, [r3, #0]
 802211a:	78fa      	ldrb	r2, [r7, #3]
 802211c:	f002 011f 	and.w	r1, r2, #31
 8022120:	687a      	ldr	r2, [r7, #4]
 8022122:	6812      	ldr	r2, [r2, #0]
 8022124:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 8022128:	f022 021f 	bic.w	r2, r2, #31
 802212c:	430a      	orrs	r2, r1
 802212e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                    VADC_GLOBICLASS_STCS_Msk,
                    VADC_GLOBICLASS_STCS_Pos,
                    (uint32_t)SampleTime
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
 8022132:	f04f 0300 	mov.w	r3, #0
 8022136:	60fb      	str	r3, [r7, #12]
 8022138:	e002      	b.n	8022140 <ADCGLOB001_SetGlobClass0SampleTime+0x4c>
        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 802213a:	f04f 0302 	mov.w	r3, #2
 802213e:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8022140:	68fb      	ldr	r3, [r7, #12]

}
 8022142:	4618      	mov	r0, r3
 8022144:	f107 0714 	add.w	r7, r7, #20
 8022148:	46bd      	mov	sp, r7
 802214a:	bc80      	pop	{r7}
 802214c:	4770      	bx	lr
 802214e:	bf00      	nop

08022150 <ADCGLOB001_SetGlobClass0EmuxConvMode>:
 */
status_t ADCGLOB001_SetGlobClass0EmuxConvMode(
        const ADCGLOB001_HandleType * HandlePtr,
        ADCGLOB001_ConversionMode ConversionModeVal
)
{
 8022150:	b480      	push	{r7}
 8022152:	b085      	sub	sp, #20
 8022154:	af00      	add	r7, sp, #0
 8022156:	6078      	str	r0, [r7, #4]
 8022158:	460b      	mov	r3, r1
 802215a:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 802215c:	f04f 0301 	mov.w	r3, #1
 8022160:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8022162:	687b      	ldr	r3, [r7, #4]
 8022164:	685b      	ldr	r3, [r3, #4]
 8022166:	781b      	ldrb	r3, [r3, #0]
 8022168:	2b01      	cmp	r3, #1
 802216a:	d11c      	bne.n	80221a6 <ADCGLOB001_SetGlobClass0EmuxConvMode+0x56>
    {
        if((ConversionModeVal < (ADCGLOB001_ConversionMode)3) ||
 802216c:	78fb      	ldrb	r3, [r7, #3]
 802216e:	2b02      	cmp	r3, #2
 8022170:	d902      	bls.n	8022178 <ADCGLOB001_SetGlobClass0EmuxConvMode+0x28>
 8022172:	78fb      	ldrb	r3, [r7, #3]
 8022174:	2b05      	cmp	r3, #5
 8022176:	d113      	bne.n	80221a0 <ADCGLOB001_SetGlobClass0EmuxConvMode+0x50>
                (ConversionModeVal ==(ADCGLOB001_ConversionMode)5)) {
            /* Set the global class0 External Multiplexer conversion mode*/
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[0],
 8022178:	687b      	ldr	r3, [r7, #4]
 802217a:	681b      	ldr	r3, [r3, #0]
 802217c:	78fa      	ldrb	r2, [r7, #3]
 802217e:	ea4f 6202 	mov.w	r2, r2, lsl #24
 8022182:	f002 61e0 	and.w	r1, r2, #117440512	; 0x7000000
 8022186:	687a      	ldr	r2, [r7, #4]
 8022188:	6812      	ldr	r2, [r2, #0]
 802218a:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 802218e:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8022192:	430a      	orrs	r2, r1
 8022194:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                    VADC_GLOBICLASS_CME_Msk,
                    VADC_GLOBICLASS_CME_Pos,
                    (uint32_t)ConversionModeVal
            );
            Status = (uint32_t)DAVEApp_SUCCESS;
 8022198:	f04f 0300 	mov.w	r3, #0
 802219c:	60fb      	str	r3, [r7, #12]
 802219e:	e002      	b.n	80221a6 <ADCGLOB001_SetGlobClass0EmuxConvMode+0x56>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 80221a0:	f04f 0302 	mov.w	r3, #2
 80221a4:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 80221a6:	68fb      	ldr	r3, [r7, #12]

}
 80221a8:	4618      	mov	r0, r3
 80221aa:	f107 0714 	add.w	r7, r7, #20
 80221ae:	46bd      	mov	sp, r7
 80221b0:	bc80      	pop	{r7}
 80221b2:	4770      	bx	lr

080221b4 <ADCGLOB001_SetGlobClass0EmuxSampleTime>:
 */
status_t ADCGLOB001_SetGlobClass0EmuxSampleTime(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t SampleTime
)
{
 80221b4:	b480      	push	{r7}
 80221b6:	b085      	sub	sp, #20
 80221b8:	af00      	add	r7, sp, #0
 80221ba:	6078      	str	r0, [r7, #4]
 80221bc:	460b      	mov	r3, r1
 80221be:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 80221c0:	f04f 0301 	mov.w	r3, #1
 80221c4:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 80221c6:	687b      	ldr	r3, [r7, #4]
 80221c8:	685b      	ldr	r3, [r3, #4]
 80221ca:	781b      	ldrb	r3, [r3, #0]
 80221cc:	2b01      	cmp	r3, #1
 80221ce:	d119      	bne.n	8022204 <ADCGLOB001_SetGlobClass0EmuxSampleTime+0x50>
    {
        if(SampleTime < (uint8_t)32){
 80221d0:	78fb      	ldrb	r3, [r7, #3]
 80221d2:	2b1f      	cmp	r3, #31
 80221d4:	d813      	bhi.n	80221fe <ADCGLOB001_SetGlobClass0EmuxSampleTime+0x4a>

            /* Set the global class0 External Multiplexer Sample Time */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[0],
 80221d6:	687b      	ldr	r3, [r7, #4]
 80221d8:	681b      	ldr	r3, [r3, #0]
 80221da:	78fa      	ldrb	r2, [r7, #3]
 80221dc:	ea4f 4202 	mov.w	r2, r2, lsl #16
 80221e0:	f402 11f8 	and.w	r1, r2, #2031616	; 0x1f0000
 80221e4:	687a      	ldr	r2, [r7, #4]
 80221e6:	6812      	ldr	r2, [r2, #0]
 80221e8:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 80221ec:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 80221f0:	430a      	orrs	r2, r1
 80221f2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
                    VADC_GLOBICLASS_STCE_Msk,
                    VADC_GLOBICLASS_STCE_Pos,
                    (uint32_t)SampleTime
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
 80221f6:	f04f 0300 	mov.w	r3, #0
 80221fa:	60fb      	str	r3, [r7, #12]
 80221fc:	e002      	b.n	8022204 <ADCGLOB001_SetGlobClass0EmuxSampleTime+0x50>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 80221fe:	f04f 0302 	mov.w	r3, #2
 8022202:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8022204:	68fb      	ldr	r3, [r7, #12]
}
 8022206:	4618      	mov	r0, r3
 8022208:	f107 0714 	add.w	r7, r7, #20
 802220c:	46bd      	mov	sp, r7
 802220e:	bc80      	pop	{r7}
 8022210:	4770      	bx	lr
 8022212:	bf00      	nop

08022214 <ADCGLOB001_SetGlobClass1ConvMode>:
 */
status_t ADCGLOB001_SetGlobClass1ConvMode(
        const ADCGLOB001_HandleType * HandlePtr,
        ADCGLOB001_ConversionMode ConversionModeVal
)
{
 8022214:	b480      	push	{r7}
 8022216:	b085      	sub	sp, #20
 8022218:	af00      	add	r7, sp, #0
 802221a:	6078      	str	r0, [r7, #4]
 802221c:	460b      	mov	r3, r1
 802221e:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8022220:	f04f 0301 	mov.w	r3, #1
 8022224:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8022226:	687b      	ldr	r3, [r7, #4]
 8022228:	685b      	ldr	r3, [r3, #4]
 802222a:	781b      	ldrb	r3, [r3, #0]
 802222c:	2b01      	cmp	r3, #1
 802222e:	d11c      	bne.n	802226a <ADCGLOB001_SetGlobClass1ConvMode+0x56>
    {
        if((ConversionModeVal < (ADCGLOB001_ConversionMode)3) ||
 8022230:	78fb      	ldrb	r3, [r7, #3]
 8022232:	2b02      	cmp	r3, #2
 8022234:	d902      	bls.n	802223c <ADCGLOB001_SetGlobClass1ConvMode+0x28>
 8022236:	78fb      	ldrb	r3, [r7, #3]
 8022238:	2b05      	cmp	r3, #5
 802223a:	d113      	bne.n	8022264 <ADCGLOB001_SetGlobClass1ConvMode+0x50>
                (ConversionModeVal ==(ADCGLOB001_ConversionMode)5)) {
            /* Set the global class 1 conversion mode */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[1],
 802223c:	687b      	ldr	r3, [r7, #4]
 802223e:	681b      	ldr	r3, [r3, #0]
 8022240:	78fa      	ldrb	r2, [r7, #3]
 8022242:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8022246:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 802224a:	687a      	ldr	r2, [r7, #4]
 802224c:	6812      	ldr	r2, [r2, #0]
 802224e:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
 8022252:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8022256:	430a      	orrs	r2, r1
 8022258:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                    VADC_GLOBICLASS_CMS_Msk,
                    VADC_GLOBICLASS_CMS_Pos,
                    (uint32_t)ConversionModeVal
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
 802225c:	f04f 0300 	mov.w	r3, #0
 8022260:	60fb      	str	r3, [r7, #12]
 8022262:	e002      	b.n	802226a <ADCGLOB001_SetGlobClass1ConvMode+0x56>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 8022264:	f04f 0302 	mov.w	r3, #2
 8022268:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 802226a:	68fb      	ldr	r3, [r7, #12]
}
 802226c:	4618      	mov	r0, r3
 802226e:	f107 0714 	add.w	r7, r7, #20
 8022272:	46bd      	mov	sp, r7
 8022274:	bc80      	pop	{r7}
 8022276:	4770      	bx	lr

08022278 <ADCGLOB001_SetGlobClass1SampleTime>:
 */
status_t ADCGLOB001_SetGlobClass1SampleTime(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t SampleTime
)
{
 8022278:	b480      	push	{r7}
 802227a:	b085      	sub	sp, #20
 802227c:	af00      	add	r7, sp, #0
 802227e:	6078      	str	r0, [r7, #4]
 8022280:	460b      	mov	r3, r1
 8022282:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8022284:	f04f 0301 	mov.w	r3, #1
 8022288:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 802228a:	687b      	ldr	r3, [r7, #4]
 802228c:	685b      	ldr	r3, [r3, #4]
 802228e:	781b      	ldrb	r3, [r3, #0]
 8022290:	2b01      	cmp	r3, #1
 8022292:	d117      	bne.n	80222c4 <ADCGLOB001_SetGlobClass1SampleTime+0x4c>
    {

        if(SampleTime < (uint8_t)32){
 8022294:	78fb      	ldrb	r3, [r7, #3]
 8022296:	2b1f      	cmp	r3, #31
 8022298:	d811      	bhi.n	80222be <ADCGLOB001_SetGlobClass1SampleTime+0x46>
            /* Write the global class 1 Sample Time */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[1],
 802229a:	687b      	ldr	r3, [r7, #4]
 802229c:	681b      	ldr	r3, [r3, #0]
 802229e:	78fa      	ldrb	r2, [r7, #3]
 80222a0:	f002 011f 	and.w	r1, r2, #31
 80222a4:	687a      	ldr	r2, [r7, #4]
 80222a6:	6812      	ldr	r2, [r2, #0]
 80222a8:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
 80222ac:	f022 021f 	bic.w	r2, r2, #31
 80222b0:	430a      	orrs	r2, r1
 80222b2:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                    VADC_GLOBICLASS_STCS_Msk,
                    VADC_GLOBICLASS_STCS_Pos,
                    (uint32_t)SampleTime
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
 80222b6:	f04f 0300 	mov.w	r3, #0
 80222ba:	60fb      	str	r3, [r7, #12]
 80222bc:	e002      	b.n	80222c4 <ADCGLOB001_SetGlobClass1SampleTime+0x4c>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 80222be:	f04f 0302 	mov.w	r3, #2
 80222c2:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 80222c4:	68fb      	ldr	r3, [r7, #12]
}
 80222c6:	4618      	mov	r0, r3
 80222c8:	f107 0714 	add.w	r7, r7, #20
 80222cc:	46bd      	mov	sp, r7
 80222ce:	bc80      	pop	{r7}
 80222d0:	4770      	bx	lr
 80222d2:	bf00      	nop

080222d4 <ADCGLOB001_SetGlobClass1EmuxConvMode>:
 */
status_t ADCGLOB001_SetGlobClass1EmuxConvMode(
        const ADCGLOB001_HandleType * HandlePtr,
        ADCGLOB001_ConversionMode ConversionModeVal
)
{
 80222d4:	b480      	push	{r7}
 80222d6:	b085      	sub	sp, #20
 80222d8:	af00      	add	r7, sp, #0
 80222da:	6078      	str	r0, [r7, #4]
 80222dc:	460b      	mov	r3, r1
 80222de:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 80222e0:	f04f 0301 	mov.w	r3, #1
 80222e4:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 80222e6:	687b      	ldr	r3, [r7, #4]
 80222e8:	685b      	ldr	r3, [r3, #4]
 80222ea:	781b      	ldrb	r3, [r3, #0]
 80222ec:	2b01      	cmp	r3, #1
 80222ee:	d11c      	bne.n	802232a <ADCGLOB001_SetGlobClass1EmuxConvMode+0x56>
    {
        if((ConversionModeVal < (ADCGLOB001_ConversionMode)3) ||
 80222f0:	78fb      	ldrb	r3, [r7, #3]
 80222f2:	2b02      	cmp	r3, #2
 80222f4:	d902      	bls.n	80222fc <ADCGLOB001_SetGlobClass1EmuxConvMode+0x28>
 80222f6:	78fb      	ldrb	r3, [r7, #3]
 80222f8:	2b05      	cmp	r3, #5
 80222fa:	d113      	bne.n	8022324 <ADCGLOB001_SetGlobClass1EmuxConvMode+0x50>
                (ConversionModeVal ==(ADCGLOB001_ConversionMode)5)) {
            /* Write the global class1 External Multiplexer conversion mode */

            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[1],
 80222fc:	687b      	ldr	r3, [r7, #4]
 80222fe:	681b      	ldr	r3, [r3, #0]
 8022300:	78fa      	ldrb	r2, [r7, #3]
 8022302:	ea4f 6202 	mov.w	r2, r2, lsl #24
 8022306:	f002 61e0 	and.w	r1, r2, #117440512	; 0x7000000
 802230a:	687a      	ldr	r2, [r7, #4]
 802230c:	6812      	ldr	r2, [r2, #0]
 802230e:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
 8022312:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8022316:	430a      	orrs	r2, r1
 8022318:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                    VADC_GLOBICLASS_CME_Msk,
                    VADC_GLOBICLASS_CME_Pos,
                    (uint32_t)ConversionModeVal
            );
            Status = (uint32_t)DAVEApp_SUCCESS;
 802231c:	f04f 0300 	mov.w	r3, #0
 8022320:	60fb      	str	r3, [r7, #12]
 8022322:	e002      	b.n	802232a <ADCGLOB001_SetGlobClass1EmuxConvMode+0x56>
        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 8022324:	f04f 0302 	mov.w	r3, #2
 8022328:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 802232a:	68fb      	ldr	r3, [r7, #12]
}
 802232c:	4618      	mov	r0, r3
 802232e:	f107 0714 	add.w	r7, r7, #20
 8022332:	46bd      	mov	sp, r7
 8022334:	bc80      	pop	{r7}
 8022336:	4770      	bx	lr

08022338 <ADCGLOB001_SetGlobClass1EmuxSampleTime>:
 */
status_t ADCGLOB001_SetGlobClass1EmuxSampleTime(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t SampleTime
)
{
 8022338:	b480      	push	{r7}
 802233a:	b085      	sub	sp, #20
 802233c:	af00      	add	r7, sp, #0
 802233e:	6078      	str	r0, [r7, #4]
 8022340:	460b      	mov	r3, r1
 8022342:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8022344:	f04f 0301 	mov.w	r3, #1
 8022348:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 802234a:	687b      	ldr	r3, [r7, #4]
 802234c:	685b      	ldr	r3, [r3, #4]
 802234e:	781b      	ldrb	r3, [r3, #0]
 8022350:	2b01      	cmp	r3, #1
 8022352:	d119      	bne.n	8022388 <ADCGLOB001_SetGlobClass1EmuxSampleTime+0x50>
    {
        if(SampleTime < (uint8_t)32){
 8022354:	78fb      	ldrb	r3, [r7, #3]
 8022356:	2b1f      	cmp	r3, #31
 8022358:	d813      	bhi.n	8022382 <ADCGLOB001_SetGlobClass1EmuxSampleTime+0x4a>
            /* Write the global class1 External Multiplexer Sample Time */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[1],
 802235a:	687b      	ldr	r3, [r7, #4]
 802235c:	681b      	ldr	r3, [r3, #0]
 802235e:	78fa      	ldrb	r2, [r7, #3]
 8022360:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8022364:	f402 11f8 	and.w	r1, r2, #2031616	; 0x1f0000
 8022368:	687a      	ldr	r2, [r7, #4]
 802236a:	6812      	ldr	r2, [r2, #0]
 802236c:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
 8022370:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8022374:	430a      	orrs	r2, r1
 8022376:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
                    VADC_GLOBICLASS_STCE_Msk,
                    VADC_GLOBICLASS_STCE_Pos,
                    (uint32_t)SampleTime
            );
            Status = (uint32_t)DAVEApp_SUCCESS;
 802237a:	f04f 0300 	mov.w	r3, #0
 802237e:	60fb      	str	r3, [r7, #12]
 8022380:	e002      	b.n	8022388 <ADCGLOB001_SetGlobClass1EmuxSampleTime+0x50>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 8022382:	f04f 0302 	mov.w	r3, #2
 8022386:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8022388:	68fb      	ldr	r3, [r7, #12]
}
 802238a:	4618      	mov	r0, r3
 802238c:	f107 0714 	add.w	r7, r7, #20
 8022390:	46bd      	mov	sp, r7
 8022392:	bc80      	pop	{r7}
 8022394:	4770      	bx	lr
 8022396:	bf00      	nop

08022398 <ADCGLOB001_GetDisableBitStatus>:
 */
status_t ADCGLOB001_GetDisableBitStatus(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t *StatusValue
)
{
 8022398:	b480      	push	{r7}
 802239a:	b085      	sub	sp, #20
 802239c:	af00      	add	r7, sp, #0
 802239e:	6078      	str	r0, [r7, #4]
 80223a0:	6039      	str	r1, [r7, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 80223a2:	f04f 0301 	mov.w	r3, #1
 80223a6:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 80223a8:	687b      	ldr	r3, [r7, #4]
 80223aa:	685b      	ldr	r3, [r3, #4]
 80223ac:	781b      	ldrb	r3, [r3, #0]
 80223ae:	2b01      	cmp	r3, #1
 80223b0:	d10c      	bne.n	80223cc <ADCGLOB001_GetDisableBitStatus+0x34>
    {
        /*Read the status value */

        *StatusValue = (uint8_t) RD_REG( HandlePtr->kGlobalPtr->CLC,
 80223b2:	687b      	ldr	r3, [r7, #4]
 80223b4:	681b      	ldr	r3, [r3, #0]
 80223b6:	681b      	ldr	r3, [r3, #0]
 80223b8:	f003 0302 	and.w	r3, r3, #2
 80223bc:	ea4f 0353 	mov.w	r3, r3, lsr #1
 80223c0:	b2da      	uxtb	r2, r3
 80223c2:	683b      	ldr	r3, [r7, #0]
 80223c4:	701a      	strb	r2, [r3, #0]
                VADC_CLC_DISS_Msk,
                VADC_CLC_DISS_Pos
        );
        Status = (uint32_t)DAVEApp_SUCCESS;
 80223c6:	f04f 0300 	mov.w	r3, #0
 80223ca:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 80223cc:	68fb      	ldr	r3, [r7, #12]
}
 80223ce:	4618      	mov	r0, r3
 80223d0:	f107 0714 	add.w	r7, r7, #20
 80223d4:	46bd      	mov	sp, r7
 80223d6:	bc80      	pop	{r7}
 80223d8:	4770      	bx	lr
 80223da:	bf00      	nop

080223dc <ADCGLOB001_GetIdValue>:

status_t ADCGLOB001_GetIdValue(
        const ADCGLOB001_HandleType * HandlePtr,
        uint32_t *IDValue
)
{
 80223dc:	b480      	push	{r7}
 80223de:	b085      	sub	sp, #20
 80223e0:	af00      	add	r7, sp, #0
 80223e2:	6078      	str	r0, [r7, #4]
 80223e4:	6039      	str	r1, [r7, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 80223e6:	f04f 0301 	mov.w	r3, #1
 80223ea:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 80223ec:	687b      	ldr	r3, [r7, #4]
 80223ee:	685b      	ldr	r3, [r3, #4]
 80223f0:	781b      	ldrb	r3, [r3, #0]
 80223f2:	2b01      	cmp	r3, #1
 80223f4:	d107      	bne.n	8022406 <ADCGLOB001_GetIdValue+0x2a>
    {
        /*Read the ID value */
        *IDValue =(uint32_t)HandlePtr->kGlobalPtr->ID;
 80223f6:	687b      	ldr	r3, [r7, #4]
 80223f8:	681b      	ldr	r3, [r3, #0]
 80223fa:	689a      	ldr	r2, [r3, #8]
 80223fc:	683b      	ldr	r3, [r7, #0]
 80223fe:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
 8022400:	f04f 0300 	mov.w	r3, #0
 8022404:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8022406:	68fb      	ldr	r3, [r7, #12]
}
 8022408:	4618      	mov	r0, r3
 802240a:	f107 0714 	add.w	r7, r7, #20
 802240e:	46bd      	mov	sp, r7
 8022410:	bc80      	pop	{r7}
 8022412:	4770      	bx	lr

08022414 <ADCGLOB001_GTFRConvtrDiagnoGrp>:
 */

status_t ADCGLOB001_GTFRConvtrDiagnoGrp(const ADCGLOB001_HandleType * HandlePtr,
        uint8_t GroupValue
)
{
 8022414:	b480      	push	{r7}
 8022416:	b085      	sub	sp, #20
 8022418:	af00      	add	r7, sp, #0
 802241a:	6078      	str	r0, [r7, #4]
 802241c:	460b      	mov	r3, r1
 802241e:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8022420:	f04f 0301 	mov.w	r3, #1
 8022424:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8022426:	687b      	ldr	r3, [r7, #4]
 8022428:	685b      	ldr	r3, [r3, #4]
 802242a:	781b      	ldrb	r3, [r3, #0]
 802242c:	2b01      	cmp	r3, #1
 802242e:	d130      	bne.n	8022492 <ADCGLOB001_GTFRConvtrDiagnoGrp+0x7e>
    {
        if(GroupValue < (uint8_t)16){
 8022430:	78fb      	ldrb	r3, [r7, #3]
 8022432:	2b0f      	cmp	r3, #15
 8022434:	d82a      	bhi.n	802248c <ADCGLOB001_GTFRConvtrDiagnoGrp+0x78>
            /*clear the group number.*/
            HandlePtr->kGlobalPtr->GLOBTF = (VADC_GLOBTF_CDWC_Msk|
 8022436:	687b      	ldr	r3, [r7, #4]
 8022438:	681a      	ldr	r2, [r3, #0]
                    ((HandlePtr->kGlobalPtr->GLOBTF)& (~(VADC_GLOBTF_CDGR_Msk))));
 802243a:	687b      	ldr	r3, [r7, #4]
 802243c:	681b      	ldr	r3, [r3, #0]
 802243e:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
    {
        if(GroupValue < (uint8_t)16){
            /*clear the group number.*/
            HandlePtr->kGlobalPtr->GLOBTF = (VADC_GLOBTF_CDWC_Msk|
 8022442:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8022446:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 802244a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 802244e:	f8c2 3160 	str.w	r3, [r2, #352]	; 0x160
                    ((HandlePtr->kGlobalPtr->GLOBTF)& (~(VADC_GLOBTF_CDGR_Msk))));
            /*Write the group number to be used for converter diagnostics conversions.*/
            HandlePtr->kGlobalPtr->GLOBTF |= (VADC_GLOBTF_CDWC_Msk |
 8022452:	687b      	ldr	r3, [r7, #4]
 8022454:	681b      	ldr	r3, [r3, #0]
 8022456:	687a      	ldr	r2, [r7, #4]
 8022458:	6812      	ldr	r2, [r2, #0]
 802245a:	f8d2 1160 	ldr.w	r1, [r2, #352]	; 0x160
                    (((uint32_t)GroupValue << VADC_GLOBTF_CDGR_Pos) & VADC_GLOBTF_CDGR_Msk));
 802245e:	78fa      	ldrb	r2, [r7, #3]
 8022460:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8022464:	b2d2      	uxtb	r2, r2
        if(GroupValue < (uint8_t)16){
            /*clear the group number.*/
            HandlePtr->kGlobalPtr->GLOBTF = (VADC_GLOBTF_CDWC_Msk|
                    ((HandlePtr->kGlobalPtr->GLOBTF)& (~(VADC_GLOBTF_CDGR_Msk))));
            /*Write the group number to be used for converter diagnostics conversions.*/
            HandlePtr->kGlobalPtr->GLOBTF |= (VADC_GLOBTF_CDWC_Msk |
 8022466:	430a      	orrs	r2, r1
 8022468:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 802246c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
                    (((uint32_t)GroupValue << VADC_GLOBTF_CDGR_Pos) & VADC_GLOBTF_CDGR_Msk));

            /*Clear the Write Control for Conversion Diagnostics*/
            CLR_BIT(HandlePtr->kGlobalPtr->GLOBTF, VADC_GLOBTF_CDWC_Pos);
 8022470:	687b      	ldr	r3, [r7, #4]
 8022472:	681b      	ldr	r3, [r3, #0]
 8022474:	687a      	ldr	r2, [r7, #4]
 8022476:	6812      	ldr	r2, [r2, #0]
 8022478:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 802247c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8022480:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
            Status = (uint32_t)DAVEApp_SUCCESS;
 8022484:	f04f 0300 	mov.w	r3, #0
 8022488:	60fb      	str	r3, [r7, #12]
 802248a:	e002      	b.n	8022492 <ADCGLOB001_GTFRConvtrDiagnoGrp+0x7e>
        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 802248c:	f04f 0302 	mov.w	r3, #2
 8022490:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8022492:	68fb      	ldr	r3, [r7, #12]
}
 8022494:	4618      	mov	r0, r3
 8022496:	f107 0714 	add.w	r7, r7, #20
 802249a:	46bd      	mov	sp, r7
 802249c:	bc80      	pop	{r7}
 802249e:	4770      	bx	lr

080224a0 <ADCGLOB001_GTFRConvtrDiagnoEnable>:
 * selected by bitfield CDSEL.
 */
status_t ADCGLOB001_GTFRConvtrDiagnoEnable(
        const ADCGLOB001_HandleType * HandlePtr
)
{
 80224a0:	b480      	push	{r7}
 80224a2:	b085      	sub	sp, #20
 80224a4:	af00      	add	r7, sp, #0
 80224a6:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 80224a8:	f04f 0301 	mov.w	r3, #1
 80224ac:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 80224ae:	687b      	ldr	r3, [r7, #4]
 80224b0:	685b      	ldr	r3, [r3, #4]
 80224b2:	781b      	ldrb	r3, [r3, #0]
 80224b4:	2b01      	cmp	r3, #1
 80224b6:	d116      	bne.n	80224e6 <ADCGLOB001_GTFRConvtrDiagnoEnable+0x46>
    {
        /*Enable the Converter Diagnostics*/
        HandlePtr->kGlobalPtr->GLOBTF |=
 80224b8:	687b      	ldr	r3, [r7, #4]
 80224ba:	681b      	ldr	r3, [r3, #0]
 80224bc:	687a      	ldr	r2, [r7, #4]
 80224be:	6812      	ldr	r2, [r2, #0]
 80224c0:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 80224c4:	f442 4201 	orr.w	r2, r2, #33024	; 0x8100
 80224c8:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
                (VADC_GLOBTF_CDWC_Msk | VADC_GLOBTF_CDEN_Msk);
        /*Clear the Write Control for Conversion Diagnostics*/
        CLR_BIT(HandlePtr->kGlobalPtr->GLOBTF, VADC_GLOBTF_CDWC_Pos);
 80224cc:	687b      	ldr	r3, [r7, #4]
 80224ce:	681b      	ldr	r3, [r3, #0]
 80224d0:	687a      	ldr	r2, [r7, #4]
 80224d2:	6812      	ldr	r2, [r2, #0]
 80224d4:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 80224d8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80224dc:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
        Status = (uint32_t)DAVEApp_SUCCESS;
 80224e0:	f04f 0300 	mov.w	r3, #0
 80224e4:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 80224e6:	68fb      	ldr	r3, [r7, #12]
}
 80224e8:	4618      	mov	r0, r3
 80224ea:	f107 0714 	add.w	r7, r7, #20
 80224ee:	46bd      	mov	sp, r7
 80224f0:	bc80      	pop	{r7}
 80224f2:	4770      	bx	lr

080224f4 <ADCGLOB001_GTFRConvtrDiagnoPullDevicesSelect>:
 */
status_t ADCGLOB001_GTFRConvtrDiagnoPullDevicesSelect(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t SelectValue
)
{
 80224f4:	b480      	push	{r7}
 80224f6:	b085      	sub	sp, #20
 80224f8:	af00      	add	r7, sp, #0
 80224fa:	6078      	str	r0, [r7, #4]
 80224fc:	460b      	mov	r3, r1
 80224fe:	70fb      	strb	r3, [r7, #3]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8022500:	f04f 0301 	mov.w	r3, #1
 8022504:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 8022506:	687b      	ldr	r3, [r7, #4]
 8022508:	685b      	ldr	r3, [r3, #4]
 802250a:	781b      	ldrb	r3, [r3, #0]
 802250c:	2b01      	cmp	r3, #1
 802250e:	d12f      	bne.n	8022570 <ADCGLOB001_GTFRConvtrDiagnoPullDevicesSelect+0x7c>
    {
        if(SelectValue < (uint8_t)4){
 8022510:	78fb      	ldrb	r3, [r7, #3]
 8022512:	2b03      	cmp	r3, #3
 8022514:	d829      	bhi.n	802256a <ADCGLOB001_GTFRConvtrDiagnoPullDevicesSelect+0x76>
            /*Clear Converter Diagnostics Pull-Devices Select value  */
            HandlePtr->kGlobalPtr->GLOBTF = (VADC_GLOBTF_CDWC_Msk|
 8022516:	687b      	ldr	r3, [r7, #4]
 8022518:	681b      	ldr	r3, [r3, #0]
                    ((HandlePtr->kGlobalPtr->GLOBTF)& (~(VADC_GLOBTF_CDSEL_Msk))));
 802251a:	687a      	ldr	r2, [r7, #4]
 802251c:	6812      	ldr	r2, [r2, #0]
 802251e:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
    {
        if(SelectValue < (uint8_t)4){
            /*Clear Converter Diagnostics Pull-Devices Select value  */
            HandlePtr->kGlobalPtr->GLOBTF = (VADC_GLOBTF_CDWC_Msk|
 8022522:	f422 4206 	bic.w	r2, r2, #34304	; 0x8600
 8022526:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 802252a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
                    ((HandlePtr->kGlobalPtr->GLOBTF)& (~(VADC_GLOBTF_CDSEL_Msk))));

            /* Write the Converter Diagnostics Pull-Devices Select value */
            HandlePtr->kGlobalPtr->GLOBTF |= (VADC_GLOBTF_CDWC_Msk |
 802252e:	687b      	ldr	r3, [r7, #4]
 8022530:	681b      	ldr	r3, [r3, #0]
 8022532:	687a      	ldr	r2, [r7, #4]
 8022534:	6812      	ldr	r2, [r2, #0]
 8022536:	f8d2 1160 	ldr.w	r1, [r2, #352]	; 0x160
                    (((uint32_t)SelectValue << VADC_GLOBTF_CDSEL_Pos) & VADC_GLOBTF_CDSEL_Msk));
 802253a:	78fa      	ldrb	r2, [r7, #3]
 802253c:	ea4f 2242 	mov.w	r2, r2, lsl #9
 8022540:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
            /*Clear Converter Diagnostics Pull-Devices Select value  */
            HandlePtr->kGlobalPtr->GLOBTF = (VADC_GLOBTF_CDWC_Msk|
                    ((HandlePtr->kGlobalPtr->GLOBTF)& (~(VADC_GLOBTF_CDSEL_Msk))));

            /* Write the Converter Diagnostics Pull-Devices Select value */
            HandlePtr->kGlobalPtr->GLOBTF |= (VADC_GLOBTF_CDWC_Msk |
 8022544:	430a      	orrs	r2, r1
 8022546:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 802254a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
                    (((uint32_t)SelectValue << VADC_GLOBTF_CDSEL_Pos) & VADC_GLOBTF_CDSEL_Msk));
            /*Clear the Write Control for Conversion Diagnostics*/

            CLR_BIT(HandlePtr->kGlobalPtr->GLOBTF, VADC_GLOBTF_CDWC_Pos);
 802254e:	687b      	ldr	r3, [r7, #4]
 8022550:	681b      	ldr	r3, [r3, #0]
 8022552:	687a      	ldr	r2, [r7, #4]
 8022554:	6812      	ldr	r2, [r2, #0]
 8022556:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 802255a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 802255e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
            Status = (uint32_t)DAVEApp_SUCCESS;
 8022562:	f04f 0300 	mov.w	r3, #0
 8022566:	60fb      	str	r3, [r7, #12]
 8022568:	e002      	b.n	8022570 <ADCGLOB001_GTFRConvtrDiagnoPullDevicesSelect+0x7c>
        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
 802256a:	f04f 0302 	mov.w	r3, #2
 802256e:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 8022570:	68fb      	ldr	r3, [r7, #12]
}
 8022572:	4618      	mov	r0, r3
 8022574:	f107 0714 	add.w	r7, r7, #20
 8022578:	46bd      	mov	sp, r7
 802257a:	bc80      	pop	{r7}
 802257c:	4770      	bx	lr
 802257e:	bf00      	nop

08022580 <ADCGLOB001_GTFRPullDwnDiagnoEnable>:
 * This function configure the Pull-Down Diagnostics Enable register.
 */
status_t ADCGLOB001_GTFRPullDwnDiagnoEnable(
        const ADCGLOB001_HandleType * HandlePtr
)
{
 8022580:	b480      	push	{r7}
 8022582:	b085      	sub	sp, #20
 8022584:	af00      	add	r7, sp, #0
 8022586:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
 8022588:	f04f 0301 	mov.w	r3, #1
 802258c:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
 802258e:	687b      	ldr	r3, [r7, #4]
 8022590:	685b      	ldr	r3, [r3, #4]
 8022592:	781b      	ldrb	r3, [r3, #0]
 8022594:	2b01      	cmp	r3, #1
 8022596:	d116      	bne.n	80225c6 <ADCGLOB001_GTFRPullDwnDiagnoEnable+0x46>
    {
        /*Enable the Pull-Down Diagnostics */
        HandlePtr->kGlobalPtr->GLOBTF |=
 8022598:	687b      	ldr	r3, [r7, #4]
 802259a:	681b      	ldr	r3, [r3, #0]
 802259c:	687a      	ldr	r2, [r7, #4]
 802259e:	6812      	ldr	r2, [r2, #0]
 80225a0:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 80225a4:	f442 0201 	orr.w	r2, r2, #8454144	; 0x810000
 80225a8:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
                (VADC_GLOBTF_MDWC_Msk | VADC_GLOBTF_PDD_Msk);
        /*Clear the Write Control for Multiplexer Diagnostics*/
        CLR_BIT(HandlePtr->kGlobalPtr->GLOBTF, VADC_GLOBTF_MDWC_Pos);
 80225ac:	687b      	ldr	r3, [r7, #4]
 80225ae:	681b      	ldr	r3, [r3, #0]
 80225b0:	687a      	ldr	r2, [r7, #4]
 80225b2:	6812      	ldr	r2, [r2, #0]
 80225b4:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 80225b8:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80225bc:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

        Status = (uint32_t)DAVEApp_SUCCESS;
 80225c0:	f04f 0300 	mov.w	r3, #0
 80225c4:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
 80225c6:	68fb      	ldr	r3, [r7, #12]
}
 80225c8:	4618      	mov	r0, r3
 80225ca:	f107 0714 	add.w	r7, r7, #20
 80225ce:	46bd      	mov	sp, r7
 80225d0:	bc80      	pop	{r7}
 80225d2:	4770      	bx	lr

080225d4 <ADC001_Init>:
*******************************************************************************/


/** This function initializes the app */
void ADC001_Init(void)
{
 80225d4:	b580      	push	{r7, lr}
 80225d6:	af00      	add	r7, sp, #0
  /*Initialize the global app */
  ADCGLOB001_Init();
 80225d8:	f7ff fb76 	bl	8021cc8 <ADCGLOB001_Init>
  ADC001_lInit(&ADC001_Handle0);
 80225dc:	f24d 40b0 	movw	r0, #54448	; 0xd4b0
 80225e0:	f6c0 0002 	movt	r0, #2050	; 0x802
 80225e4:	f000 f802 	bl	80225ec <ADC001_lInit>
}
 80225e8:	bd80      	pop	{r7, pc}
 80225ea:	bf00      	nop

080225ec <ADC001_lInit>:

/*
 * This Function initializes the ADC001 App.
 */
void ADC001_lInit(const ADC001_HandleType *HandlePtr )
{
 80225ec:	b490      	push	{r4, r7}
 80225ee:	b08a      	sub	sp, #40	; 0x28
 80225f0:	af00      	add	r7, sp, #0
 80225f2:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80225f4:	f04f 0301 	mov.w	r3, #1
 80225f8:	623b      	str	r3, [r7, #32]
  VADC_G_TypeDef *VADCGroupPtr[4];

  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 80225fa:	687b      	ldr	r3, [r7, #4]
 80225fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80225fe:	60bb      	str	r3, [r7, #8]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 8022600:	687b      	ldr	r3, [r7, #4]
 8022602:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8022604:	60fb      	str	r3, [r7, #12]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 8022606:	687b      	ldr	r3, [r7, #4]
 8022608:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802260a:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 802260c:	687b      	ldr	r3, [r7, #4]
 802260e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8022610:	617b      	str	r3, [r7, #20]
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022612:	687b      	ldr	r3, [r7, #4]
 8022614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022616:	61fb      	str	r3, [r7, #28]

  if((HandlePtr->DynamicHandlePtr->State == ADC001_UNINITIALIZED))
 8022618:	687b      	ldr	r3, [r7, #4]
 802261a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802261c:	791b      	ldrb	r3, [r3, #4]
 802261e:	2b00      	cmp	r3, #0
 8022620:	f040 812f 	bne.w	8022882 <ADC001_lInit+0x296>
  {

    for(ChIdx = (uint8_t)0; ChIdx < (uint8_t)HandlePtr->kChannels; ChIdx++)
 8022624:	f04f 0300 	mov.w	r3, #0
 8022628:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 802262c:	e07b      	b.n	8022726 <ADC001_lInit+0x13a>
    {
      GroupNo = ADC001_ChannelHandlePtr[ChIdx]->kGroupNo;
 802262e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8022632:	f240 13e0 	movw	r3, #480	; 0x1e0
 8022636:	f2c2 0300 	movt	r3, #8192	; 0x2000
 802263a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802263e:	781b      	ldrb	r3, [r3, #0]
 8022640:	76fb      	strb	r3, [r7, #27]
      ChNo = ADC001_ChannelHandlePtr[ChIdx]->kChannelNo;
 8022642:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8022646:	f240 13e0 	movw	r3, #480	; 0x1e0
 802264a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 802264e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8022652:	785b      	ldrb	r3, [r3, #1]
 8022654:	76bb      	strb	r3, [r7, #26]
      /* Input class */
      WR_REG( VADCGroupPtr[GroupNo]->CHCTR[ChNo],
 8022656:	7efb      	ldrb	r3, [r7, #27]
 8022658:	ea4f 0383 	mov.w	r3, r3, lsl #2
 802265c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8022660:	18cb      	adds	r3, r1, r3
 8022662:	f853 2c20 	ldr.w	r2, [r3, #-32]
 8022666:	7eb8      	ldrb	r0, [r7, #26]
 8022668:	687b      	ldr	r3, [r7, #4]
 802266a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 802266e:	f003 0103 	and.w	r1, r3, #3
 8022672:	7efb      	ldrb	r3, [r7, #27]
 8022674:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8022678:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 802267c:	4463      	add	r3, ip
 802267e:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8022682:	7ebc      	ldrb	r4, [r7, #26]
 8022684:	f104 0480 	add.w	r4, r4, #128	; 0x80
 8022688:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 802268c:	f023 0303 	bic.w	r3, r3, #3
 8022690:	4319      	orrs	r1, r3
 8022692:	f100 0380 	add.w	r3, r0, #128	; 0x80
 8022696:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        VADC_G_CHCTR_ICLSEL_Pos,
        (uint32_t)HandlePtr->kIpClassSel
       );

      /* Store result in global register */
      WR_REG( VADCGroupPtr[GroupNo]->CHCTR[ChNo],
 802269a:	7efb      	ldrb	r3, [r7, #27]
 802269c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80226a0:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80226a4:	18cb      	adds	r3, r1, r3
 80226a6:	f853 2c20 	ldr.w	r2, [r3, #-32]
 80226aa:	7eb8      	ldrb	r0, [r7, #26]
 80226ac:	7efb      	ldrb	r3, [r7, #27]
 80226ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80226b2:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 80226b6:	4463      	add	r3, ip
 80226b8:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80226bc:	7eb9      	ldrb	r1, [r7, #26]
 80226be:	f101 0180 	add.w	r1, r1, #128	; 0x80
 80226c2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80226c6:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 80226ca:	f100 0380 	add.w	r3, r0, #128	; 0x80
 80226ce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
              VADC_G_CHCTR_RESTBS_Pos,
              (uint32_t)1
             );

      /*Result Alignment */
      WR_REG( VADCGroupPtr[GroupNo]->CHCTR[ChNo],
 80226d2:	7efb      	ldrb	r3, [r7, #27]
 80226d4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80226d8:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80226dc:	18cb      	adds	r3, r1, r3
 80226de:	f853 2c20 	ldr.w	r2, [r3, #-32]
 80226e2:	7eb8      	ldrb	r0, [r7, #26]
 80226e4:	687b      	ldr	r3, [r7, #4]
 80226e6:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 80226ea:	ea4f 5343 	mov.w	r3, r3, lsl #21
 80226ee:	f403 1100 	and.w	r1, r3, #2097152	; 0x200000
 80226f2:	7efb      	ldrb	r3, [r7, #27]
 80226f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80226f8:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 80226fc:	4463      	add	r3, ip
 80226fe:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8022702:	7ebc      	ldrb	r4, [r7, #26]
 8022704:	f104 0480 	add.w	r4, r4, #128	; 0x80
 8022708:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 802270c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8022710:	4319      	orrs	r1, r3
 8022712:	f100 0380 	add.w	r3, r0, #128	; 0x80
 8022716:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;

  if((HandlePtr->DynamicHandlePtr->State == ADC001_UNINITIALIZED))
  {

    for(ChIdx = (uint8_t)0; ChIdx < (uint8_t)HandlePtr->kChannels; ChIdx++)
 802271a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802271e:	f103 0301 	add.w	r3, r3, #1
 8022722:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8022726:	687b      	ldr	r3, [r7, #4]
 8022728:	785b      	ldrb	r3, [r3, #1]
 802272a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 802272e:	429a      	cmp	r2, r3
 8022730:	f4ff af7d 	bcc.w	802262e <ADC001_lInit+0x42>
              (uint32_t)HandlePtr->kResultControl
             );
    }

    /* Wait for read mode */
    WR_REG( VADCGlobalPtr->GLOBRCR,
 8022734:	687b      	ldr	r3, [r7, #4]
 8022736:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 802273a:	ea4f 6303 	mov.w	r3, r3, lsl #24
 802273e:	f003 7280 	and.w	r2, r3, #16777216	; 0x1000000
 8022742:	69fb      	ldr	r3, [r7, #28]
 8022744:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
 8022748:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 802274c:	431a      	orrs	r2, r3
 802274e:	69fb      	ldr	r3, [r7, #28]
 8022750:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
            VADC_GLOBRCR_WFR_Pos,
            (uint32_t)HandlePtr->kResultReadMode
           );

    /* Result event service request  */
    WR_REG( VADCGlobalPtr->GLOBRCR,
 8022754:	687b      	ldr	r3, [r7, #4]
 8022756:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 802275a:	ea4f 72c3 	mov.w	r2, r3, lsl #31
 802275e:	69fb      	ldr	r3, [r7, #28]
 8022760:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
 8022764:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8022768:	431a      	orrs	r2, r3
 802276a:	69fb      	ldr	r3, [r7, #28]
 802276c:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
            VADC_GLOBRCR_SRGEN_Pos,
            (uint32_t)HandlePtr->kResultEvtEnable
           );

    /* Select the input channels sequence */
    VADCGlobalPtr->BRSSEL[0] =  HandlePtr->kGroup0ChSelect;
 8022770:	687b      	ldr	r3, [r7, #4]
 8022772:	789b      	ldrb	r3, [r3, #2]
 8022774:	461a      	mov	r2, r3
 8022776:	69fb      	ldr	r3, [r7, #28]
 8022778:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    VADCGlobalPtr->BRSSEL[1] =  HandlePtr->kGroup1ChSelect;
 802277c:	687b      	ldr	r3, [r7, #4]
 802277e:	78db      	ldrb	r3, [r3, #3]
 8022780:	461a      	mov	r2, r3
 8022782:	69fb      	ldr	r3, [r7, #28]
 8022784:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    VADCGlobalPtr->BRSSEL[2] =  HandlePtr->kGroup2ChSelect;
 8022788:	687b      	ldr	r3, [r7, #4]
 802278a:	791b      	ldrb	r3, [r3, #4]
 802278c:	461a      	mov	r2, r3
 802278e:	69fb      	ldr	r3, [r7, #28]
 8022790:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    VADCGlobalPtr->BRSSEL[3] =  HandlePtr->kGroup3ChSelect;
 8022794:	687b      	ldr	r3, [r7, #4]
 8022796:	795b      	ldrb	r3, [r3, #5]
 8022798:	461a      	mov	r2, r3
 802279a:	69fb      	ldr	r3, [r7, #28]
 802279c:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c

    /*
     * Enable XTWC Bitfield so that XTMODE and XTSEL can be written
     * Selects trigger mode .
     */
    VADCGlobalPtr->BRSCTRL |= (uint32_t)(((uint32_t)1 << VADC_BRSCTRL_XTWC_Pos)    |  \
 80227a0:	69fb      	ldr	r3, [r7, #28]
 80227a2:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
                      ((uint32_t)HandlePtr->kTriggerMode << VADC_BRSCTRL_XTMODE_Pos));
 80227a6:	687b      	ldr	r3, [r7, #4]
 80227a8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80227ac:	ea4f 3343 	mov.w	r3, r3, lsl #13

    /*
     * Enable XTWC Bitfield so that XTMODE and XTSEL can be written
     * Selects trigger mode .
     */
    VADCGlobalPtr->BRSCTRL |= (uint32_t)(((uint32_t)1 << VADC_BRSCTRL_XTWC_Pos)    |  \
 80227b0:	4313      	orrs	r3, r2
 80227b2:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80227b6:	69fb      	ldr	r3, [r7, #28]
 80227b8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    /*
     * Selects the gating mode and enables trigger mode.
     * AutoScan enable or disable
     * Source interrupt enable or disable
     */
    VADCGlobalPtr->BRSMR |=(uint32_t)(((uint32_t)HandlePtr->kTriggerEn            \
 80227bc:	69fb      	ldr	r3, [r7, #28]
 80227be:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80227c2:	687b      	ldr	r3, [r7, #4]
 80227c4:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
                                                      << VADC_BRSMR_ENTR_Pos) |   \
 80227c8:	ea4f 0183 	mov.w	r1, r3, lsl #2
                                    ((uint32_t)HandlePtr->kGatingMode             \
 80227cc:	687b      	ldr	r3, [r7, #4]
 80227ce:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
     * Selects the gating mode and enables trigger mode.
     * AutoScan enable or disable
     * Source interrupt enable or disable
     */
    VADCGlobalPtr->BRSMR |=(uint32_t)(((uint32_t)HandlePtr->kTriggerEn            \
                                                      << VADC_BRSMR_ENTR_Pos) |   \
 80227d2:	4319      	orrs	r1, r3
                                    ((uint32_t)HandlePtr->kGatingMode             \
                                                      << VADC_BRSMR_ENGT_Pos) |   \
                                    ((uint32_t)HandlePtr->kAutoScan               \
 80227d4:	687b      	ldr	r3, [r7, #4]
 80227d6:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
                                                      << VADC_BRSMR_SCAN_Pos) |   \
 80227da:	ea4f 1303 	mov.w	r3, r3, lsl #4
     * Source interrupt enable or disable
     */
    VADCGlobalPtr->BRSMR |=(uint32_t)(((uint32_t)HandlePtr->kTriggerEn            \
                                                      << VADC_BRSMR_ENTR_Pos) |   \
                                    ((uint32_t)HandlePtr->kGatingMode             \
                                                      << VADC_BRSMR_ENGT_Pos) |   \
 80227de:	4319      	orrs	r1, r3
                                    ((uint32_t)HandlePtr->kAutoScan               \
                                                      << VADC_BRSMR_SCAN_Pos) |   \
                                    ((uint32_t)HandlePtr->kResourceEvtEnable      \
 80227e0:	687b      	ldr	r3, [r7, #4]
 80227e2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
                                                      << VADC_BRSMR_ENSI_Pos));
 80227e6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    /*
     * Selects the gating mode and enables trigger mode.
     * AutoScan enable or disable
     * Source interrupt enable or disable
     */
    VADCGlobalPtr->BRSMR |=(uint32_t)(((uint32_t)HandlePtr->kTriggerEn            \
 80227ea:	430b      	orrs	r3, r1
 80227ec:	431a      	orrs	r2, r3
 80227ee:	69fb      	ldr	r3, [r7, #28]
 80227f0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    /*
     * Enable Arbitration slot.
     * Select conversion start mode for request source.
     * Sets the priority of the background request source.
     */
    for(GroupIdx = (uint8_t)0; GroupIdx < (uint8_t)ADC001_MAX_ADC_GROUP; GroupIdx++)
 80227f4:	f04f 0300 	mov.w	r3, #0
 80227f8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80227fc:	e035      	b.n	802286a <ADC001_lInit+0x27e>
    {
      if(HandlePtr->kActiveGroups[GroupIdx] == (uint8_t)1)
 80227fe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8022802:	687a      	ldr	r2, [r7, #4]
 8022804:	18d3      	adds	r3, r2, r3
 8022806:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 802280a:	2b01      	cmp	r3, #1
 802280c:	d127      	bne.n	802285e <ADC001_lInit+0x272>
      {
        VADCGroupPtr[GroupIdx]->ARBPR |= (uint32_t)(((uint32_t)HandlePtr->kAsenEnable <<  \
 802280e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8022812:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8022816:	f107 0128 	add.w	r1, r7, #40	; 0x28
 802281a:	18cb      	adds	r3, r1, r3
 802281c:	f853 2c20 	ldr.w	r2, [r3, #-32]
 8022820:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8022824:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8022828:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 802282c:	4463      	add	r3, ip
 802282e:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8022832:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 8022836:	687b      	ldr	r3, [r7, #4]
 8022838:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 802283c:	ea4f 6083 	mov.w	r0, r3, lsl #26
                                                         VADC_G_ARBPR_ASEN2_Pos) |        \
                                          ((uint32_t)HandlePtr->kStartmode   <<           \
 8022840:	687b      	ldr	r3, [r7, #4]
 8022842:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8022846:	ea4f 23c3 	mov.w	r3, r3, lsl #11
    for(GroupIdx = (uint8_t)0; GroupIdx < (uint8_t)ADC001_MAX_ADC_GROUP; GroupIdx++)
    {
      if(HandlePtr->kActiveGroups[GroupIdx] == (uint8_t)1)
      {
        VADCGroupPtr[GroupIdx]->ARBPR |= (uint32_t)(((uint32_t)HandlePtr->kAsenEnable <<  \
                                                         VADC_G_ARBPR_ASEN2_Pos) |        \
 802284a:	4318      	orrs	r0, r3
                                          ((uint32_t)HandlePtr->kStartmode   <<           \
                                                         VADC_G_ARBPR_CSM2_Pos)  |        \
                                          ((uint32_t)HandlePtr->kPriority    <<           \
 802284c:	687b      	ldr	r3, [r7, #4]
 802284e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8022852:	ea4f 2303 	mov.w	r3, r3, lsl #8
     */
    for(GroupIdx = (uint8_t)0; GroupIdx < (uint8_t)ADC001_MAX_ADC_GROUP; GroupIdx++)
    {
      if(HandlePtr->kActiveGroups[GroupIdx] == (uint8_t)1)
      {
        VADCGroupPtr[GroupIdx]->ARBPR |= (uint32_t)(((uint32_t)HandlePtr->kAsenEnable <<  \
 8022856:	4303      	orrs	r3, r0
 8022858:	430b      	orrs	r3, r1
 802285a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    /*
     * Enable Arbitration slot.
     * Select conversion start mode for request source.
     * Sets the priority of the background request source.
     */
    for(GroupIdx = (uint8_t)0; GroupIdx < (uint8_t)ADC001_MAX_ADC_GROUP; GroupIdx++)
 802285e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8022862:	f103 0301 	add.w	r3, r3, #1
 8022866:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 802286a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 802286e:	2b03      	cmp	r3, #3
 8022870:	d9c5      	bls.n	80227fe <ADC001_lInit+0x212>
                                                         VADC_G_ARBPR_PRIO2_Pos));
      }
    }

    /* change the state to the Initialized */
    HandlePtr->DynamicHandlePtr->State = ADC001_INITIALIZED;
 8022872:	687b      	ldr	r3, [r7, #4]
 8022874:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022876:	f04f 0201 	mov.w	r2, #1
 802287a:	711a      	strb	r2, [r3, #4]
    Status &= (uint32_t)DAVEApp_SUCCESS;
 802287c:	f04f 0300 	mov.w	r3, #0
 8022880:	623b      	str	r3, [r7, #32]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

}
 8022882:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8022886:	46bd      	mov	sp, r7
 8022888:	bc90      	pop	{r4, r7}
 802288a:	4770      	bx	lr

0802288c <ADC001_Deinit>:

/**
 * This function resets the App.
 */
status_t ADC001_Deinit(const ADC001_HandleType* HandlePtr)
{
 802288c:	b480      	push	{r7}
 802288e:	b08b      	sub	sp, #44	; 0x2c
 8022890:	af00      	add	r7, sp, #0
 8022892:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022894:	f04f 0301 	mov.w	r3, #1
 8022898:	627b      	str	r3, [r7, #36]	; 0x24
  VADC_G_TypeDef *VADCGroupPtr[4];

  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 802289a:	687b      	ldr	r3, [r7, #4]
 802289c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802289e:	60bb      	str	r3, [r7, #8]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 80228a0:	687b      	ldr	r3, [r7, #4]
 80228a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80228a4:	60fb      	str	r3, [r7, #12]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 80228a6:	687b      	ldr	r3, [r7, #4]
 80228a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80228aa:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 80228ac:	687b      	ldr	r3, [r7, #4]
 80228ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80228b0:	617b      	str	r3, [r7, #20]
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 80228b2:	687b      	ldr	r3, [r7, #4]
 80228b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80228b6:	61fb      	str	r3, [r7, #28]

  if((HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED))
 80228b8:	687b      	ldr	r3, [r7, #4]
 80228ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80228bc:	791b      	ldrb	r3, [r3, #4]
 80228be:	2b01      	cmp	r3, #1
 80228c0:	f040 8085 	bne.w	80229ce <ADC001_Deinit+0x142>
  {

    for(ChIdx = (uint8_t)0; ChIdx < (uint8_t)HandlePtr->kChannels; ChIdx++)
 80228c4:	f04f 0300 	mov.w	r3, #0
 80228c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80228cc:	e028      	b.n	8022920 <ADC001_Deinit+0x94>
    {
      GroupNo = (uint8_t )ADC001_ChannelHandlePtr[ChIdx]->kGroupNo;
 80228ce:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80228d2:	f240 13e0 	movw	r3, #480	; 0x1e0
 80228d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80228da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80228de:	781b      	ldrb	r3, [r3, #0]
 80228e0:	76fb      	strb	r3, [r7, #27]
      ChNo = (uint8_t )ADC001_ChannelHandlePtr[ChIdx]->kChannelNo;
 80228e2:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80228e6:	f240 13e0 	movw	r3, #480	; 0x1e0
 80228ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80228ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80228f2:	785b      	ldrb	r3, [r3, #1]
 80228f4:	76bb      	strb	r3, [r7, #26]
      VADCGroupPtr[GroupNo]->CHCTR[ChNo] = (uint32_t )0;
 80228f6:	7efb      	ldrb	r3, [r7, #27]
 80228f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80228fc:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8022900:	18d3      	adds	r3, r2, r3
 8022902:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8022906:	7eba      	ldrb	r2, [r7, #26]
 8022908:	f102 0280 	add.w	r2, r2, #128	; 0x80
 802290c:	f04f 0100 	mov.w	r1, #0
 8022910:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;

  if((HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED))
  {

    for(ChIdx = (uint8_t)0; ChIdx < (uint8_t)HandlePtr->kChannels; ChIdx++)
 8022914:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8022918:	f103 0301 	add.w	r3, r3, #1
 802291c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8022920:	687b      	ldr	r3, [r7, #4]
 8022922:	785b      	ldrb	r3, [r3, #1]
 8022924:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8022928:	429a      	cmp	r2, r3
 802292a:	d3d0      	bcc.n	80228ce <ADC001_Deinit+0x42>
      GroupNo = (uint8_t )ADC001_ChannelHandlePtr[ChIdx]->kGroupNo;
      ChNo = (uint8_t )ADC001_ChannelHandlePtr[ChIdx]->kChannelNo;
      VADCGroupPtr[GroupNo]->CHCTR[ChNo] = (uint32_t )0;
    }

    VADCGlobalPtr->GLOBRCR = (uint32_t )0;
 802292c:	69fb      	ldr	r3, [r7, #28]
 802292e:	f04f 0200 	mov.w	r2, #0
 8022932:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280

    /* Select the input channels sequence */
    VADCGlobalPtr->BRSSEL[0] =  (uint32_t )0;
 8022936:	69fb      	ldr	r3, [r7, #28]
 8022938:	f04f 0200 	mov.w	r2, #0
 802293c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    VADCGlobalPtr->BRSSEL[1] =  (uint32_t )0;
 8022940:	69fb      	ldr	r3, [r7, #28]
 8022942:	f04f 0200 	mov.w	r2, #0
 8022946:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    VADCGlobalPtr->BRSSEL[2] =  (uint32_t )0;
 802294a:	69fb      	ldr	r3, [r7, #28]
 802294c:	f04f 0200 	mov.w	r2, #0
 8022950:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    VADCGlobalPtr->BRSSEL[3] =  (uint32_t )0;
 8022954:	69fb      	ldr	r3, [r7, #28]
 8022956:	f04f 0200 	mov.w	r2, #0
 802295a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    VADCGlobalPtr->BRSCTRL = (uint32_t )0x00808000;
 802295e:	69fa      	ldr	r2, [r7, #28]
 8022960:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8022964:	f2c0 0380 	movt	r3, #128	; 0x80
 8022968:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    VADCGlobalPtr->BRSMR = (uint32_t )0;
 802296c:	69fb      	ldr	r3, [r7, #28]
 802296e:	f04f 0200 	mov.w	r2, #0
 8022972:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    /*
     * Enable Arbitration slot.
     * Select conversion start mode for request source.
     * Sets the priority of the background request source.
     */
    for(GroupIdx = (uint8_t )0; GroupIdx < (uint8_t )ADC001_MAX_ADC_GROUP; GroupIdx++)
 8022976:	f04f 0300 	mov.w	r3, #0
 802297a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 802297e:	e01a      	b.n	80229b6 <ADC001_Deinit+0x12a>
    {
      if(HandlePtr->kActiveGroups[GroupIdx] == (uint8_t)1)
 8022980:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8022984:	687a      	ldr	r2, [r7, #4]
 8022986:	18d3      	adds	r3, r2, r3
 8022988:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 802298c:	2b01      	cmp	r3, #1
 802298e:	d10c      	bne.n	80229aa <ADC001_Deinit+0x11e>
      {
        VADCGroupPtr[GroupIdx]->ARBPR = (uint32_t )0;
 8022990:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8022994:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8022998:	f107 0228 	add.w	r2, r7, #40	; 0x28
 802299c:	18d3      	adds	r3, r2, r3
 802299e:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80229a2:	f04f 0200 	mov.w	r2, #0
 80229a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /*
     * Enable Arbitration slot.
     * Select conversion start mode for request source.
     * Sets the priority of the background request source.
     */
    for(GroupIdx = (uint8_t )0; GroupIdx < (uint8_t )ADC001_MAX_ADC_GROUP; GroupIdx++)
 80229aa:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80229ae:	f103 0301 	add.w	r3, r3, #1
 80229b2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80229b6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80229ba:	2b03      	cmp	r3, #3
 80229bc:	d9e0      	bls.n	8022980 <ADC001_Deinit+0xf4>
      {
        VADCGroupPtr[GroupIdx]->ARBPR = (uint32_t )0;
      }
    }

    Status = (uint32_t)DAVEApp_SUCCESS;
 80229be:	f04f 0300 	mov.w	r3, #0
 80229c2:	627b      	str	r3, [r7, #36]	; 0x24
    HandlePtr->DynamicHandlePtr->State = ADC001_UNINITIALIZED;
 80229c4:	687b      	ldr	r3, [r7, #4]
 80229c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80229c8:	f04f 0200 	mov.w	r2, #0
 80229cc:	711a      	strb	r2, [r3, #4]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80229ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80229d0:	4618      	mov	r0, r3
 80229d2:	f107 072c 	add.w	r7, r7, #44	; 0x2c
 80229d6:	46bd      	mov	sp, r7
 80229d8:	bc80      	pop	{r7}
 80229da:	4770      	bx	lr

080229dc <ADC001_SelectInputClass>:
/**
 * This function selects the input class for the channel.
 */
status_t ADC001_SelectInputClass(const ADC001_HandleType* HandlePtr,
                                                  ADC001_GlobalInPutClass Class)
{
 80229dc:	b490      	push	{r4, r7}
 80229de:	b088      	sub	sp, #32
 80229e0:	af00      	add	r7, sp, #0
 80229e2:	6078      	str	r0, [r7, #4]
 80229e4:	460b      	mov	r3, r1
 80229e6:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80229e8:	f04f 0301 	mov.w	r3, #1
 80229ec:	61fb      	str	r3, [r7, #28]
  uint8_t ChIdx;

  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr[4];

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 80229ee:	687b      	ldr	r3, [r7, #4]
 80229f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80229f2:	60bb      	str	r3, [r7, #8]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 80229f4:	687b      	ldr	r3, [r7, #4]
 80229f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80229f8:	60fb      	str	r3, [r7, #12]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 80229fa:	687b      	ldr	r3, [r7, #4]
 80229fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80229fe:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 8022a00:	687b      	ldr	r3, [r7, #4]
 8022a02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8022a04:	617b      	str	r3, [r7, #20]
  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8022a06:	687b      	ldr	r3, [r7, #4]
 8022a08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022a0a:	791b      	ldrb	r3, [r3, #4]
 8022a0c:	2b01      	cmp	r3, #1
 8022a0e:	d14b      	bne.n	8022aa8 <ADC001_SelectInputClass+0xcc>
  {
    if((Class == ADC001_GLOBAL_CLASS0) || (Class == ADC001_GLOBAL_CLASS1))
 8022a10:	78fb      	ldrb	r3, [r7, #3]
 8022a12:	2b02      	cmp	r3, #2
 8022a14:	d002      	beq.n	8022a1c <ADC001_SelectInputClass+0x40>
 8022a16:	78fb      	ldrb	r3, [r7, #3]
 8022a18:	2b03      	cmp	r3, #3
 8022a1a:	d142      	bne.n	8022aa2 <ADC001_SelectInputClass+0xc6>
    {
      for(ChIdx = (uint8_t)0; ChIdx < (uint8_t)HandlePtr->kChannels; ChIdx++)
 8022a1c:	f04f 0300 	mov.w	r3, #0
 8022a20:	76fb      	strb	r3, [r7, #27]
 8022a22:	e035      	b.n	8022a90 <ADC001_SelectInputClass+0xb4>
      {
        GroupNo = ADC001_ChannelHandlePtr[ChIdx]->kGroupNo;
 8022a24:	7efa      	ldrb	r2, [r7, #27]
 8022a26:	f240 13e0 	movw	r3, #480	; 0x1e0
 8022a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8022a2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8022a32:	781b      	ldrb	r3, [r3, #0]
 8022a34:	76bb      	strb	r3, [r7, #26]
        ChNo = ADC001_ChannelHandlePtr[ChIdx]->kChannelNo;
 8022a36:	7efa      	ldrb	r2, [r7, #27]
 8022a38:	f240 13e0 	movw	r3, #480	; 0x1e0
 8022a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8022a40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8022a44:	785b      	ldrb	r3, [r3, #1]
 8022a46:	767b      	strb	r3, [r7, #25]

        /* Input class */
        WR_REG( VADCGroupPtr[GroupNo]->CHCTR[ChNo],
 8022a48:	7ebb      	ldrb	r3, [r7, #26]
 8022a4a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8022a4e:	f107 0220 	add.w	r2, r7, #32
 8022a52:	18d3      	adds	r3, r2, r3
 8022a54:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8022a58:	7e78      	ldrb	r0, [r7, #25]
 8022a5a:	78fb      	ldrb	r3, [r7, #3]
 8022a5c:	f003 0103 	and.w	r1, r3, #3
 8022a60:	7ebb      	ldrb	r3, [r7, #26]
 8022a62:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8022a66:	f107 0c20 	add.w	ip, r7, #32
 8022a6a:	4463      	add	r3, ip
 8022a6c:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8022a70:	7e7c      	ldrb	r4, [r7, #25]
 8022a72:	f104 0480 	add.w	r4, r4, #128	; 0x80
 8022a76:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8022a7a:	f023 0303 	bic.w	r3, r3, #3
 8022a7e:	4319      	orrs	r1, r3
 8022a80:	f100 0380 	add.w	r3, r0, #128	; 0x80
 8022a84:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
  {
    if((Class == ADC001_GLOBAL_CLASS0) || (Class == ADC001_GLOBAL_CLASS1))
    {
      for(ChIdx = (uint8_t)0; ChIdx < (uint8_t)HandlePtr->kChannels; ChIdx++)
 8022a88:	7efb      	ldrb	r3, [r7, #27]
 8022a8a:	f103 0301 	add.w	r3, r3, #1
 8022a8e:	76fb      	strb	r3, [r7, #27]
 8022a90:	687b      	ldr	r3, [r7, #4]
 8022a92:	785b      	ldrb	r3, [r3, #1]
 8022a94:	7efa      	ldrb	r2, [r7, #27]
 8022a96:	429a      	cmp	r2, r3
 8022a98:	d3c4      	bcc.n	8022a24 <ADC001_SelectInputClass+0x48>
          VADC_G_CHCTR_ICLSEL_Msk,
          VADC_G_CHCTR_ICLSEL_Pos,
          (uint32_t)Class
         );
      }
      Status = (uint8_t)DAVEApp_SUCCESS;
 8022a9a:	f04f 0300 	mov.w	r3, #0
 8022a9e:	61fb      	str	r3, [r7, #28]
 8022aa0:	e002      	b.n	8022aa8 <ADC001_SelectInputClass+0xcc>
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8022aa2:	f04f 0302 	mov.w	r3, #2
 8022aa6:	61fb      	str	r3, [r7, #28]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022aa8:	69fb      	ldr	r3, [r7, #28]
}
 8022aaa:	4618      	mov	r0, r3
 8022aac:	f107 0720 	add.w	r7, r7, #32
 8022ab0:	46bd      	mov	sp, r7
 8022ab2:	bc90      	pop	{r4, r7}
 8022ab4:	4770      	bx	lr
 8022ab6:	bf00      	nop

08022ab8 <ADC001_EnableResultEvt>:

/**
 * This function enables the service request after result event.
 */
status_t ADC001_EnableResultEvt(const ADC001_HandleType* HandlePtr)
{
 8022ab8:	b480      	push	{r7}
 8022aba:	b085      	sub	sp, #20
 8022abc:	af00      	add	r7, sp, #0
 8022abe:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022ac0:	f04f 0301 	mov.w	r3, #1
 8022ac4:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022ac6:	687b      	ldr	r3, [r7, #4]
 8022ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022aca:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 8022acc:	687b      	ldr	r3, [r7, #4]
 8022ace:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022ad0:	791b      	ldrb	r3, [r3, #4]
 8022ad2:	2b00      	cmp	r3, #0
 8022ad4:	d00a      	beq.n	8022aec <ADC001_EnableResultEvt+0x34>
  {
    /* Enable Result event service request  */
    SET_BIT( VADCGlobalPtr->GLOBRCR, VADC_GLOBRCR_SRGEN_Pos);
 8022ad6:	68bb      	ldr	r3, [r7, #8]
 8022ad8:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
 8022adc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8022ae0:	68bb      	ldr	r3, [r7, #8]
 8022ae2:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
    Status = (uint32_t)DAVEApp_SUCCESS;
 8022ae6:	f04f 0300 	mov.w	r3, #0
 8022aea:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022aec:	68fb      	ldr	r3, [r7, #12]
}
 8022aee:	4618      	mov	r0, r3
 8022af0:	f107 0714 	add.w	r7, r7, #20
 8022af4:	46bd      	mov	sp, r7
 8022af6:	bc80      	pop	{r7}
 8022af8:	4770      	bx	lr
 8022afa:	bf00      	nop

08022afc <ADC001_DisableResultEvt>:

/**
 * This function disables the service request after result event.
 */
status_t ADC001_DisableResultEvt(const ADC001_HandleType* HandlePtr)
{
 8022afc:	b480      	push	{r7}
 8022afe:	b085      	sub	sp, #20
 8022b00:	af00      	add	r7, sp, #0
 8022b02:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022b04:	f04f 0301 	mov.w	r3, #1
 8022b08:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022b0a:	687b      	ldr	r3, [r7, #4]
 8022b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022b0e:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 8022b10:	687b      	ldr	r3, [r7, #4]
 8022b12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022b14:	791b      	ldrb	r3, [r3, #4]
 8022b16:	2b00      	cmp	r3, #0
 8022b18:	d00a      	beq.n	8022b30 <ADC001_DisableResultEvt+0x34>
  {
    /* Disables Result event service request  */
    CLR_BIT( VADCGlobalPtr->GLOBRCR, VADC_GLOBRCR_SRGEN_Pos);
 8022b1a:	68bb      	ldr	r3, [r7, #8]
 8022b1c:	f8d3 3280 	ldr.w	r3, [r3, #640]	; 0x280
 8022b20:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8022b24:	68bb      	ldr	r3, [r7, #8]
 8022b26:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
    Status = (uint32_t)DAVEApp_SUCCESS;
 8022b2a:	f04f 0300 	mov.w	r3, #0
 8022b2e:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022b30:	68fb      	ldr	r3, [r7, #12]
}
 8022b32:	4618      	mov	r0, r3
 8022b34:	f107 0714 	add.w	r7, r7, #20
 8022b38:	46bd      	mov	sp, r7
 8022b3a:	bc80      	pop	{r7}
 8022b3c:	4770      	bx	lr
 8022b3e:	bf00      	nop

08022b40 <ADC001_GetResult>:
/**
 * This function returns the result of the normal mode ADC conversion.
 */
status_t ADC001_GetResult(const ADC001_HandleType* HandlePtr,
                                            ADC001_ResultHandleType* ResultPtr)
{
 8022b40:	b480      	push	{r7}
 8022b42:	b087      	sub	sp, #28
 8022b44:	af00      	add	r7, sp, #0
 8022b46:	6078      	str	r0, [r7, #4]
 8022b48:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022b4a:	f04f 0301 	mov.w	r3, #1
 8022b4e:	617b      	str	r3, [r7, #20]
  uint32_t ADCResult;

  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022b50:	687b      	ldr	r3, [r7, #4]
 8022b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022b54:	613b      	str	r3, [r7, #16]

  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8022b56:	687b      	ldr	r3, [r7, #4]
 8022b58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022b5a:	791b      	ldrb	r3, [r3, #4]
 8022b5c:	2b01      	cmp	r3, #1
 8022b5e:	d12a      	bne.n	8022bb6 <ADC001_GetResult+0x76>
  {
    if(ResultPtr != NULL)
 8022b60:	683b      	ldr	r3, [r7, #0]
 8022b62:	2b00      	cmp	r3, #0
 8022b64:	d024      	beq.n	8022bb0 <ADC001_GetResult+0x70>
    {
      ADCResult = VADCGlobalPtr->GLOBRES;
 8022b66:	693b      	ldr	r3, [r7, #16]
 8022b68:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8022b6c:	60fb      	str	r3, [r7, #12]
      /* If valid flag is set */
      if(((ADCResult & VADC_GLOBRES_VF_Msk) >> VADC_GLOBRES_VF_Pos) == (uint32_t)1)
 8022b6e:	68fb      	ldr	r3, [r7, #12]
 8022b70:	ea4f 73d3 	mov.w	r3, r3, lsr #31
 8022b74:	2b01      	cmp	r3, #1
 8022b76:	d117      	bne.n	8022ba8 <ADC001_GetResult+0x68>
      {
          ResultPtr->GroupNo = (uint8_t)((ADCResult & VADC_GLOBRES_GNR_Msk) >> VADC_GLOBRES_GNR_Pos);
 8022b78:	68fb      	ldr	r3, [r7, #12]
 8022b7a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8022b7e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8022b82:	b2da      	uxtb	r2, r3
 8022b84:	683b      	ldr	r3, [r7, #0]
 8022b86:	701a      	strb	r2, [r3, #0]
          ResultPtr->ChannelNo = (uint8_t)((ADCResult & VADC_GLOBRES_CHNR_Msk) >> VADC_GLOBRES_CHNR_Pos);
 8022b88:	68fb      	ldr	r3, [r7, #12]
 8022b8a:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 8022b8e:	ea4f 5313 	mov.w	r3, r3, lsr #20
 8022b92:	b2da      	uxtb	r2, r3
 8022b94:	683b      	ldr	r3, [r7, #0]
 8022b96:	705a      	strb	r2, [r3, #1]
          ResultPtr->Result = (uint16_t)(ADCResult & VADC_GLOBRES_RESULT_Msk);
 8022b98:	68fb      	ldr	r3, [r7, #12]
 8022b9a:	b29a      	uxth	r2, r3
 8022b9c:	683b      	ldr	r3, [r7, #0]
 8022b9e:	805a      	strh	r2, [r3, #2]
          Status = (uint32_t)DAVEApp_SUCCESS;
 8022ba0:	f04f 0300 	mov.w	r3, #0
 8022ba4:	617b      	str	r3, [r7, #20]
 8022ba6:	e006      	b.n	8022bb6 <ADC001_GetResult+0x76>
      }
      /* If data is old, then send error as invalid data */
      else
      {
        Status = (uint32_t)ADC001_INVALID_RESULT;
 8022ba8:	f04f 0303 	mov.w	r3, #3
 8022bac:	617b      	str	r3, [r7, #20]
 8022bae:	e002      	b.n	8022bb6 <ADC001_GetResult+0x76>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8022bb0:	f04f 0302 	mov.w	r3, #2
 8022bb4:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022bb6:	697b      	ldr	r3, [r7, #20]
}
 8022bb8:	4618      	mov	r0, r3
 8022bba:	f107 071c 	add.w	r7, r7, #28
 8022bbe:	46bd      	mov	sp, r7
 8022bc0:	bc80      	pop	{r7}
 8022bc2:	4770      	bx	lr

08022bc4 <ADC001_GetFastResult>:

/**
 * This function returns the result of the normal mode ADC conversion without checking the valid bitfield.
 */
uint16_t ADC001_GetFastResult(const ADC001_HandleType* HandlePtr)
{
 8022bc4:	b480      	push	{r7}
 8022bc6:	b085      	sub	sp, #20
 8022bc8:	af00      	add	r7, sp, #0
 8022bca:	6078      	str	r0, [r7, #4]

    /* Pointer to the VADC Kernel Structure */
    VADC_GLOBAL_TypeDef *VADCGlobalPtr;
     VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022bcc:	687b      	ldr	r3, [r7, #4]
 8022bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022bd0:	60fb      	str	r3, [r7, #12]

    return (uint16_t)(VADCGlobalPtr->GLOBRES & (uint32_t)VADC_GLOBRES_RESULT_Msk);
 8022bd2:	68fb      	ldr	r3, [r7, #12]
 8022bd4:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8022bd8:	b29b      	uxth	r3, r3
}
 8022bda:	4618      	mov	r0, r3
 8022bdc:	f107 0714 	add.w	r7, r7, #20
 8022be0:	46bd      	mov	sp, r7
 8022be2:	bc80      	pop	{r7}
 8022be4:	4770      	bx	lr
 8022be6:	bf00      	nop

08022be8 <ADC001_GetResultEvtFlag>:
/**
 * This function checks whether Result event flag is set.
 */
status_t ADC001_GetResultEvtFlag(const ADC001_HandleType* HandlePtr,
                                                            uint8_t* EvtStatus)
{
 8022be8:	b480      	push	{r7}
 8022bea:	b085      	sub	sp, #20
 8022bec:	af00      	add	r7, sp, #0
 8022bee:	6078      	str	r0, [r7, #4]
 8022bf0:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022bf2:	f04f 0301 	mov.w	r3, #1
 8022bf6:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022bf8:	687b      	ldr	r3, [r7, #4]
 8022bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022bfc:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 8022bfe:	687b      	ldr	r3, [r7, #4]
 8022c00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022c02:	791b      	ldrb	r3, [r3, #4]
 8022c04:	2b00      	cmp	r3, #0
 8022c06:	d013      	beq.n	8022c30 <ADC001_GetResultEvtFlag+0x48>
  {
    if(EvtStatus != NULL)
 8022c08:	683b      	ldr	r3, [r7, #0]
 8022c0a:	2b00      	cmp	r3, #0
 8022c0c:	d00d      	beq.n	8022c2a <ADC001_GetResultEvtFlag+0x42>
    {
      *EvtStatus = (uint8_t)RD_REG( VADCGlobalPtr->GLOBEFLAG,
 8022c0e:	68bb      	ldr	r3, [r7, #8]
 8022c10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8022c14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8022c18:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8022c1c:	b2da      	uxtb	r2, r3
 8022c1e:	683b      	ldr	r3, [r7, #0]
 8022c20:	701a      	strb	r2, [r3, #0]
                          VADC_GLOBEFLAG_REVGLB_Msk, VADC_GLOBEFLAG_REVGLB_Pos);
      Status = (uint32_t)DAVEApp_SUCCESS;
 8022c22:	f04f 0300 	mov.w	r3, #0
 8022c26:	60fb      	str	r3, [r7, #12]
 8022c28:	e002      	b.n	8022c30 <ADC001_GetResultEvtFlag+0x48>
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8022c2a:	f04f 0302 	mov.w	r3, #2
 8022c2e:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022c30:	68fb      	ldr	r3, [r7, #12]
}
 8022c32:	4618      	mov	r0, r3
 8022c34:	f107 0714 	add.w	r7, r7, #20
 8022c38:	46bd      	mov	sp, r7
 8022c3a:	bc80      	pop	{r7}
 8022c3c:	4770      	bx	lr
 8022c3e:	bf00      	nop

08022c40 <ADC001_SetResultEvtFlag>:

/**
 * This will set the result event flag through software.
 */
status_t ADC001_SetResultEvtFlag(const ADC001_HandleType* HandlePtr)
{
 8022c40:	b480      	push	{r7}
 8022c42:	b085      	sub	sp, #20
 8022c44:	af00      	add	r7, sp, #0
 8022c46:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022c48:	f04f 0301 	mov.w	r3, #1
 8022c4c:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022c4e:	687b      	ldr	r3, [r7, #4]
 8022c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022c52:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 8022c54:	687b      	ldr	r3, [r7, #4]
 8022c56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022c58:	791b      	ldrb	r3, [r3, #4]
 8022c5a:	2b00      	cmp	r3, #0
 8022c5c:	d00a      	beq.n	8022c74 <ADC001_SetResultEvtFlag+0x34>
  {
    SET_BIT( VADCGlobalPtr->GLOBEFLAG,
 8022c5e:	68bb      	ldr	r3, [r7, #8]
 8022c60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8022c64:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8022c68:	68bb      	ldr	r3, [r7, #8]
 8022c6a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
             VADC_GLOBEFLAG_REVGLB_Pos
           );
    Status = (uint32_t)DAVEApp_SUCCESS;
 8022c6e:	f04f 0300 	mov.w	r3, #0
 8022c72:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022c74:	68fb      	ldr	r3, [r7, #12]
}
 8022c76:	4618      	mov	r0, r3
 8022c78:	f107 0714 	add.w	r7, r7, #20
 8022c7c:	46bd      	mov	sp, r7
 8022c7e:	bc80      	pop	{r7}
 8022c80:	4770      	bx	lr
 8022c82:	bf00      	nop

08022c84 <ADC001_ClearResultEvtFlag>:

/**
 * This function clears the pending result event flag
 */
status_t ADC001_ClearResultEvtFlag(const ADC001_HandleType* HandlePtr)
{
 8022c84:	b480      	push	{r7}
 8022c86:	b085      	sub	sp, #20
 8022c88:	af00      	add	r7, sp, #0
 8022c8a:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022c8c:	f04f 0301 	mov.w	r3, #1
 8022c90:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022c92:	687b      	ldr	r3, [r7, #4]
 8022c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022c96:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 8022c98:	687b      	ldr	r3, [r7, #4]
 8022c9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022c9c:	791b      	ldrb	r3, [r3, #4]
 8022c9e:	2b00      	cmp	r3, #0
 8022ca0:	d00a      	beq.n	8022cb8 <ADC001_ClearResultEvtFlag+0x34>
  {
    SET_BIT( VADCGlobalPtr->GLOBEFLAG,
 8022ca2:	68bb      	ldr	r3, [r7, #8]
 8022ca4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8022ca8:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8022cac:	68bb      	ldr	r3, [r7, #8]
 8022cae:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
             VADC_GLOBEFLAG_REVGLBCLR_Pos
           );
    Status = (uint32_t)DAVEApp_SUCCESS;
 8022cb2:	f04f 0300 	mov.w	r3, #0
 8022cb6:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022cb8:	68fb      	ldr	r3, [r7, #12]
}
 8022cba:	4618      	mov	r0, r3
 8022cbc:	f107 0714 	add.w	r7, r7, #20
 8022cc0:	46bd      	mov	sp, r7
 8022cc2:	bc80      	pop	{r7}
 8022cc4:	4770      	bx	lr
 8022cc6:	bf00      	nop

08022cc8 <ADC001_GetChannelEvtFlag>:
 * This function checks whether Channel event flag is set.
 */
status_t ADC001_GetChannelEvtFlag(const ADC001_HandleType* HandlePtr,
                                  uint8_t* EvtStatus,
                                  const ADC001_ChannelHandleType* ChannelPtr)
{
 8022cc8:	b480      	push	{r7}
 8022cca:	b08b      	sub	sp, #44	; 0x2c
 8022ccc:	af00      	add	r7, sp, #0
 8022cce:	60f8      	str	r0, [r7, #12]
 8022cd0:	60b9      	str	r1, [r7, #8]
 8022cd2:	607a      	str	r2, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022cd4:	f04f 0301 	mov.w	r3, #1
 8022cd8:	627b      	str	r3, [r7, #36]	; 0x24
  uint8_t ChannelNo;

  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr[4];

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 8022cda:	68fb      	ldr	r3, [r7, #12]
 8022cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8022cde:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 8022ce0:	68fb      	ldr	r3, [r7, #12]
 8022ce2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8022ce4:	617b      	str	r3, [r7, #20]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 8022ce6:	68fb      	ldr	r3, [r7, #12]
 8022ce8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8022cea:	61bb      	str	r3, [r7, #24]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 8022cec:	68fb      	ldr	r3, [r7, #12]
 8022cee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8022cf0:	61fb      	str	r3, [r7, #28]
  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8022cf2:	68fb      	ldr	r3, [r7, #12]
 8022cf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022cf6:	791b      	ldrb	r3, [r3, #4]
 8022cf8:	2b01      	cmp	r3, #1
 8022cfa:	d14f      	bne.n	8022d9c <ADC001_GetChannelEvtFlag+0xd4>
  {
    if((ChannelPtr != NULL) && (EvtStatus != NULL))
 8022cfc:	687b      	ldr	r3, [r7, #4]
 8022cfe:	2b00      	cmp	r3, #0
 8022d00:	d049      	beq.n	8022d96 <ADC001_GetChannelEvtFlag+0xce>
 8022d02:	68bb      	ldr	r3, [r7, #8]
 8022d04:	2b00      	cmp	r3, #0
 8022d06:	d046      	beq.n	8022d96 <ADC001_GetChannelEvtFlag+0xce>
    {
      GroupNo = ChannelPtr->kGroupNo;
 8022d08:	687b      	ldr	r3, [r7, #4]
 8022d0a:	781b      	ldrb	r3, [r3, #0]
 8022d0c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      ChannelNo = ChannelPtr->kChannelNo;
 8022d10:	687b      	ldr	r3, [r7, #4]
 8022d12:	785b      	ldrb	r3, [r3, #1]
 8022d14:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
 8022d18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8022d1c:	2b03      	cmp	r3, #3
 8022d1e:	d836      	bhi.n	8022d8e <ADC001_GetChannelEvtFlag+0xc6>
 8022d20:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8022d24:	2b07      	cmp	r3, #7
 8022d26:	d832      	bhi.n	8022d8e <ADC001_GetChannelEvtFlag+0xc6>
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
 8022d28:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8022d2c:	68fa      	ldr	r2, [r7, #12]
 8022d2e:	18d3      	adds	r3, r2, r3
 8022d30:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
    if((ChannelPtr != NULL) && (EvtStatus != NULL))
    {
      GroupNo = ChannelPtr->kGroupNo;
      ChannelNo = ChannelPtr->kChannelNo;
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
 8022d34:	2b01      	cmp	r3, #1
 8022d36:	d12a      	bne.n	8022d8e <ADC001_GetChannelEvtFlag+0xc6>
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
              (HandlePtr->kActiveChannels[GroupNo][ChannelNo] == (uint8_t)1))
 8022d38:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8022d3c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8022d40:	68f9      	ldr	r1, [r7, #12]
 8022d42:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8022d46:	188a      	adds	r2, r1, r2
 8022d48:	18d3      	adds	r3, r2, r3
 8022d4a:	f103 0308 	add.w	r3, r3, #8
 8022d4e:	789b      	ldrb	r3, [r3, #2]
    {
      GroupNo = ChannelPtr->kGroupNo;
      ChannelNo = ChannelPtr->kChannelNo;
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
 8022d50:	2b01      	cmp	r3, #1
 8022d52:	d11c      	bne.n	8022d8e <ADC001_GetChannelEvtFlag+0xc6>
              (HandlePtr->kActiveChannels[GroupNo][ChannelNo] == (uint8_t)1))
      {
        *EvtStatus = (uint8_t)RD_REG(VADCGroupPtr[GroupNo]->CEFLAG,
 8022d54:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8022d58:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8022d5c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8022d60:	18d3      	adds	r3, r2, r3
 8022d62:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8022d66:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 8022d6a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8022d6e:	f04f 0101 	mov.w	r1, #1
 8022d72:	fa01 f303 	lsl.w	r3, r1, r3
 8022d76:	401a      	ands	r2, r3
 8022d78:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8022d7c:	fa22 f303 	lsr.w	r3, r2, r3
 8022d80:	b2da      	uxtb	r2, r3
 8022d82:	68bb      	ldr	r3, [r7, #8]
 8022d84:	701a      	strb	r2, [r3, #0]
                      ((uint32_t)0x01 << ChannelNo),
                      ChannelNo);
        Status = (uint32_t)DAVEApp_SUCCESS;
 8022d86:	f04f 0300 	mov.w	r3, #0
 8022d8a:	627b      	str	r3, [r7, #36]	; 0x24
  {
    if((ChannelPtr != NULL) && (EvtStatus != NULL))
    {
      GroupNo = ChannelPtr->kGroupNo;
      ChannelNo = ChannelPtr->kChannelNo;
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
 8022d8c:	e006      	b.n	8022d9c <ADC001_GetChannelEvtFlag+0xd4>
                      ChannelNo);
        Status = (uint32_t)DAVEApp_SUCCESS;
      }
      else
      {
        Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8022d8e:	f04f 0302 	mov.w	r3, #2
 8022d92:	627b      	str	r3, [r7, #36]	; 0x24
  {
    if((ChannelPtr != NULL) && (EvtStatus != NULL))
    {
      GroupNo = ChannelPtr->kGroupNo;
      ChannelNo = ChannelPtr->kChannelNo;
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
 8022d94:	e002      	b.n	8022d9c <ADC001_GetChannelEvtFlag+0xd4>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8022d96:	f04f 0302 	mov.w	r3, #2
 8022d9a:	627b      	str	r3, [r7, #36]	; 0x24
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8022d9e:	4618      	mov	r0, r3
 8022da0:	f107 072c 	add.w	r7, r7, #44	; 0x2c
 8022da4:	46bd      	mov	sp, r7
 8022da6:	bc80      	pop	{r7}
 8022da8:	4770      	bx	lr
 8022daa:	bf00      	nop

08022dac <ADC001_SetChannelEvtFlag>:
/**
 * This function sets the channel event flags through software.
 */
status_t ADC001_SetChannelEvtFlag(const ADC001_HandleType* HandlePtr,
                                  const ADC001_ChannelHandleType* ChannelPtr)
{
 8022dac:	b480      	push	{r7}
 8022dae:	b089      	sub	sp, #36	; 0x24
 8022db0:	af00      	add	r7, sp, #0
 8022db2:	6078      	str	r0, [r7, #4]
 8022db4:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022db6:	f04f 0301 	mov.w	r3, #1
 8022dba:	61fb      	str	r3, [r7, #28]
  uint8_t ChannelNo;

  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr[4];

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 8022dbc:	687b      	ldr	r3, [r7, #4]
 8022dbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8022dc0:	60bb      	str	r3, [r7, #8]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 8022dc2:	687b      	ldr	r3, [r7, #4]
 8022dc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8022dc6:	60fb      	str	r3, [r7, #12]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 8022dc8:	687b      	ldr	r3, [r7, #4]
 8022dca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8022dcc:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 8022dce:	687b      	ldr	r3, [r7, #4]
 8022dd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8022dd2:	617b      	str	r3, [r7, #20]
  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8022dd4:	687b      	ldr	r3, [r7, #4]
 8022dd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022dd8:	791b      	ldrb	r3, [r3, #4]
 8022dda:	2b01      	cmp	r3, #1
 8022ddc:	d146      	bne.n	8022e6c <ADC001_SetChannelEvtFlag+0xc0>
  {
    if(ChannelPtr != NULL)
 8022dde:	683b      	ldr	r3, [r7, #0]
 8022de0:	2b00      	cmp	r3, #0
 8022de2:	d040      	beq.n	8022e66 <ADC001_SetChannelEvtFlag+0xba>
    {
      GroupNo = ChannelPtr->kGroupNo;
 8022de4:	683b      	ldr	r3, [r7, #0]
 8022de6:	781b      	ldrb	r3, [r3, #0]
 8022de8:	76fb      	strb	r3, [r7, #27]
      ChannelNo = ChannelPtr->kChannelNo;
 8022dea:	683b      	ldr	r3, [r7, #0]
 8022dec:	785b      	ldrb	r3, [r3, #1]
 8022dee:	76bb      	strb	r3, [r7, #26]
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
 8022df0:	7efb      	ldrb	r3, [r7, #27]
 8022df2:	2b03      	cmp	r3, #3
 8022df4:	d833      	bhi.n	8022e5e <ADC001_SetChannelEvtFlag+0xb2>
 8022df6:	7ebb      	ldrb	r3, [r7, #26]
 8022df8:	2b07      	cmp	r3, #7
 8022dfa:	d830      	bhi.n	8022e5e <ADC001_SetChannelEvtFlag+0xb2>
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
 8022dfc:	7efb      	ldrb	r3, [r7, #27]
 8022dfe:	687a      	ldr	r2, [r7, #4]
 8022e00:	18d3      	adds	r3, r2, r3
 8022e02:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
    if(ChannelPtr != NULL)
    {
      GroupNo = ChannelPtr->kGroupNo;
      ChannelNo = ChannelPtr->kChannelNo;
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
 8022e06:	2b01      	cmp	r3, #1
 8022e08:	d129      	bne.n	8022e5e <ADC001_SetChannelEvtFlag+0xb2>
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
              (HandlePtr->kActiveChannels[GroupNo][ChannelNo] == (uint8_t)1))
 8022e0a:	7efa      	ldrb	r2, [r7, #27]
 8022e0c:	7ebb      	ldrb	r3, [r7, #26]
 8022e0e:	6879      	ldr	r1, [r7, #4]
 8022e10:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8022e14:	188a      	adds	r2, r1, r2
 8022e16:	18d3      	adds	r3, r2, r3
 8022e18:	f103 0308 	add.w	r3, r3, #8
 8022e1c:	789b      	ldrb	r3, [r3, #2]
    {
      GroupNo = ChannelPtr->kGroupNo;
      ChannelNo = ChannelPtr->kChannelNo;
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
 8022e1e:	2b01      	cmp	r3, #1
 8022e20:	d11d      	bne.n	8022e5e <ADC001_SetChannelEvtFlag+0xb2>
              (HandlePtr->kActiveChannels[GroupNo][ChannelNo] == (uint8_t)1))
      {
        SET_BIT( VADCGroupPtr[GroupNo]->CEFLAG, ChannelNo);
 8022e22:	7efb      	ldrb	r3, [r7, #27]
 8022e24:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8022e28:	f107 0120 	add.w	r1, r7, #32
 8022e2c:	18cb      	adds	r3, r1, r3
 8022e2e:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8022e32:	7efb      	ldrb	r3, [r7, #27]
 8022e34:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8022e38:	f107 0120 	add.w	r1, r7, #32
 8022e3c:	18cb      	adds	r3, r1, r3
 8022e3e:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8022e42:	f8d3 1180 	ldr.w	r1, [r3, #384]	; 0x180
 8022e46:	7ebb      	ldrb	r3, [r7, #26]
 8022e48:	f04f 0001 	mov.w	r0, #1
 8022e4c:	fa00 f303 	lsl.w	r3, r0, r3
 8022e50:	430b      	orrs	r3, r1
 8022e52:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
        Status = (uint32_t)DAVEApp_SUCCESS;
 8022e56:	f04f 0300 	mov.w	r3, #0
 8022e5a:	61fb      	str	r3, [r7, #28]
 8022e5c:	e006      	b.n	8022e6c <ADC001_SetChannelEvtFlag+0xc0>
      }
      else
      {
        Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8022e5e:	f04f 0302 	mov.w	r3, #2
 8022e62:	61fb      	str	r3, [r7, #28]
 8022e64:	e002      	b.n	8022e6c <ADC001_SetChannelEvtFlag+0xc0>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8022e66:	f04f 0302 	mov.w	r3, #2
 8022e6a:	61fb      	str	r3, [r7, #28]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022e6c:	69fb      	ldr	r3, [r7, #28]
}
 8022e6e:	4618      	mov	r0, r3
 8022e70:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8022e74:	46bd      	mov	sp, r7
 8022e76:	bc80      	pop	{r7}
 8022e78:	4770      	bx	lr
 8022e7a:	bf00      	nop

08022e7c <ADC001_ClearChannelEvtFlag>:
/**
 * This function clears the pending channel event flag.
 */
status_t ADC001_ClearChannelEvtFlag(const ADC001_HandleType* HandlePtr,
                                    const ADC001_ChannelHandleType* ChannelPtr)
{
 8022e7c:	b480      	push	{r7}
 8022e7e:	b089      	sub	sp, #36	; 0x24
 8022e80:	af00      	add	r7, sp, #0
 8022e82:	6078      	str	r0, [r7, #4]
 8022e84:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022e86:	f04f 0301 	mov.w	r3, #1
 8022e8a:	61fb      	str	r3, [r7, #28]
  uint8_t ChannelNo;

  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr[4];

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 8022e8c:	687b      	ldr	r3, [r7, #4]
 8022e8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8022e90:	60bb      	str	r3, [r7, #8]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 8022e92:	687b      	ldr	r3, [r7, #4]
 8022e94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8022e96:	60fb      	str	r3, [r7, #12]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 8022e98:	687b      	ldr	r3, [r7, #4]
 8022e9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8022e9c:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 8022e9e:	687b      	ldr	r3, [r7, #4]
 8022ea0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8022ea2:	617b      	str	r3, [r7, #20]
  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8022ea4:	687b      	ldr	r3, [r7, #4]
 8022ea6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022ea8:	791b      	ldrb	r3, [r3, #4]
 8022eaa:	2b01      	cmp	r3, #1
 8022eac:	d146      	bne.n	8022f3c <ADC001_ClearChannelEvtFlag+0xc0>
  {
    if(ChannelPtr != NULL)
 8022eae:	683b      	ldr	r3, [r7, #0]
 8022eb0:	2b00      	cmp	r3, #0
 8022eb2:	d040      	beq.n	8022f36 <ADC001_ClearChannelEvtFlag+0xba>
    {
      GroupNo = ChannelPtr->kGroupNo;
 8022eb4:	683b      	ldr	r3, [r7, #0]
 8022eb6:	781b      	ldrb	r3, [r3, #0]
 8022eb8:	76fb      	strb	r3, [r7, #27]
      ChannelNo = ChannelPtr->kChannelNo;
 8022eba:	683b      	ldr	r3, [r7, #0]
 8022ebc:	785b      	ldrb	r3, [r3, #1]
 8022ebe:	76bb      	strb	r3, [r7, #26]
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
 8022ec0:	7efb      	ldrb	r3, [r7, #27]
 8022ec2:	2b03      	cmp	r3, #3
 8022ec4:	d833      	bhi.n	8022f2e <ADC001_ClearChannelEvtFlag+0xb2>
 8022ec6:	7ebb      	ldrb	r3, [r7, #26]
 8022ec8:	2b07      	cmp	r3, #7
 8022eca:	d830      	bhi.n	8022f2e <ADC001_ClearChannelEvtFlag+0xb2>
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
 8022ecc:	7efb      	ldrb	r3, [r7, #27]
 8022ece:	687a      	ldr	r2, [r7, #4]
 8022ed0:	18d3      	adds	r3, r2, r3
 8022ed2:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
    if(ChannelPtr != NULL)
    {
      GroupNo = ChannelPtr->kGroupNo;
      ChannelNo = ChannelPtr->kChannelNo;
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
 8022ed6:	2b01      	cmp	r3, #1
 8022ed8:	d129      	bne.n	8022f2e <ADC001_ClearChannelEvtFlag+0xb2>
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
              (HandlePtr->kActiveChannels[GroupNo][ChannelNo] == (uint8_t)1))
 8022eda:	7efa      	ldrb	r2, [r7, #27]
 8022edc:	7ebb      	ldrb	r3, [r7, #26]
 8022ede:	6879      	ldr	r1, [r7, #4]
 8022ee0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8022ee4:	188a      	adds	r2, r1, r2
 8022ee6:	18d3      	adds	r3, r2, r3
 8022ee8:	f103 0308 	add.w	r3, r3, #8
 8022eec:	789b      	ldrb	r3, [r3, #2]
    {
      GroupNo = ChannelPtr->kGroupNo;
      ChannelNo = ChannelPtr->kChannelNo;
      if((GroupNo < (uint8_t)ADC001_MAX_ADC_GROUP) &&
          (ChannelNo < (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
            (HandlePtr->kActiveGroups[GroupNo] == (uint8_t)1) &&
 8022eee:	2b01      	cmp	r3, #1
 8022ef0:	d11d      	bne.n	8022f2e <ADC001_ClearChannelEvtFlag+0xb2>
              (HandlePtr->kActiveChannels[GroupNo][ChannelNo] == (uint8_t)1))
      {
        SET_BIT( VADCGroupPtr[GroupNo]->CEFCLR, ChannelNo);
 8022ef2:	7efb      	ldrb	r3, [r7, #27]
 8022ef4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8022ef8:	f107 0120 	add.w	r1, r7, #32
 8022efc:	18cb      	adds	r3, r1, r3
 8022efe:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8022f02:	7efb      	ldrb	r3, [r7, #27]
 8022f04:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8022f08:	f107 0120 	add.w	r1, r7, #32
 8022f0c:	18cb      	adds	r3, r1, r3
 8022f0e:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8022f12:	f8d3 1190 	ldr.w	r1, [r3, #400]	; 0x190
 8022f16:	7ebb      	ldrb	r3, [r7, #26]
 8022f18:	f04f 0001 	mov.w	r0, #1
 8022f1c:	fa00 f303 	lsl.w	r3, r0, r3
 8022f20:	430b      	orrs	r3, r1
 8022f22:	f8c2 3190 	str.w	r3, [r2, #400]	; 0x190
        Status = (uint32_t)DAVEApp_SUCCESS;
 8022f26:	f04f 0300 	mov.w	r3, #0
 8022f2a:	61fb      	str	r3, [r7, #28]
 8022f2c:	e006      	b.n	8022f3c <ADC001_ClearChannelEvtFlag+0xc0>
      }
      else
      {
        Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8022f2e:	f04f 0302 	mov.w	r3, #2
 8022f32:	61fb      	str	r3, [r7, #28]
 8022f34:	e002      	b.n	8022f3c <ADC001_ClearChannelEvtFlag+0xc0>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8022f36:	f04f 0302 	mov.w	r3, #2
 8022f3a:	61fb      	str	r3, [r7, #28]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022f3c:	69fb      	ldr	r3, [r7, #28]
}
 8022f3e:	4618      	mov	r0, r3
 8022f40:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8022f44:	46bd      	mov	sp, r7
 8022f46:	bc80      	pop	{r7}
 8022f48:	4770      	bx	lr
 8022f4a:	bf00      	nop

08022f4c <ADC001_EnableBackGroundEvent>:
/**
 * This function enables the service request after background request
 * source event.
 */
status_t ADC001_EnableBackGroundEvent(const ADC001_HandleType* HandlePtr)
{
 8022f4c:	b480      	push	{r7}
 8022f4e:	b085      	sub	sp, #20
 8022f50:	af00      	add	r7, sp, #0
 8022f52:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022f54:	f04f 0301 	mov.w	r3, #1
 8022f58:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022f5a:	687b      	ldr	r3, [r7, #4]
 8022f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022f5e:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 8022f60:	687b      	ldr	r3, [r7, #4]
 8022f62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022f64:	791b      	ldrb	r3, [r3, #4]
 8022f66:	2b00      	cmp	r3, #0
 8022f68:	d00a      	beq.n	8022f80 <ADC001_EnableBackGroundEvent+0x34>
  {
    /* Enable background request source event service request  */
    SET_BIT( VADCGlobalPtr->BRSMR,
 8022f6a:	68bb      	ldr	r3, [r7, #8]
 8022f6c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8022f70:	f043 0208 	orr.w	r2, r3, #8
 8022f74:	68bb      	ldr	r3, [r7, #8]
 8022f76:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
             VADC_BRSMR_ENSI_Pos
           );
    Status = (uint32_t)DAVEApp_SUCCESS;
 8022f7a:	f04f 0300 	mov.w	r3, #0
 8022f7e:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022f80:	68fb      	ldr	r3, [r7, #12]
}
 8022f82:	4618      	mov	r0, r3
 8022f84:	f107 0714 	add.w	r7, r7, #20
 8022f88:	46bd      	mov	sp, r7
 8022f8a:	bc80      	pop	{r7}
 8022f8c:	4770      	bx	lr
 8022f8e:	bf00      	nop

08022f90 <ADC001_DisableBackGroundEvent>:
/**
 * This function disables the service request after background request
 * source event.
 */
status_t ADC001_DisableBackGroundEvent(const ADC001_HandleType* HandlePtr)
{
 8022f90:	b480      	push	{r7}
 8022f92:	b085      	sub	sp, #20
 8022f94:	af00      	add	r7, sp, #0
 8022f96:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022f98:	f04f 0301 	mov.w	r3, #1
 8022f9c:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022f9e:	687b      	ldr	r3, [r7, #4]
 8022fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022fa2:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 8022fa4:	687b      	ldr	r3, [r7, #4]
 8022fa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022fa8:	791b      	ldrb	r3, [r3, #4]
 8022faa:	2b00      	cmp	r3, #0
 8022fac:	d00a      	beq.n	8022fc4 <ADC001_DisableBackGroundEvent+0x34>
  {
    /* Disable background request source event service request */
    CLR_BIT( VADCGlobalPtr->BRSMR,
 8022fae:	68bb      	ldr	r3, [r7, #8]
 8022fb0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8022fb4:	f023 0208 	bic.w	r2, r3, #8
 8022fb8:	68bb      	ldr	r3, [r7, #8]
 8022fba:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
             VADC_BRSMR_ENSI_Pos
           );
    Status = (uint32_t)DAVEApp_SUCCESS;
 8022fbe:	f04f 0300 	mov.w	r3, #0
 8022fc2:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8022fc4:	68fb      	ldr	r3, [r7, #12]
}
 8022fc6:	4618      	mov	r0, r3
 8022fc8:	f107 0714 	add.w	r7, r7, #20
 8022fcc:	46bd      	mov	sp, r7
 8022fce:	bc80      	pop	{r7}
 8022fd0:	4770      	bx	lr
 8022fd2:	bf00      	nop

08022fd4 <ADC001_GetBackGroundEvtFlag>:
/**
 * This function checks whether source event flag is set.
 */
status_t ADC001_GetBackGroundEvtFlag(const ADC001_HandleType* HandlePtr,
                                                            uint8_t* EvtStatus)
{
 8022fd4:	b480      	push	{r7}
 8022fd6:	b085      	sub	sp, #20
 8022fd8:	af00      	add	r7, sp, #0
 8022fda:	6078      	str	r0, [r7, #4]
 8022fdc:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8022fde:	f04f 0301 	mov.w	r3, #1
 8022fe2:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8022fe4:	687b      	ldr	r3, [r7, #4]
 8022fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022fe8:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8022fea:	687b      	ldr	r3, [r7, #4]
 8022fec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022fee:	791b      	ldrb	r3, [r3, #4]
 8022ff0:	2b01      	cmp	r3, #1
 8022ff2:	d112      	bne.n	802301a <ADC001_GetBackGroundEvtFlag+0x46>
  {
    if(EvtStatus != NULL)
 8022ff4:	683b      	ldr	r3, [r7, #0]
 8022ff6:	2b00      	cmp	r3, #0
 8022ff8:	d00c      	beq.n	8023014 <ADC001_GetBackGroundEvtFlag+0x40>
    {
      *EvtStatus = (uint8_t)RD_REG( VADCGlobalPtr->GLOBEFLAG,
 8022ffa:	68bb      	ldr	r3, [r7, #8]
 8022ffc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8023000:	b2db      	uxtb	r3, r3
 8023002:	f003 0301 	and.w	r3, r3, #1
 8023006:	b2da      	uxtb	r2, r3
 8023008:	683b      	ldr	r3, [r7, #0]
 802300a:	701a      	strb	r2, [r3, #0]
                          VADC_GLOBEFLAG_SEVGLB_Msk,
                          VADC_GLOBEFLAG_SEVGLB_Pos
                   );
      Status = (uint32_t)DAVEApp_SUCCESS;
 802300c:	f04f 0300 	mov.w	r3, #0
 8023010:	60fb      	str	r3, [r7, #12]
 8023012:	e002      	b.n	802301a <ADC001_GetBackGroundEvtFlag+0x46>
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8023014:	f04f 0302 	mov.w	r3, #2
 8023018:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 802301a:	68fb      	ldr	r3, [r7, #12]
}
 802301c:	4618      	mov	r0, r3
 802301e:	f107 0714 	add.w	r7, r7, #20
 8023022:	46bd      	mov	sp, r7
 8023024:	bc80      	pop	{r7}
 8023026:	4770      	bx	lr

08023028 <ADC001_SetBackGroundEvtFlag>:

/**
 * This function sets the source event flag through software.
 */
status_t ADC001_SetBackGroundEvtFlag(const ADC001_HandleType* HandlePtr)
{
 8023028:	b480      	push	{r7}
 802302a:	b085      	sub	sp, #20
 802302c:	af00      	add	r7, sp, #0
 802302e:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8023030:	f04f 0301 	mov.w	r3, #1
 8023034:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8023036:	687b      	ldr	r3, [r7, #4]
 8023038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802303a:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 802303c:	687b      	ldr	r3, [r7, #4]
 802303e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023040:	791b      	ldrb	r3, [r3, #4]
 8023042:	2b00      	cmp	r3, #0
 8023044:	d00a      	beq.n	802305c <ADC001_SetBackGroundEvtFlag+0x34>
  {
    SET_BIT( VADCGlobalPtr->GLOBEFLAG,
 8023046:	68bb      	ldr	r3, [r7, #8]
 8023048:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 802304c:	f043 0201 	orr.w	r2, r3, #1
 8023050:	68bb      	ldr	r3, [r7, #8]
 8023052:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
             VADC_GLOBEFLAG_SEVGLB_Pos
           );
    Status = (uint32_t)DAVEApp_SUCCESS;
 8023056:	f04f 0300 	mov.w	r3, #0
 802305a:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 802305c:	68fb      	ldr	r3, [r7, #12]
}
 802305e:	4618      	mov	r0, r3
 8023060:	f107 0714 	add.w	r7, r7, #20
 8023064:	46bd      	mov	sp, r7
 8023066:	bc80      	pop	{r7}
 8023068:	4770      	bx	lr
 802306a:	bf00      	nop

0802306c <ADC001_ClearBackGroundEvtFlag>:

/**
 * This function clears the pending source event flag.
 */
status_t ADC001_ClearBackGroundEvtFlag(const ADC001_HandleType* HandlePtr)
{
 802306c:	b480      	push	{r7}
 802306e:	b085      	sub	sp, #20
 8023070:	af00      	add	r7, sp, #0
 8023072:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8023074:	f04f 0301 	mov.w	r3, #1
 8023078:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 802307a:	687b      	ldr	r3, [r7, #4]
 802307c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802307e:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State != ADC001_UNINITIALIZED)
 8023080:	687b      	ldr	r3, [r7, #4]
 8023082:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023084:	791b      	ldrb	r3, [r3, #4]
 8023086:	2b00      	cmp	r3, #0
 8023088:	d00a      	beq.n	80230a0 <ADC001_ClearBackGroundEvtFlag+0x34>
  {
    SET_BIT( VADCGlobalPtr->GLOBEFLAG,
 802308a:	68bb      	ldr	r3, [r7, #8]
 802308c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8023090:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8023094:	68bb      	ldr	r3, [r7, #8]
 8023096:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
             VADC_GLOBEFLAG_SEVGLBCLR_Pos
           );
    Status = (uint32_t)DAVEApp_SUCCESS;
 802309a:	f04f 0300 	mov.w	r3, #0
 802309e:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80230a0:	68fb      	ldr	r3, [r7, #12]
}
 80230a2:	4618      	mov	r0, r3
 80230a4:	f107 0714 	add.w	r7, r7, #20
 80230a8:	46bd      	mov	sp, r7
 80230aa:	bc80      	pop	{r7}
 80230ac:	4770      	bx	lr
 80230ae:	bf00      	nop

080230b0 <ADC001_ClearPendingBits>:

/* This function clears pending bits.*/
status_t ADC001_ClearPendingBits(const ADC001_HandleType *HandlePtr)
{
 80230b0:	b480      	push	{r7}
 80230b2:	b085      	sub	sp, #20
 80230b4:	af00      	add	r7, sp, #0
 80230b6:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80230b8:	f04f 0301 	mov.w	r3, #1
 80230bc:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 80230be:	687b      	ldr	r3, [r7, #4]
 80230c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80230c2:	60bb      	str	r3, [r7, #8]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 80230c4:	687b      	ldr	r3, [r7, #4]
 80230c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80230c8:	791b      	ldrb	r3, [r3, #4]
 80230ca:	2b01      	cmp	r3, #1
 80230cc:	d10a      	bne.n	80230e4 <ADC001_ClearPendingBits+0x34>
  {
    /* Clear Pending Bits */
    SET_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_CLRPND_Pos);
 80230ce:	68bb      	ldr	r3, [r7, #8]
 80230d0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80230d4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80230d8:	68bb      	ldr	r3, [r7, #8]
 80230da:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

    Status = (uint32_t)DAVEApp_SUCCESS;
 80230de:	f04f 0300 	mov.w	r3, #0
 80230e2:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80230e4:	68fb      	ldr	r3, [r7, #12]
}
 80230e6:	4618      	mov	r0, r3
 80230e8:	f107 0714 	add.w	r7, r7, #20
 80230ec:	46bd      	mov	sp, r7
 80230ee:	bc80      	pop	{r7}
 80230f0:	4770      	bx	lr
 80230f2:	bf00      	nop

080230f4 <ADC001_GenerateLoadEvent>:

/* This function generates a load event.*/
status_t ADC001_GenerateLoadEvent(const ADC001_HandleType *HandlePtr)
{
 80230f4:	b480      	push	{r7}
 80230f6:	b085      	sub	sp, #20
 80230f8:	af00      	add	r7, sp, #0
 80230fa:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80230fc:	f04f 0301 	mov.w	r3, #1
 8023100:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8023102:	687b      	ldr	r3, [r7, #4]
 8023104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023106:	60bb      	str	r3, [r7, #8]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8023108:	687b      	ldr	r3, [r7, #4]
 802310a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802310c:	791b      	ldrb	r3, [r3, #4]
 802310e:	2b01      	cmp	r3, #1
 8023110:	d10a      	bne.n	8023128 <ADC001_GenerateLoadEvent+0x34>
  {
    /* Generate load event */
    SET_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_LDEV_Pos);
 8023112:	68bb      	ldr	r3, [r7, #8]
 8023114:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8023118:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 802311c:	68bb      	ldr	r3, [r7, #8]
 802311e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

    Status = (uint32_t)DAVEApp_SUCCESS;
 8023122:	f04f 0300 	mov.w	r3, #0
 8023126:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8023128:	68fb      	ldr	r3, [r7, #12]
}
 802312a:	4618      	mov	r0, r3
 802312c:	f107 0714 	add.w	r7, r7, #20
 8023130:	46bd      	mov	sp, r7
 8023132:	bc80      	pop	{r7}
 8023134:	4770      	bx	lr
 8023136:	bf00      	nop

08023138 <ADC001_EnableGate>:
/*
 * This function enables the gating.
 */
status_t ADC001_EnableGate(const ADC001_HandleType *HandlePtr,
                                                  uint8_t GateSelectVal)
{
 8023138:	b480      	push	{r7}
 802313a:	b085      	sub	sp, #20
 802313c:	af00      	add	r7, sp, #0
 802313e:	6078      	str	r0, [r7, #4]
 8023140:	460b      	mov	r3, r1
 8023142:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8023144:	f04f 0301 	mov.w	r3, #1
 8023148:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 802314a:	687b      	ldr	r3, [r7, #4]
 802314c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802314e:	60bb      	str	r3, [r7, #8]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8023150:	687b      	ldr	r3, [r7, #4]
 8023152:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023154:	791b      	ldrb	r3, [r3, #4]
 8023156:	2b01      	cmp	r3, #1
 8023158:	d115      	bne.n	8023186 <ADC001_EnableGate+0x4e>
  {
    if(GateSelectVal <= (uint8_t)ADC001_GATING_ENABLED_FOR_LOW)
 802315a:	78fb      	ldrb	r3, [r7, #3]
 802315c:	2b03      	cmp	r3, #3
 802315e:	d80f      	bhi.n	8023180 <ADC001_EnableGate+0x48>
    {
      /* Selects the gating functionality */
     WR_REG(VADCGlobalPtr->BRSMR, VADC_BRSMR_ENGT_Msk, VADC_BRSMR_ENGT_Pos,
 8023160:	78fb      	ldrb	r3, [r7, #3]
 8023162:	f003 0203 	and.w	r2, r3, #3
 8023166:	68bb      	ldr	r3, [r7, #8]
 8023168:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 802316c:	f023 0303 	bic.w	r3, r3, #3
 8023170:	431a      	orrs	r2, r3
 8023172:	68bb      	ldr	r3, [r7, #8]
 8023174:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
                                                      (uint8_t)GateSelectVal);
      Status = (uint32_t)DAVEApp_SUCCESS;
 8023178:	f04f 0300 	mov.w	r3, #0
 802317c:	60fb      	str	r3, [r7, #12]
 802317e:	e002      	b.n	8023186 <ADC001_EnableGate+0x4e>
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8023180:	f04f 0302 	mov.w	r3, #2
 8023184:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8023186:	68fb      	ldr	r3, [r7, #12]
}
 8023188:	4618      	mov	r0, r3
 802318a:	f107 0714 	add.w	r7, r7, #20
 802318e:	46bd      	mov	sp, r7
 8023190:	bc80      	pop	{r7}
 8023192:	4770      	bx	lr

08023194 <ADC001_GetGateLevel>:
/**
 * This function gives the selected gate input level.
 */
status_t ADC001_GetGateLevel(const ADC001_HandleType* HandlePtr,
                                                            uint8_t* GeteLvlPtr)
{
 8023194:	b480      	push	{r7}
 8023196:	b085      	sub	sp, #20
 8023198:	af00      	add	r7, sp, #0
 802319a:	6078      	str	r0, [r7, #4]
 802319c:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 802319e:	f04f 0301 	mov.w	r3, #1
 80231a2:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 80231a4:	687b      	ldr	r3, [r7, #4]
 80231a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80231a8:	60bb      	str	r3, [r7, #8]

  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 80231aa:	687b      	ldr	r3, [r7, #4]
 80231ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80231ae:	791b      	ldrb	r3, [r3, #4]
 80231b0:	2b01      	cmp	r3, #1
 80231b2:	d113      	bne.n	80231dc <ADC001_GetGateLevel+0x48>
  {
    if(GeteLvlPtr != NULL)
 80231b4:	683b      	ldr	r3, [r7, #0]
 80231b6:	2b00      	cmp	r3, #0
 80231b8:	d00d      	beq.n	80231d6 <ADC001_GetGateLevel+0x42>
    {
      *GeteLvlPtr = (uint8_t)RD_REG( VADCGlobalPtr->BRSMR,
 80231ba:	68bb      	ldr	r3, [r7, #8]
 80231bc:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80231c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80231c4:	ea4f 13d3 	mov.w	r3, r3, lsr #7
 80231c8:	b2da      	uxtb	r2, r3
 80231ca:	683b      	ldr	r3, [r7, #0]
 80231cc:	701a      	strb	r2, [r3, #0]
                                     VADC_BRSMR_REQGT_Msk,
                                     VADC_BRSMR_REQGT_Pos
                                   );
      Status = (uint32_t)DAVEApp_SUCCESS;
 80231ce:	f04f 0300 	mov.w	r3, #0
 80231d2:	60fb      	str	r3, [r7, #12]
 80231d4:	e002      	b.n	80231dc <ADC001_GetGateLevel+0x48>
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 80231d6:	f04f 0302 	mov.w	r3, #2
 80231da:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80231dc:	68fb      	ldr	r3, [r7, #12]
}
 80231de:	4618      	mov	r0, r3
 80231e0:	f107 0714 	add.w	r7, r7, #20
 80231e4:	46bd      	mov	sp, r7
 80231e6:	bc80      	pop	{r7}
 80231e8:	4770      	bx	lr
 80231ea:	bf00      	nop

080231ec <ADC001_SetExternalTriggerMode>:
/*
 * This function sets the external trigger mode.
 */
status_t ADC001_SetExternalTriggerMode(const ADC001_HandleType *HandlePtr,
                                                         uint8_t TriggerMode)
{
 80231ec:	b480      	push	{r7}
 80231ee:	b087      	sub	sp, #28
 80231f0:	af00      	add	r7, sp, #0
 80231f2:	6078      	str	r0, [r7, #4]
 80231f4:	460b      	mov	r3, r1
 80231f6:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80231f8:	f04f 0301 	mov.w	r3, #1
 80231fc:	617b      	str	r3, [r7, #20]
  uint32_t ModeSelect;
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 80231fe:	687b      	ldr	r3, [r7, #4]
 8023200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023202:	613b      	str	r3, [r7, #16]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8023204:	687b      	ldr	r3, [r7, #4]
 8023206:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023208:	791b      	ldrb	r3, [r3, #4]
 802320a:	2b01      	cmp	r3, #1
 802320c:	d131      	bne.n	8023272 <ADC001_SetExternalTriggerMode+0x86>
  {
    if(TriggerMode <= (uint8_t)ADC001_TRIGGER_UPON_BOTH_EDGE)
 802320e:	78fb      	ldrb	r3, [r7, #3]
 8023210:	2b03      	cmp	r3, #3
 8023212:	d82b      	bhi.n	802326c <ADC001_SetExternalTriggerMode+0x80>
    {
      if(TriggerMode == (uint8_t)ADC001_NOTRIGGER)
 8023214:	78fb      	ldrb	r3, [r7, #3]
 8023216:	2b00      	cmp	r3, #0
 8023218:	d108      	bne.n	802322c <ADC001_SetExternalTriggerMode+0x40>
      {
        /* Disables external trigger */
        CLR_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_ENTR_Pos);
 802321a:	693b      	ldr	r3, [r7, #16]
 802321c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8023220:	f023 0204 	bic.w	r2, r3, #4
 8023224:	693b      	ldr	r3, [r7, #16]
 8023226:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 802322a:	e007      	b.n	802323c <ADC001_SetExternalTriggerMode+0x50>
      }
      else
      {
        /* Enables external trigger */
        SET_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_ENTR_Pos);
 802322c:	693b      	ldr	r3, [r7, #16]
 802322e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8023232:	f043 0204 	orr.w	r2, r3, #4
 8023236:	693b      	ldr	r3, [r7, #16]
 8023238:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      }
      /* Sets the external trigger mode */
      ModeSelect = VADCGlobalPtr->BRSCTRL;
 802323c:	693b      	ldr	r3, [r7, #16]
 802323e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8023242:	60fb      	str	r3, [r7, #12]
      ModeSelect &= ~VADC_BRSCTRL_XTMODE_Msk;
 8023244:	68fb      	ldr	r3, [r7, #12]
 8023246:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 802324a:	60fb      	str	r3, [r7, #12]
      ModeSelect |= (uint32_t)(((uint32_t)1 << VADC_BRSCTRL_XTWC_Pos) |
                ((uint32_t)TriggerMode << VADC_BRSCTRL_XTMODE_Pos));
 802324c:	78fb      	ldrb	r3, [r7, #3]
 802324e:	ea4f 3243 	mov.w	r2, r3, lsl #13
        SET_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_ENTR_Pos);
      }
      /* Sets the external trigger mode */
      ModeSelect = VADCGlobalPtr->BRSCTRL;
      ModeSelect &= ~VADC_BRSCTRL_XTMODE_Msk;
      ModeSelect |= (uint32_t)(((uint32_t)1 << VADC_BRSCTRL_XTWC_Pos) |
 8023252:	68fb      	ldr	r3, [r7, #12]
 8023254:	4313      	orrs	r3, r2
 8023256:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 802325a:	60fb      	str	r3, [r7, #12]
                ((uint32_t)TriggerMode << VADC_BRSCTRL_XTMODE_Pos));
      VADCGlobalPtr->BRSCTRL = ModeSelect;
 802325c:	693b      	ldr	r3, [r7, #16]
 802325e:	68fa      	ldr	r2, [r7, #12]
 8023260:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      Status = (uint32_t)DAVEApp_SUCCESS;
 8023264:	f04f 0300 	mov.w	r3, #0
 8023268:	617b      	str	r3, [r7, #20]
 802326a:	e002      	b.n	8023272 <ADC001_SetExternalTriggerMode+0x86>
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 802326c:	f04f 0302 	mov.w	r3, #2
 8023270:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8023272:	697b      	ldr	r3, [r7, #20]
}
 8023274:	4618      	mov	r0, r3
 8023276:	f107 071c 	add.w	r7, r7, #28
 802327a:	46bd      	mov	sp, r7
 802327c:	bc80      	pop	{r7}
 802327e:	4770      	bx	lr

08023280 <ADC001_EnableExternalTrigger>:

/*
 * This function enables external trigger.
 */
status_t ADC001_EnableExternalTrigger(const ADC001_HandleType *HandlePtr)
{
 8023280:	b480      	push	{r7}
 8023282:	b085      	sub	sp, #20
 8023284:	af00      	add	r7, sp, #0
 8023286:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8023288:	f04f 0301 	mov.w	r3, #1
 802328c:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 802328e:	687b      	ldr	r3, [r7, #4]
 8023290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023292:	60bb      	str	r3, [r7, #8]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8023294:	687b      	ldr	r3, [r7, #4]
 8023296:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023298:	791b      	ldrb	r3, [r3, #4]
 802329a:	2b01      	cmp	r3, #1
 802329c:	d10a      	bne.n	80232b4 <ADC001_EnableExternalTrigger+0x34>
  {
    /* Enables external trigger */
    SET_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_ENTR_Pos);
 802329e:	68bb      	ldr	r3, [r7, #8]
 80232a0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80232a4:	f043 0204 	orr.w	r2, r3, #4
 80232a8:	68bb      	ldr	r3, [r7, #8]
 80232aa:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    Status = (uint32_t)DAVEApp_SUCCESS;
 80232ae:	f04f 0300 	mov.w	r3, #0
 80232b2:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80232b4:	68fb      	ldr	r3, [r7, #12]
}
 80232b6:	4618      	mov	r0, r3
 80232b8:	f107 0714 	add.w	r7, r7, #20
 80232bc:	46bd      	mov	sp, r7
 80232be:	bc80      	pop	{r7}
 80232c0:	4770      	bx	lr
 80232c2:	bf00      	nop

080232c4 <ADC001_DisableExternalTrigger>:

/*
 * This function disables external trigger.
 */
status_t ADC001_DisableExternalTrigger(const ADC001_HandleType *HandlePtr)
{
 80232c4:	b480      	push	{r7}
 80232c6:	b085      	sub	sp, #20
 80232c8:	af00      	add	r7, sp, #0
 80232ca:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80232cc:	f04f 0301 	mov.w	r3, #1
 80232d0:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 80232d2:	687b      	ldr	r3, [r7, #4]
 80232d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80232d6:	60bb      	str	r3, [r7, #8]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 80232d8:	687b      	ldr	r3, [r7, #4]
 80232da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80232dc:	791b      	ldrb	r3, [r3, #4]
 80232de:	2b01      	cmp	r3, #1
 80232e0:	d10a      	bne.n	80232f8 <ADC001_DisableExternalTrigger+0x34>
  {
    /* Disables external trigger */
    CLR_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_ENTR_Pos);
 80232e2:	68bb      	ldr	r3, [r7, #8]
 80232e4:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80232e8:	f023 0204 	bic.w	r2, r3, #4
 80232ec:	68bb      	ldr	r3, [r7, #8]
 80232ee:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    Status = (uint32_t)DAVEApp_SUCCESS;
 80232f2:	f04f 0300 	mov.w	r3, #0
 80232f6:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80232f8:	68fb      	ldr	r3, [r7, #12]
}
 80232fa:	4618      	mov	r0, r3
 80232fc:	f107 0714 	add.w	r7, r7, #20
 8023300:	46bd      	mov	sp, r7
 8023302:	bc80      	pop	{r7}
 8023304:	4770      	bx	lr
 8023306:	bf00      	nop

08023308 <ADC001_EnableArbitrationSlot>:

/*
 * This function enables arbitration slot.
 */
status_t ADC001_EnableArbitrationSlot(const ADC001_HandleType *HandlePtr)
{
 8023308:	b480      	push	{r7}
 802330a:	b089      	sub	sp, #36	; 0x24
 802330c:	af00      	add	r7, sp, #0
 802330e:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8023310:	f04f 0301 	mov.w	r3, #1
 8023314:	61fb      	str	r3, [r7, #28]
  uint8_t GroupIdx;

  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr[4];

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 8023316:	687b      	ldr	r3, [r7, #4]
 8023318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802331a:	60bb      	str	r3, [r7, #8]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 802331c:	687b      	ldr	r3, [r7, #4]
 802331e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8023320:	60fb      	str	r3, [r7, #12]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 8023322:	687b      	ldr	r3, [r7, #4]
 8023324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8023326:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 8023328:	687b      	ldr	r3, [r7, #4]
 802332a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802332c:	617b      	str	r3, [r7, #20]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 802332e:	687b      	ldr	r3, [r7, #4]
 8023330:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023332:	791b      	ldrb	r3, [r3, #4]
 8023334:	2b01      	cmp	r3, #1
 8023336:	d12a      	bne.n	802338e <ADC001_EnableArbitrationSlot+0x86>
  {
    for(GroupIdx = (uint8_t)0; GroupIdx < (uint8_t)ADC001_MAX_ADC_GROUP; GroupIdx++)
 8023338:	f04f 0300 	mov.w	r3, #0
 802333c:	76fb      	strb	r3, [r7, #27]
 802333e:	e020      	b.n	8023382 <ADC001_EnableArbitrationSlot+0x7a>
    {
      if(HandlePtr->kActiveGroups[GroupIdx] == (uint8_t)1)
 8023340:	7efb      	ldrb	r3, [r7, #27]
 8023342:	687a      	ldr	r2, [r7, #4]
 8023344:	18d3      	adds	r3, r2, r3
 8023346:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 802334a:	2b01      	cmp	r3, #1
 802334c:	d115      	bne.n	802337a <ADC001_EnableArbitrationSlot+0x72>
      {
        SET_BIT(VADCGroupPtr[GroupIdx]->ARBPR, VADC_G_ARBPR_ASEN2_Pos);
 802334e:	7efb      	ldrb	r3, [r7, #27]
 8023350:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8023354:	f107 0120 	add.w	r1, r7, #32
 8023358:	18cb      	adds	r3, r1, r3
 802335a:	f853 2c18 	ldr.w	r2, [r3, #-24]
 802335e:	7efb      	ldrb	r3, [r7, #27]
 8023360:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8023364:	f107 0120 	add.w	r1, r7, #32
 8023368:	18cb      	adds	r3, r1, r3
 802336a:	f853 3c18 	ldr.w	r3, [r3, #-24]
 802336e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8023372:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8023376:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
  {
    for(GroupIdx = (uint8_t)0; GroupIdx < (uint8_t)ADC001_MAX_ADC_GROUP; GroupIdx++)
 802337a:	7efb      	ldrb	r3, [r7, #27]
 802337c:	f103 0301 	add.w	r3, r3, #1
 8023380:	76fb      	strb	r3, [r7, #27]
 8023382:	7efb      	ldrb	r3, [r7, #27]
 8023384:	2b03      	cmp	r3, #3
 8023386:	d9db      	bls.n	8023340 <ADC001_EnableArbitrationSlot+0x38>
      if(HandlePtr->kActiveGroups[GroupIdx] == (uint8_t)1)
      {
        SET_BIT(VADCGroupPtr[GroupIdx]->ARBPR, VADC_G_ARBPR_ASEN2_Pos);
      }
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 8023388:	f04f 0300 	mov.w	r3, #0
 802338c:	61fb      	str	r3, [r7, #28]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 802338e:	69fb      	ldr	r3, [r7, #28]
}
 8023390:	4618      	mov	r0, r3
 8023392:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8023396:	46bd      	mov	sp, r7
 8023398:	bc80      	pop	{r7}
 802339a:	4770      	bx	lr

0802339c <ADC001_DisableArbitrationSlot>:

/*
 * This function disables external trigger.
 */
status_t ADC001_DisableArbitrationSlot(const ADC001_HandleType *HandlePtr)
{
 802339c:	b480      	push	{r7}
 802339e:	b089      	sub	sp, #36	; 0x24
 80233a0:	af00      	add	r7, sp, #0
 80233a2:	6078      	str	r0, [r7, #4]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80233a4:	f04f 0301 	mov.w	r3, #1
 80233a8:	61fb      	str	r3, [r7, #28]
  uint8_t GroupIdx;
  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr[4];

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 80233aa:	687b      	ldr	r3, [r7, #4]
 80233ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80233ae:	60bb      	str	r3, [r7, #8]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 80233b0:	687b      	ldr	r3, [r7, #4]
 80233b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80233b4:	60fb      	str	r3, [r7, #12]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 80233b6:	687b      	ldr	r3, [r7, #4]
 80233b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80233ba:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 80233bc:	687b      	ldr	r3, [r7, #4]
 80233be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80233c0:	617b      	str	r3, [r7, #20]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 80233c2:	687b      	ldr	r3, [r7, #4]
 80233c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80233c6:	791b      	ldrb	r3, [r3, #4]
 80233c8:	2b01      	cmp	r3, #1
 80233ca:	d12a      	bne.n	8023422 <ADC001_DisableArbitrationSlot+0x86>
  {
    for(GroupIdx = (uint8_t)0; GroupIdx < (uint8_t)ADC001_MAX_ADC_GROUP; GroupIdx++)
 80233cc:	f04f 0300 	mov.w	r3, #0
 80233d0:	76fb      	strb	r3, [r7, #27]
 80233d2:	e020      	b.n	8023416 <ADC001_DisableArbitrationSlot+0x7a>
    {
      if(HandlePtr->kActiveGroups[GroupIdx] == (uint8_t)1)
 80233d4:	7efb      	ldrb	r3, [r7, #27]
 80233d6:	687a      	ldr	r2, [r7, #4]
 80233d8:	18d3      	adds	r3, r2, r3
 80233da:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80233de:	2b01      	cmp	r3, #1
 80233e0:	d115      	bne.n	802340e <ADC001_DisableArbitrationSlot+0x72>
      {
        CLR_BIT(VADCGroupPtr[GroupIdx]->ARBPR, VADC_G_ARBPR_ASEN2_Pos);
 80233e2:	7efb      	ldrb	r3, [r7, #27]
 80233e4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80233e8:	f107 0120 	add.w	r1, r7, #32
 80233ec:	18cb      	adds	r3, r1, r3
 80233ee:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80233f2:	7efb      	ldrb	r3, [r7, #27]
 80233f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80233f8:	f107 0120 	add.w	r1, r7, #32
 80233fc:	18cb      	adds	r3, r1, r3
 80233fe:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8023402:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8023406:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 802340a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
  {
    for(GroupIdx = (uint8_t)0; GroupIdx < (uint8_t)ADC001_MAX_ADC_GROUP; GroupIdx++)
 802340e:	7efb      	ldrb	r3, [r7, #27]
 8023410:	f103 0301 	add.w	r3, r3, #1
 8023414:	76fb      	strb	r3, [r7, #27]
 8023416:	7efb      	ldrb	r3, [r7, #27]
 8023418:	2b03      	cmp	r3, #3
 802341a:	d9db      	bls.n	80233d4 <ADC001_DisableArbitrationSlot+0x38>
      if(HandlePtr->kActiveGroups[GroupIdx] == (uint8_t)1)
      {
        CLR_BIT(VADCGroupPtr[GroupIdx]->ARBPR, VADC_G_ARBPR_ASEN2_Pos);
      }
    }
    Status = (uint32_t)DAVEApp_SUCCESS;
 802341c:	f04f 0300 	mov.w	r3, #0
 8023420:	61fb      	str	r3, [r7, #28]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8023422:	69fb      	ldr	r3, [r7, #28]
}
 8023424:	4618      	mov	r0, r3
 8023426:	f107 0724 	add.w	r7, r7, #36	; 0x24
 802342a:	46bd      	mov	sp, r7
 802342c:	bc80      	pop	{r7}
 802342e:	4770      	bx	lr

08023430 <ADC001_SetLoadEventMode>:
 * This function sets the Autoscan Source Load Event Mode.
 * Overwrite Mode or Combine Mode can be selected.
 */
status_t ADC001_SetLoadEventMode(const ADC001_HandleType *HandlePtr,
                                                            uint8_t EventMode)
{
 8023430:	b480      	push	{r7}
 8023432:	b085      	sub	sp, #20
 8023434:	af00      	add	r7, sp, #0
 8023436:	6078      	str	r0, [r7, #4]
 8023438:	460b      	mov	r3, r1
 802343a:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 802343c:	f04f 0301 	mov.w	r3, #1
 8023440:	60fb      	str	r3, [r7, #12]
  /* Pointer to the VADC Kernel Structure */
  VADC_GLOBAL_TypeDef *VADCGlobalPtr;
  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8023442:	687b      	ldr	r3, [r7, #4]
 8023444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023446:	60bb      	str	r3, [r7, #8]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8023448:	687b      	ldr	r3, [r7, #4]
 802344a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802344c:	791b      	ldrb	r3, [r3, #4]
 802344e:	2b01      	cmp	r3, #1
 8023450:	d120      	bne.n	8023494 <ADC001_SetLoadEventMode+0x64>
  {
    if(EventMode == (uint8_t)ADC001_OVERWRITE_MODE)
 8023452:	78fb      	ldrb	r3, [r7, #3]
 8023454:	2b00      	cmp	r3, #0
 8023456:	d10b      	bne.n	8023470 <ADC001_SetLoadEventMode+0x40>
    {
      /* Set OverWrite Mode */
      CLR_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_LDM_Pos);
 8023458:	68bb      	ldr	r3, [r7, #8]
 802345a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 802345e:	f023 0220 	bic.w	r2, r3, #32
 8023462:	68bb      	ldr	r3, [r7, #8]
 8023464:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      Status = (uint32_t)DAVEApp_SUCCESS;
 8023468:	f04f 0300 	mov.w	r3, #0
 802346c:	60fb      	str	r3, [r7, #12]
 802346e:	e011      	b.n	8023494 <ADC001_SetLoadEventMode+0x64>
    }
    else if(EventMode == (uint8_t)ADC001_COMBINE_MODE)
 8023470:	78fb      	ldrb	r3, [r7, #3]
 8023472:	2b01      	cmp	r3, #1
 8023474:	d10b      	bne.n	802348e <ADC001_SetLoadEventMode+0x5e>
    {
      /* Set Combine Mode */
      SET_BIT(VADCGlobalPtr->BRSMR, VADC_BRSMR_LDM_Pos);
 8023476:	68bb      	ldr	r3, [r7, #8]
 8023478:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 802347c:	f043 0220 	orr.w	r2, r3, #32
 8023480:	68bb      	ldr	r3, [r7, #8]
 8023482:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      Status = (uint32_t)DAVEApp_SUCCESS;
 8023486:	f04f 0300 	mov.w	r3, #0
 802348a:	60fb      	str	r3, [r7, #12]
 802348c:	e002      	b.n	8023494 <ADC001_SetLoadEventMode+0x64>
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 802348e:	f04f 0302 	mov.w	r3, #2
 8023492:	60fb      	str	r3, [r7, #12]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8023494:	68fb      	ldr	r3, [r7, #12]
}
 8023496:	4618      	mov	r0, r3
 8023498:	f107 0714 	add.w	r7, r7, #20
 802349c:	46bd      	mov	sp, r7
 802349e:	bc80      	pop	{r7}
 80234a0:	4770      	bx	lr
 80234a2:	bf00      	nop

080234a4 <ADC001_SetPendingChannel>:
/*
 * This function sets the required channel in channel pending register.
 */
status_t ADC001_SetPendingChannel(const ADC001_HandleType *HandlePtr,
                                  const ADC001_ChannelHandleType* ChannelPtr)
{
 80234a4:	b480      	push	{r7}
 80234a6:	b087      	sub	sp, #28
 80234a8:	af00      	add	r7, sp, #0
 80234aa:	6078      	str	r0, [r7, #4]
 80234ac:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80234ae:	f04f 0301 	mov.w	r3, #1
 80234b2:	617b      	str	r3, [r7, #20]
  uint8_t GroupNo;
  uint8_t ChannelNo;
  uint8_t GroupNoAct;
  uint8_t ChannelNoAct;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 80234b4:	687b      	ldr	r3, [r7, #4]
 80234b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80234b8:	613b      	str	r3, [r7, #16]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 80234ba:	687b      	ldr	r3, [r7, #4]
 80234bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80234be:	791b      	ldrb	r3, [r3, #4]
 80234c0:	2b01      	cmp	r3, #1
 80234c2:	d142      	bne.n	802354a <ADC001_SetPendingChannel+0xa6>
  {
    if(ChannelPtr != NULL)
 80234c4:	683b      	ldr	r3, [r7, #0]
 80234c6:	2b00      	cmp	r3, #0
 80234c8:	d03c      	beq.n	8023544 <ADC001_SetPendingChannel+0xa0>
    {
      GroupNo = ChannelPtr->kGroupNo;
 80234ca:	683b      	ldr	r3, [r7, #0]
 80234cc:	781b      	ldrb	r3, [r3, #0]
 80234ce:	73fb      	strb	r3, [r7, #15]
      ChannelNo = ChannelPtr->kChannelNo;
 80234d0:	683b      	ldr	r3, [r7, #0]
 80234d2:	785b      	ldrb	r3, [r3, #1]
 80234d4:	73bb      	strb	r3, [r7, #14]
      GroupNoAct = HandlePtr->kActiveGroups[GroupNo];
 80234d6:	7bfb      	ldrb	r3, [r7, #15]
 80234d8:	687a      	ldr	r2, [r7, #4]
 80234da:	18d3      	adds	r3, r2, r3
 80234dc:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80234e0:	737b      	strb	r3, [r7, #13]
      ChannelNoAct = HandlePtr->kActiveChannels[GroupNo][ChannelNo];
 80234e2:	7bfa      	ldrb	r2, [r7, #15]
 80234e4:	7bbb      	ldrb	r3, [r7, #14]
 80234e6:	6879      	ldr	r1, [r7, #4]
 80234e8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80234ec:	188a      	adds	r2, r1, r2
 80234ee:	18d3      	adds	r3, r2, r3
 80234f0:	f103 0308 	add.w	r3, r3, #8
 80234f4:	789b      	ldrb	r3, [r3, #2]
 80234f6:	733b      	strb	r3, [r7, #12]

      if((GroupNo <= (uint8_t)ADC001_MAX_ADC_GROUP) &&
 80234f8:	7bfb      	ldrb	r3, [r7, #15]
 80234fa:	2b04      	cmp	r3, #4
 80234fc:	d81e      	bhi.n	802353c <ADC001_SetPendingChannel+0x98>
 80234fe:	7bbb      	ldrb	r3, [r7, #14]
 8023500:	2b08      	cmp	r3, #8
 8023502:	d81b      	bhi.n	802353c <ADC001_SetPendingChannel+0x98>
          (ChannelNo <= (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
 8023504:	7b7b      	ldrb	r3, [r7, #13]
 8023506:	2b01      	cmp	r3, #1
 8023508:	d118      	bne.n	802353c <ADC001_SetPendingChannel+0x98>
            (GroupNoAct == (uint8_t)1) && (ChannelNoAct == (uint8_t)1))
 802350a:	7b3b      	ldrb	r3, [r7, #12]
 802350c:	2b01      	cmp	r3, #1
 802350e:	d115      	bne.n	802353c <ADC001_SetPendingChannel+0x98>
      {
        /*set the channel*/
        SET_BIT(VADCGlobalPtr->BRSPND[GroupNo], ChannelNo);
 8023510:	7bfa      	ldrb	r2, [r7, #15]
 8023512:	7bf9      	ldrb	r1, [r7, #15]
 8023514:	693b      	ldr	r3, [r7, #16]
 8023516:	f101 0170 	add.w	r1, r1, #112	; 0x70
 802351a:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 802351e:	7bbb      	ldrb	r3, [r7, #14]
 8023520:	f04f 0001 	mov.w	r0, #1
 8023524:	fa00 f303 	lsl.w	r3, r0, r3
 8023528:	4319      	orrs	r1, r3
 802352a:	693b      	ldr	r3, [r7, #16]
 802352c:	f102 0270 	add.w	r2, r2, #112	; 0x70
 8023530:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        Status = (uint32_t)DAVEApp_SUCCESS;
 8023534:	f04f 0300 	mov.w	r3, #0
 8023538:	617b      	str	r3, [r7, #20]
 802353a:	e006      	b.n	802354a <ADC001_SetPendingChannel+0xa6>
      }
      else
      {
        Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 802353c:	f04f 0302 	mov.w	r3, #2
 8023540:	617b      	str	r3, [r7, #20]
 8023542:	e002      	b.n	802354a <ADC001_SetPendingChannel+0xa6>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8023544:	f04f 0302 	mov.w	r3, #2
 8023548:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 802354a:	697b      	ldr	r3, [r7, #20]
}
 802354c:	4618      	mov	r0, r3
 802354e:	f107 071c 	add.w	r7, r7, #28
 8023552:	46bd      	mov	sp, r7
 8023554:	bc80      	pop	{r7}
 8023556:	4770      	bx	lr

08023558 <ADC001_ClearPendingChannel>:
/*
 * This function clears the required channel in channel pending register.
 */
status_t ADC001_ClearPendingChannel(const ADC001_HandleType *HandlePtr,
                                    const ADC001_ChannelHandleType* ChannelPtr)
{
 8023558:	b480      	push	{r7}
 802355a:	b087      	sub	sp, #28
 802355c:	af00      	add	r7, sp, #0
 802355e:	6078      	str	r0, [r7, #4]
 8023560:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 8023562:	f04f 0301 	mov.w	r3, #1
 8023566:	617b      	str	r3, [r7, #20]
  uint8_t GroupNo;
  uint8_t ChannelNo;
  uint8_t GroupNoAct;
  uint8_t ChannelNoAct;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8023568:	687b      	ldr	r3, [r7, #4]
 802356a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802356c:	613b      	str	r3, [r7, #16]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 802356e:	687b      	ldr	r3, [r7, #4]
 8023570:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023572:	791b      	ldrb	r3, [r3, #4]
 8023574:	2b01      	cmp	r3, #1
 8023576:	d144      	bne.n	8023602 <ADC001_ClearPendingChannel+0xaa>
  {
    if(ChannelPtr != NULL)
 8023578:	683b      	ldr	r3, [r7, #0]
 802357a:	2b00      	cmp	r3, #0
 802357c:	d03e      	beq.n	80235fc <ADC001_ClearPendingChannel+0xa4>
    {
      GroupNo = ChannelPtr->kGroupNo;
 802357e:	683b      	ldr	r3, [r7, #0]
 8023580:	781b      	ldrb	r3, [r3, #0]
 8023582:	73fb      	strb	r3, [r7, #15]
      ChannelNo = ChannelPtr->kChannelNo;
 8023584:	683b      	ldr	r3, [r7, #0]
 8023586:	785b      	ldrb	r3, [r3, #1]
 8023588:	73bb      	strb	r3, [r7, #14]
      GroupNoAct = HandlePtr->kActiveGroups[GroupNo];
 802358a:	7bfb      	ldrb	r3, [r7, #15]
 802358c:	687a      	ldr	r2, [r7, #4]
 802358e:	18d3      	adds	r3, r2, r3
 8023590:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8023594:	737b      	strb	r3, [r7, #13]
      ChannelNoAct = HandlePtr->kActiveChannels[GroupNo][ChannelNo];
 8023596:	7bfa      	ldrb	r2, [r7, #15]
 8023598:	7bbb      	ldrb	r3, [r7, #14]
 802359a:	6879      	ldr	r1, [r7, #4]
 802359c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80235a0:	188a      	adds	r2, r1, r2
 80235a2:	18d3      	adds	r3, r2, r3
 80235a4:	f103 0308 	add.w	r3, r3, #8
 80235a8:	789b      	ldrb	r3, [r3, #2]
 80235aa:	733b      	strb	r3, [r7, #12]

      if((GroupNo <= (uint8_t)ADC001_MAX_ADC_GROUP) &&
 80235ac:	7bfb      	ldrb	r3, [r7, #15]
 80235ae:	2b04      	cmp	r3, #4
 80235b0:	d820      	bhi.n	80235f4 <ADC001_ClearPendingChannel+0x9c>
 80235b2:	7bbb      	ldrb	r3, [r7, #14]
 80235b4:	2b08      	cmp	r3, #8
 80235b6:	d81d      	bhi.n	80235f4 <ADC001_ClearPendingChannel+0x9c>
            (ChannelNo <= (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
 80235b8:	7b7b      	ldrb	r3, [r7, #13]
 80235ba:	2b01      	cmp	r3, #1
 80235bc:	d11a      	bne.n	80235f4 <ADC001_ClearPendingChannel+0x9c>
              (GroupNoAct == (uint8_t)1) &&(ChannelNoAct == (uint8_t)1))
 80235be:	7b3b      	ldrb	r3, [r7, #12]
 80235c0:	2b01      	cmp	r3, #1
 80235c2:	d117      	bne.n	80235f4 <ADC001_ClearPendingChannel+0x9c>
      {
        /*Set the channel*/
        CLR_BIT(VADCGlobalPtr->BRSPND[GroupNo], ChannelNo);
 80235c4:	7bfa      	ldrb	r2, [r7, #15]
 80235c6:	7bf9      	ldrb	r1, [r7, #15]
 80235c8:	693b      	ldr	r3, [r7, #16]
 80235ca:	f101 0170 	add.w	r1, r1, #112	; 0x70
 80235ce:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80235d2:	7bbb      	ldrb	r3, [r7, #14]
 80235d4:	f04f 0001 	mov.w	r0, #1
 80235d8:	fa00 f303 	lsl.w	r3, r0, r3
 80235dc:	ea6f 0303 	mvn.w	r3, r3
 80235e0:	4019      	ands	r1, r3
 80235e2:	693b      	ldr	r3, [r7, #16]
 80235e4:	f102 0270 	add.w	r2, r2, #112	; 0x70
 80235e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        Status = (uint32_t)DAVEApp_SUCCESS;
 80235ec:	f04f 0300 	mov.w	r3, #0
 80235f0:	617b      	str	r3, [r7, #20]
 80235f2:	e006      	b.n	8023602 <ADC001_ClearPendingChannel+0xaa>
      }
      else
      {
        Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 80235f4:	f04f 0302 	mov.w	r3, #2
 80235f8:	617b      	str	r3, [r7, #20]
 80235fa:	e002      	b.n	8023602 <ADC001_ClearPendingChannel+0xaa>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 80235fc:	f04f 0302 	mov.w	r3, #2
 8023600:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8023602:	697b      	ldr	r3, [r7, #20]
}
 8023604:	4618      	mov	r0, r3
 8023606:	f107 071c 	add.w	r7, r7, #28
 802360a:	46bd      	mov	sp, r7
 802360c:	bc80      	pop	{r7}
 802360e:	4770      	bx	lr

08023610 <ADC001_SetChannelSelect>:
/*
 *This function sets the required channel in channel pending register.
 */
status_t ADC001_SetChannelSelect(const ADC001_HandleType *HandlePtr,
                                 const ADC001_ChannelHandleType* ChannelPtr)
{
 8023610:	b480      	push	{r7}
 8023612:	b087      	sub	sp, #28
 8023614:	af00      	add	r7, sp, #0
 8023616:	6078      	str	r0, [r7, #4]
 8023618:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 802361a:	f04f 0301 	mov.w	r3, #1
 802361e:	617b      	str	r3, [r7, #20]
  uint8_t GroupNo;
  uint8_t ChannelNo;
  uint8_t GroupNoAct;
  uint8_t ChannelNoAct;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 8023620:	687b      	ldr	r3, [r7, #4]
 8023622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8023624:	613b      	str	r3, [r7, #16]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 8023626:	687b      	ldr	r3, [r7, #4]
 8023628:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802362a:	791b      	ldrb	r3, [r3, #4]
 802362c:	2b01      	cmp	r3, #1
 802362e:	d142      	bne.n	80236b6 <ADC001_SetChannelSelect+0xa6>
  {
    if(ChannelPtr != NULL)
 8023630:	683b      	ldr	r3, [r7, #0]
 8023632:	2b00      	cmp	r3, #0
 8023634:	d03c      	beq.n	80236b0 <ADC001_SetChannelSelect+0xa0>
    {
      GroupNo = ChannelPtr->kGroupNo;
 8023636:	683b      	ldr	r3, [r7, #0]
 8023638:	781b      	ldrb	r3, [r3, #0]
 802363a:	73fb      	strb	r3, [r7, #15]
      ChannelNo = ChannelPtr->kChannelNo;
 802363c:	683b      	ldr	r3, [r7, #0]
 802363e:	785b      	ldrb	r3, [r3, #1]
 8023640:	73bb      	strb	r3, [r7, #14]
      GroupNoAct = HandlePtr->kActiveGroups[GroupNo];
 8023642:	7bfb      	ldrb	r3, [r7, #15]
 8023644:	687a      	ldr	r2, [r7, #4]
 8023646:	18d3      	adds	r3, r2, r3
 8023648:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 802364c:	737b      	strb	r3, [r7, #13]
      ChannelNoAct = HandlePtr->kActiveChannels[GroupNo][ChannelNo];
 802364e:	7bfa      	ldrb	r2, [r7, #15]
 8023650:	7bbb      	ldrb	r3, [r7, #14]
 8023652:	6879      	ldr	r1, [r7, #4]
 8023654:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8023658:	188a      	adds	r2, r1, r2
 802365a:	18d3      	adds	r3, r2, r3
 802365c:	f103 0308 	add.w	r3, r3, #8
 8023660:	789b      	ldrb	r3, [r3, #2]
 8023662:	733b      	strb	r3, [r7, #12]

      if((GroupNo <= (uint8_t)ADC001_MAX_ADC_GROUP) &&
 8023664:	7bfb      	ldrb	r3, [r7, #15]
 8023666:	2b04      	cmp	r3, #4
 8023668:	d81e      	bhi.n	80236a8 <ADC001_SetChannelSelect+0x98>
 802366a:	7bbb      	ldrb	r3, [r7, #14]
 802366c:	2b08      	cmp	r3, #8
 802366e:	d81b      	bhi.n	80236a8 <ADC001_SetChannelSelect+0x98>
          (ChannelNo <= (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
 8023670:	7b7b      	ldrb	r3, [r7, #13]
 8023672:	2b01      	cmp	r3, #1
 8023674:	d118      	bne.n	80236a8 <ADC001_SetChannelSelect+0x98>
            (GroupNoAct == (uint8_t)1) &&(ChannelNoAct == (uint8_t)1))
 8023676:	7b3b      	ldrb	r3, [r7, #12]
 8023678:	2b01      	cmp	r3, #1
 802367a:	d115      	bne.n	80236a8 <ADC001_SetChannelSelect+0x98>
      {
        /*set the channel*/
        SET_BIT(VADCGlobalPtr->BRSSEL[GroupNo], ChannelNo);
 802367c:	7bfa      	ldrb	r2, [r7, #15]
 802367e:	7bf9      	ldrb	r1, [r7, #15]
 8023680:	693b      	ldr	r3, [r7, #16]
 8023682:	f101 0160 	add.w	r1, r1, #96	; 0x60
 8023686:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 802368a:	7bbb      	ldrb	r3, [r7, #14]
 802368c:	f04f 0001 	mov.w	r0, #1
 8023690:	fa00 f303 	lsl.w	r3, r0, r3
 8023694:	4319      	orrs	r1, r3
 8023696:	693b      	ldr	r3, [r7, #16]
 8023698:	f102 0260 	add.w	r2, r2, #96	; 0x60
 802369c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        Status = (uint32_t)DAVEApp_SUCCESS;
 80236a0:	f04f 0300 	mov.w	r3, #0
 80236a4:	617b      	str	r3, [r7, #20]
 80236a6:	e006      	b.n	80236b6 <ADC001_SetChannelSelect+0xa6>
      }
      else
      {
        Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 80236a8:	f04f 0302 	mov.w	r3, #2
 80236ac:	617b      	str	r3, [r7, #20]
 80236ae:	e002      	b.n	80236b6 <ADC001_SetChannelSelect+0xa6>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 80236b0:	f04f 0302 	mov.w	r3, #2
 80236b4:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 80236b6:	697b      	ldr	r3, [r7, #20]
}
 80236b8:	4618      	mov	r0, r3
 80236ba:	f107 071c 	add.w	r7, r7, #28
 80236be:	46bd      	mov	sp, r7
 80236c0:	bc80      	pop	{r7}
 80236c2:	4770      	bx	lr

080236c4 <ADC001_ClearChannelSelect>:
/*
 * This function clears the required channel in channel pending register.
 */
status_t ADC001_ClearChannelSelect(const ADC001_HandleType *HandlePtr,
                                   const ADC001_ChannelHandleType* ChannelPtr)
{
 80236c4:	b480      	push	{r7}
 80236c6:	b087      	sub	sp, #28
 80236c8:	af00      	add	r7, sp, #0
 80236ca:	6078      	str	r0, [r7, #4]
 80236cc:	6039      	str	r1, [r7, #0]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 80236ce:	f04f 0301 	mov.w	r3, #1
 80236d2:	617b      	str	r3, [r7, #20]
  uint8_t GroupNo;
  uint8_t ChannelNo;
  uint8_t GroupNoAct;
  uint8_t ChannelNoAct;

  VADCGlobalPtr = HandlePtr->VADCGlobalPtr;
 80236d4:	687b      	ldr	r3, [r7, #4]
 80236d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80236d8:	613b      	str	r3, [r7, #16]

  if (HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 80236da:	687b      	ldr	r3, [r7, #4]
 80236dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80236de:	791b      	ldrb	r3, [r3, #4]
 80236e0:	2b01      	cmp	r3, #1
 80236e2:	d144      	bne.n	802376e <ADC001_ClearChannelSelect+0xaa>
  {
    if(ChannelPtr != NULL)
 80236e4:	683b      	ldr	r3, [r7, #0]
 80236e6:	2b00      	cmp	r3, #0
 80236e8:	d03e      	beq.n	8023768 <ADC001_ClearChannelSelect+0xa4>
    {
      GroupNo = ChannelPtr->kGroupNo;
 80236ea:	683b      	ldr	r3, [r7, #0]
 80236ec:	781b      	ldrb	r3, [r3, #0]
 80236ee:	73fb      	strb	r3, [r7, #15]
      ChannelNo = ChannelPtr->kChannelNo;
 80236f0:	683b      	ldr	r3, [r7, #0]
 80236f2:	785b      	ldrb	r3, [r3, #1]
 80236f4:	73bb      	strb	r3, [r7, #14]
      GroupNoAct = HandlePtr->kActiveGroups[GroupNo];
 80236f6:	7bfb      	ldrb	r3, [r7, #15]
 80236f8:	687a      	ldr	r2, [r7, #4]
 80236fa:	18d3      	adds	r3, r2, r3
 80236fc:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8023700:	737b      	strb	r3, [r7, #13]
      ChannelNoAct = HandlePtr->kActiveChannels[GroupNo][ChannelNo];
 8023702:	7bfa      	ldrb	r2, [r7, #15]
 8023704:	7bbb      	ldrb	r3, [r7, #14]
 8023706:	6879      	ldr	r1, [r7, #4]
 8023708:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 802370c:	188a      	adds	r2, r1, r2
 802370e:	18d3      	adds	r3, r2, r3
 8023710:	f103 0308 	add.w	r3, r3, #8
 8023714:	789b      	ldrb	r3, [r3, #2]
 8023716:	733b      	strb	r3, [r7, #12]

      if((GroupNo <= (uint8_t)ADC001_MAX_ADC_GROUP) &&
 8023718:	7bfb      	ldrb	r3, [r7, #15]
 802371a:	2b04      	cmp	r3, #4
 802371c:	d820      	bhi.n	8023760 <ADC001_ClearChannelSelect+0x9c>
 802371e:	7bbb      	ldrb	r3, [r7, #14]
 8023720:	2b08      	cmp	r3, #8
 8023722:	d81d      	bhi.n	8023760 <ADC001_ClearChannelSelect+0x9c>
          (ChannelNo <= (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
 8023724:	7b7b      	ldrb	r3, [r7, #13]
 8023726:	2b01      	cmp	r3, #1
 8023728:	d11a      	bne.n	8023760 <ADC001_ClearChannelSelect+0x9c>
            (GroupNoAct == (uint8_t)1) &&
 802372a:	7b3b      	ldrb	r3, [r7, #12]
 802372c:	2b01      	cmp	r3, #1
 802372e:	d117      	bne.n	8023760 <ADC001_ClearChannelSelect+0x9c>
              (ChannelNoAct == (uint8_t)1))
      {
        /*Set the channel*/
        CLR_BIT(VADCGlobalPtr->BRSSEL[GroupNo], ChannelNo);
 8023730:	7bfa      	ldrb	r2, [r7, #15]
 8023732:	7bf9      	ldrb	r1, [r7, #15]
 8023734:	693b      	ldr	r3, [r7, #16]
 8023736:	f101 0160 	add.w	r1, r1, #96	; 0x60
 802373a:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 802373e:	7bbb      	ldrb	r3, [r7, #14]
 8023740:	f04f 0001 	mov.w	r0, #1
 8023744:	fa00 f303 	lsl.w	r3, r0, r3
 8023748:	ea6f 0303 	mvn.w	r3, r3
 802374c:	4019      	ands	r1, r3
 802374e:	693b      	ldr	r3, [r7, #16]
 8023750:	f102 0260 	add.w	r2, r2, #96	; 0x60
 8023754:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        Status = (uint32_t)DAVEApp_SUCCESS;
 8023758:	f04f 0300 	mov.w	r3, #0
 802375c:	617b      	str	r3, [r7, #20]
 802375e:	e006      	b.n	802376e <ADC001_ClearChannelSelect+0xaa>
      }
      else
      {
        Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8023760:	f04f 0302 	mov.w	r3, #2
 8023764:	617b      	str	r3, [r7, #20]
 8023766:	e002      	b.n	802376e <ADC001_ClearChannelSelect+0xaa>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8023768:	f04f 0302 	mov.w	r3, #2
 802376c:	617b      	str	r3, [r7, #20]
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 802376e:	697b      	ldr	r3, [r7, #20]
}
 8023770:	4618      	mov	r0, r3
 8023772:	f107 071c 	add.w	r7, r7, #28
 8023776:	46bd      	mov	sp, r7
 8023778:	bc80      	pop	{r7}
 802377a:	4770      	bx	lr

0802377c <ADC001_SetChannelEventMode>:
 *This function sets the channel event mode.
 */
status_t ADC001_SetChannelEventMode(const ADC001_HandleType *HandlePtr,
                                    const ADC001_ChannelHandleType* ChannelPtr,
                                    uint8_t EventMode)
{
 802377c:	b490      	push	{r4, r7}
 802377e:	b08a      	sub	sp, #40	; 0x28
 8023780:	af00      	add	r7, sp, #0
 8023782:	60f8      	str	r0, [r7, #12]
 8023784:	60b9      	str	r1, [r7, #8]
 8023786:	4613      	mov	r3, r2
 8023788:	71fb      	strb	r3, [r7, #7]
  status_t Status = (uint32_t)ADC001_OPER_NOT_ALLOWED_ERROR;
 802378a:	f04f 0301 	mov.w	r3, #1
 802378e:	627b      	str	r3, [r7, #36]	; 0x24
  uint8_t ChannelNoAct;

  /*Pointer to the VADC Structure */
  VADC_G_TypeDef *VADCGroupPtr[4];

  VADCGroupPtr[0] = HandlePtr->VADCGroup0Ptr;
 8023790:	68fb      	ldr	r3, [r7, #12]
 8023792:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8023794:	613b      	str	r3, [r7, #16]
  VADCGroupPtr[1] = HandlePtr->VADCGroup1Ptr;
 8023796:	68fb      	ldr	r3, [r7, #12]
 8023798:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802379a:	617b      	str	r3, [r7, #20]
  VADCGroupPtr[2] = HandlePtr->VADCGroup2Ptr;
 802379c:	68fb      	ldr	r3, [r7, #12]
 802379e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80237a0:	61bb      	str	r3, [r7, #24]
  VADCGroupPtr[3] = HandlePtr->VADCGroup3Ptr;
 80237a2:	68fb      	ldr	r3, [r7, #12]
 80237a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80237a6:	61fb      	str	r3, [r7, #28]

  if(HandlePtr->DynamicHandlePtr->State == ADC001_INITIALIZED)
 80237a8:	68fb      	ldr	r3, [r7, #12]
 80237aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80237ac:	791b      	ldrb	r3, [r3, #4]
 80237ae:	2b01      	cmp	r3, #1
 80237b0:	d167      	bne.n	8023882 <ADC001_SetChannelEventMode+0x106>
  {
    if(ChannelPtr != NULL)
 80237b2:	68bb      	ldr	r3, [r7, #8]
 80237b4:	2b00      	cmp	r3, #0
 80237b6:	d061      	beq.n	802387c <ADC001_SetChannelEventMode+0x100>
    {
      GroupNo = ChannelPtr->kGroupNo;
 80237b8:	68bb      	ldr	r3, [r7, #8]
 80237ba:	781b      	ldrb	r3, [r3, #0]
 80237bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      ChannelNo = ChannelPtr->kChannelNo;
 80237c0:	68bb      	ldr	r3, [r7, #8]
 80237c2:	785b      	ldrb	r3, [r3, #1]
 80237c4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      GroupNoAct = HandlePtr->kActiveGroups[GroupNo];
 80237c8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80237cc:	68fa      	ldr	r2, [r7, #12]
 80237ce:	18d3      	adds	r3, r2, r3
 80237d0:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80237d4:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
      ChannelNoAct = HandlePtr->kActiveChannels[GroupNo][ChannelNo];
 80237d8:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80237dc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80237e0:	68f9      	ldr	r1, [r7, #12]
 80237e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80237e6:	188a      	adds	r2, r1, r2
 80237e8:	18d3      	adds	r3, r2, r3
 80237ea:	f103 0308 	add.w	r3, r3, #8
 80237ee:	789b      	ldrb	r3, [r3, #2]
 80237f0:	f887 3020 	strb.w	r3, [r7, #32]

      if((GroupNo <= (uint8_t)ADC001_MAX_ADC_GROUP) &&
 80237f4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80237f8:	2b04      	cmp	r3, #4
 80237fa:	d83b      	bhi.n	8023874 <ADC001_SetChannelEventMode+0xf8>
 80237fc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8023800:	2b08      	cmp	r3, #8
 8023802:	d837      	bhi.n	8023874 <ADC001_SetChannelEventMode+0xf8>
          (ChannelNo <= (uint8_t)ADC001_MAX_ADC_GROUP_CHANNEL) &&
 8023804:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8023808:	2b01      	cmp	r3, #1
 802380a:	d133      	bne.n	8023874 <ADC001_SetChannelEventMode+0xf8>
            (GroupNoAct == (uint8_t)1) &&
 802380c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8023810:	2b01      	cmp	r3, #1
 8023812:	d12f      	bne.n	8023874 <ADC001_SetChannelEventMode+0xf8>
              (ChannelNoAct == (uint8_t)1) &&
 8023814:	79fb      	ldrb	r3, [r7, #7]
 8023816:	2b00      	cmp	r3, #0
 8023818:	d002      	beq.n	8023820 <ADC001_SetChannelEventMode+0xa4>
                ((EventMode == (uint8_t)ADC001_CHANNEL_EVENT_NEVER) ||
 802381a:	79fb      	ldrb	r3, [r7, #7]
 802381c:	2b03      	cmp	r3, #3
 802381e:	d129      	bne.n	8023874 <ADC001_SetChannelEventMode+0xf8>
                    (EventMode == (uint8_t)ADC001_CHANNEL_EVENT_ALWAYS)))
      {
        WR_REG( VADCGroupPtr[GroupNo]->CHCTR[ChannelNo],
 8023820:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8023824:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8023828:	f107 0228 	add.w	r2, r7, #40	; 0x28
 802382c:	18d3      	adds	r3, r2, r3
 802382e:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8023832:	f897 0022 	ldrb.w	r0, [r7, #34]	; 0x22
 8023836:	79fb      	ldrb	r3, [r7, #7]
 8023838:	ea4f 2303 	mov.w	r3, r3, lsl #8
 802383c:	f403 7140 	and.w	r1, r3, #768	; 0x300
 8023840:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8023844:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8023848:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 802384c:	4463      	add	r3, ip
 802384e:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8023852:	f897 4022 	ldrb.w	r4, [r7, #34]	; 0x22
 8023856:	f104 0480 	add.w	r4, r4, #128	; 0x80
 802385a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 802385e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8023862:	4319      	orrs	r1, r3
 8023864:	f100 0380 	add.w	r3, r0, #128	; 0x80
 8023868:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
          VADC_G_CHCTR_CHEVMODE_Msk,
          VADC_G_CHCTR_CHEVMODE_Pos,
          (uint32_t)EventMode
         );
        Status = (uint32_t)DAVEApp_SUCCESS;
 802386c:	f04f 0300 	mov.w	r3, #0
 8023870:	627b      	str	r3, [r7, #36]	; 0x24
 8023872:	e006      	b.n	8023882 <ADC001_SetChannelEventMode+0x106>
      }
      else
      {
        Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 8023874:	f04f 0302 	mov.w	r3, #2
 8023878:	627b      	str	r3, [r7, #36]	; 0x24
 802387a:	e002      	b.n	8023882 <ADC001_SetChannelEventMode+0x106>
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
      }
    }
    else
    {
      Status = (uint32_t)ADC001_INVALID_PARAM_ERROR;
 802387c:	f04f 0302 	mov.w	r3, #2
 8023880:	627b      	str	r3, [r7, #36]	; 0x24
  else
  {
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
  }

  return Status;
 8023882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8023884:	4618      	mov	r0, r3
 8023886:	f107 0728 	add.w	r7, r7, #40	; 0x28
 802388a:	46bd      	mov	sp, r7
 802388c:	bc90      	pop	{r4, r7}
 802388e:	4770      	bx	lr

08023890 <asin>:
 8023890:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8023894:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8023930 <asin+0xa0>
 8023898:	b08a      	sub	sp, #40	; 0x28
 802389a:	4604      	mov	r4, r0
 802389c:	460d      	mov	r5, r1
 802389e:	f000 fb07 	bl	8023eb0 <__ieee754_asin>
 80238a2:	f998 3000 	ldrsb.w	r3, [r8]
 80238a6:	3301      	adds	r3, #1
 80238a8:	4606      	mov	r6, r0
 80238aa:	460f      	mov	r7, r1
 80238ac:	d004      	beq.n	80238b8 <asin+0x28>
 80238ae:	4620      	mov	r0, r4
 80238b0:	4629      	mov	r1, r5
 80238b2:	f002 f90b 	bl	8025acc <__fpclassifyd>
 80238b6:	b920      	cbnz	r0, 80238c2 <asin+0x32>
 80238b8:	4630      	mov	r0, r6
 80238ba:	4639      	mov	r1, r7
 80238bc:	b00a      	add	sp, #40	; 0x28
 80238be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80238c2:	4620      	mov	r0, r4
 80238c4:	4629      	mov	r1, r5
 80238c6:	f002 f8f7 	bl	8025ab8 <fabs>
 80238ca:	2300      	movs	r3, #0
 80238cc:	2200      	movs	r2, #0
 80238ce:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80238d2:	f002 fed9 	bl	8026688 <__aeabi_dcmpgt>
 80238d6:	2800      	cmp	r0, #0
 80238d8:	d0ee      	beq.n	80238b8 <asin+0x28>
 80238da:	4913      	ldr	r1, [pc, #76]	; (8023928 <asin+0x98>)
 80238dc:	4813      	ldr	r0, [pc, #76]	; (802392c <asin+0x9c>)
 80238de:	9101      	str	r1, [sp, #4]
 80238e0:	2201      	movs	r2, #1
 80238e2:	2600      	movs	r6, #0
 80238e4:	9200      	str	r2, [sp, #0]
 80238e6:	9608      	str	r6, [sp, #32]
 80238e8:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80238ec:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80238f0:	f002 f922 	bl	8025b38 <nan>
 80238f4:	f998 7000 	ldrsb.w	r7, [r8]
 80238f8:	2f02      	cmp	r7, #2
 80238fa:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80238fe:	d008      	beq.n	8023912 <asin+0x82>
 8023900:	4668      	mov	r0, sp
 8023902:	f002 f917 	bl	8025b34 <matherr>
 8023906:	b120      	cbz	r0, 8023912 <asin+0x82>
 8023908:	9808      	ldr	r0, [sp, #32]
 802390a:	b938      	cbnz	r0, 802391c <asin+0x8c>
 802390c:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 8023910:	e7d2      	b.n	80238b8 <asin+0x28>
 8023912:	f003 fa55 	bl	8026dc0 <__errno>
 8023916:	2321      	movs	r3, #33	; 0x21
 8023918:	6003      	str	r3, [r0, #0]
 802391a:	e7f5      	b.n	8023908 <asin+0x78>
 802391c:	f003 fa50 	bl	8026dc0 <__errno>
 8023920:	9908      	ldr	r1, [sp, #32]
 8023922:	6001      	str	r1, [r0, #0]
 8023924:	e7f2      	b.n	802390c <asin+0x7c>
 8023926:	bf00      	nop
 8023928:	0802d504 	.word	0x0802d504
 802392c:	0802d5e8 	.word	0x0802d5e8
 8023930:	200001e4 	.word	0x200001e4

08023934 <atan2>:
 8023934:	f000 bcec 	b.w	8024310 <__ieee754_atan2>

08023938 <pow>:
 8023938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802393c:	f8df b2cc 	ldr.w	fp, [pc, #716]	; 8023c0c <pow+0x2d4>
 8023940:	b08b      	sub	sp, #44	; 0x2c
 8023942:	461f      	mov	r7, r3
 8023944:	4680      	mov	r8, r0
 8023946:	4689      	mov	r9, r1
 8023948:	4616      	mov	r6, r2
 802394a:	f000 fded 	bl	8024528 <__ieee754_pow>
 802394e:	f99b 3000 	ldrsb.w	r3, [fp]
 8023952:	3301      	adds	r3, #1
 8023954:	4604      	mov	r4, r0
 8023956:	460d      	mov	r5, r1
 8023958:	d004      	beq.n	8023964 <pow+0x2c>
 802395a:	4630      	mov	r0, r6
 802395c:	4639      	mov	r1, r7
 802395e:	f002 f8b5 	bl	8025acc <__fpclassifyd>
 8023962:	b920      	cbnz	r0, 802396e <pow+0x36>
 8023964:	4620      	mov	r0, r4
 8023966:	4629      	mov	r1, r5
 8023968:	b00b      	add	sp, #44	; 0x2c
 802396a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802396e:	4640      	mov	r0, r8
 8023970:	4649      	mov	r1, r9
 8023972:	f002 f8ab 	bl	8025acc <__fpclassifyd>
 8023976:	4682      	mov	sl, r0
 8023978:	2800      	cmp	r0, #0
 802397a:	d12c      	bne.n	80239d6 <pow+0x9e>
 802397c:	4630      	mov	r0, r6
 802397e:	4639      	mov	r1, r7
 8023980:	2200      	movs	r2, #0
 8023982:	2300      	movs	r3, #0
 8023984:	f002 fe58 	bl	8026638 <__aeabi_dcmpeq>
 8023988:	2800      	cmp	r0, #0
 802398a:	d0eb      	beq.n	8023964 <pow+0x2c>
 802398c:	4b9e      	ldr	r3, [pc, #632]	; (8023c08 <pow+0x2d0>)
 802398e:	f99b 5000 	ldrsb.w	r5, [fp]
 8023992:	9301      	str	r3, [sp, #4]
 8023994:	2201      	movs	r2, #1
 8023996:	2300      	movs	r3, #0
 8023998:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 802399c:	9200      	str	r2, [sp, #0]
 802399e:	2200      	movs	r2, #0
 80239a0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80239a4:	1c6b      	adds	r3, r5, #1
 80239a6:	f8cd a020 	str.w	sl, [sp, #32]
 80239aa:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80239ae:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80239b2:	d00d      	beq.n	80239d0 <pow+0x98>
 80239b4:	2d02      	cmp	r5, #2
 80239b6:	d00b      	beq.n	80239d0 <pow+0x98>
 80239b8:	4668      	mov	r0, sp
 80239ba:	f002 f8bb 	bl	8025b34 <matherr>
 80239be:	2800      	cmp	r0, #0
 80239c0:	f000 8093 	beq.w	8023aea <pow+0x1b2>
 80239c4:	9808      	ldr	r0, [sp, #32]
 80239c6:	b118      	cbz	r0, 80239d0 <pow+0x98>
 80239c8:	f003 f9fa 	bl	8026dc0 <__errno>
 80239cc:	9c08      	ldr	r4, [sp, #32]
 80239ce:	6004      	str	r4, [r0, #0]
 80239d0:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80239d4:	e7c6      	b.n	8023964 <pow+0x2c>
 80239d6:	4640      	mov	r0, r8
 80239d8:	4649      	mov	r1, r9
 80239da:	2200      	movs	r2, #0
 80239dc:	2300      	movs	r3, #0
 80239de:	f002 fe2b 	bl	8026638 <__aeabi_dcmpeq>
 80239e2:	b300      	cbz	r0, 8023a26 <pow+0xee>
 80239e4:	4630      	mov	r0, r6
 80239e6:	4639      	mov	r1, r7
 80239e8:	2200      	movs	r2, #0
 80239ea:	2300      	movs	r3, #0
 80239ec:	f002 fe24 	bl	8026638 <__aeabi_dcmpeq>
 80239f0:	2800      	cmp	r0, #0
 80239f2:	d04e      	beq.n	8023a92 <pow+0x15a>
 80239f4:	4884      	ldr	r0, [pc, #528]	; (8023c08 <pow+0x2d0>)
 80239f6:	f99b 5000 	ldrsb.w	r5, [fp]
 80239fa:	9001      	str	r0, [sp, #4]
 80239fc:	2101      	movs	r1, #1
 80239fe:	9100      	str	r1, [sp, #0]
 8023a00:	2400      	movs	r4, #0
 8023a02:	2000      	movs	r0, #0
 8023a04:	2100      	movs	r1, #0
 8023a06:	9408      	str	r4, [sp, #32]
 8023a08:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8023a0c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8023a10:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8023a14:	2d00      	cmp	r5, #0
 8023a16:	d0cf      	beq.n	80239b8 <pow+0x80>
 8023a18:	2300      	movs	r3, #0
 8023a1a:	2200      	movs	r2, #0
 8023a1c:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8023a20:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8023a24:	e7d4      	b.n	80239d0 <pow+0x98>
 8023a26:	4620      	mov	r0, r4
 8023a28:	4629      	mov	r1, r5
 8023a2a:	f002 f849 	bl	8025ac0 <finite>
 8023a2e:	4682      	mov	sl, r0
 8023a30:	2800      	cmp	r0, #0
 8023a32:	d05f      	beq.n	8023af4 <pow+0x1bc>
 8023a34:	4620      	mov	r0, r4
 8023a36:	4629      	mov	r1, r5
 8023a38:	2200      	movs	r2, #0
 8023a3a:	2300      	movs	r3, #0
 8023a3c:	f002 fdfc 	bl	8026638 <__aeabi_dcmpeq>
 8023a40:	2800      	cmp	r0, #0
 8023a42:	d08f      	beq.n	8023964 <pow+0x2c>
 8023a44:	4640      	mov	r0, r8
 8023a46:	4649      	mov	r1, r9
 8023a48:	f002 f83a 	bl	8025ac0 <finite>
 8023a4c:	2800      	cmp	r0, #0
 8023a4e:	d089      	beq.n	8023964 <pow+0x2c>
 8023a50:	4630      	mov	r0, r6
 8023a52:	4639      	mov	r1, r7
 8023a54:	f002 f834 	bl	8025ac0 <finite>
 8023a58:	2800      	cmp	r0, #0
 8023a5a:	d083      	beq.n	8023964 <pow+0x2c>
 8023a5c:	f99b 4000 	ldrsb.w	r4, [fp]
 8023a60:	4a69      	ldr	r2, [pc, #420]	; (8023c08 <pow+0x2d0>)
 8023a62:	2004      	movs	r0, #4
 8023a64:	2100      	movs	r1, #0
 8023a66:	9000      	str	r0, [sp, #0]
 8023a68:	9108      	str	r1, [sp, #32]
 8023a6a:	2000      	movs	r0, #0
 8023a6c:	2100      	movs	r1, #0
 8023a6e:	2c02      	cmp	r4, #2
 8023a70:	9201      	str	r2, [sp, #4]
 8023a72:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8023a76:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8023a7a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8023a7e:	d063      	beq.n	8023b48 <pow+0x210>
 8023a80:	4668      	mov	r0, sp
 8023a82:	f002 f857 	bl	8025b34 <matherr>
 8023a86:	2800      	cmp	r0, #0
 8023a88:	d05e      	beq.n	8023b48 <pow+0x210>
 8023a8a:	9a08      	ldr	r2, [sp, #32]
 8023a8c:	2a00      	cmp	r2, #0
 8023a8e:	d09f      	beq.n	80239d0 <pow+0x98>
 8023a90:	e79a      	b.n	80239c8 <pow+0x90>
 8023a92:	4630      	mov	r0, r6
 8023a94:	4639      	mov	r1, r7
 8023a96:	f002 f813 	bl	8025ac0 <finite>
 8023a9a:	2800      	cmp	r0, #0
 8023a9c:	f43f af62 	beq.w	8023964 <pow+0x2c>
 8023aa0:	4630      	mov	r0, r6
 8023aa2:	4639      	mov	r1, r7
 8023aa4:	2200      	movs	r2, #0
 8023aa6:	2300      	movs	r3, #0
 8023aa8:	f002 fdd0 	bl	802664c <__aeabi_dcmplt>
 8023aac:	2800      	cmp	r0, #0
 8023aae:	f43f af59 	beq.w	8023964 <pow+0x2c>
 8023ab2:	4855      	ldr	r0, [pc, #340]	; (8023c08 <pow+0x2d0>)
 8023ab4:	f89b 5000 	ldrb.w	r5, [fp]
 8023ab8:	9001      	str	r0, [sp, #4]
 8023aba:	2101      	movs	r1, #1
 8023abc:	2400      	movs	r4, #0
 8023abe:	9100      	str	r1, [sp, #0]
 8023ac0:	9408      	str	r4, [sp, #32]
 8023ac2:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8023ac6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8023aca:	2200      	movs	r2, #0
 8023acc:	2300      	movs	r3, #0
 8023ace:	2d00      	cmp	r5, #0
 8023ad0:	d133      	bne.n	8023b3a <pow+0x202>
 8023ad2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8023ad6:	4668      	mov	r0, sp
 8023ad8:	f002 f82c 	bl	8025b34 <matherr>
 8023adc:	2800      	cmp	r0, #0
 8023ade:	d1d4      	bne.n	8023a8a <pow+0x152>
 8023ae0:	f003 f96e 	bl	8026dc0 <__errno>
 8023ae4:	2321      	movs	r3, #33	; 0x21
 8023ae6:	6003      	str	r3, [r0, #0]
 8023ae8:	e7cf      	b.n	8023a8a <pow+0x152>
 8023aea:	f003 f969 	bl	8026dc0 <__errno>
 8023aee:	2121      	movs	r1, #33	; 0x21
 8023af0:	6001      	str	r1, [r0, #0]
 8023af2:	e767      	b.n	80239c4 <pow+0x8c>
 8023af4:	4640      	mov	r0, r8
 8023af6:	4649      	mov	r1, r9
 8023af8:	f001 ffe2 	bl	8025ac0 <finite>
 8023afc:	2800      	cmp	r0, #0
 8023afe:	d099      	beq.n	8023a34 <pow+0xfc>
 8023b00:	4630      	mov	r0, r6
 8023b02:	4639      	mov	r1, r7
 8023b04:	f001 ffdc 	bl	8025ac0 <finite>
 8023b08:	2800      	cmp	r0, #0
 8023b0a:	d093      	beq.n	8023a34 <pow+0xfc>
 8023b0c:	4620      	mov	r0, r4
 8023b0e:	4629      	mov	r1, r5
 8023b10:	f001 ffdc 	bl	8025acc <__fpclassifyd>
 8023b14:	b9e8      	cbnz	r0, 8023b52 <pow+0x21a>
 8023b16:	4b3c      	ldr	r3, [pc, #240]	; (8023c08 <pow+0x2d0>)
 8023b18:	f89b 4000 	ldrb.w	r4, [fp]
 8023b1c:	9008      	str	r0, [sp, #32]
 8023b1e:	2201      	movs	r2, #1
 8023b20:	9301      	str	r3, [sp, #4]
 8023b22:	9200      	str	r2, [sp, #0]
 8023b24:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8023b28:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8023b2c:	2000      	movs	r0, #0
 8023b2e:	2100      	movs	r1, #0
 8023b30:	2c00      	cmp	r4, #0
 8023b32:	d15f      	bne.n	8023bf4 <pow+0x2bc>
 8023b34:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8023b38:	e7cd      	b.n	8023ad6 <pow+0x19e>
 8023b3a:	f6cf 73f0 	movt	r3, #65520	; 0xfff0
 8023b3e:	2d02      	cmp	r5, #2
 8023b40:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8023b44:	d0cc      	beq.n	8023ae0 <pow+0x1a8>
 8023b46:	e7c6      	b.n	8023ad6 <pow+0x19e>
 8023b48:	f003 f93a 	bl	8026dc0 <__errno>
 8023b4c:	2522      	movs	r5, #34	; 0x22
 8023b4e:	6005      	str	r5, [r0, #0]
 8023b50:	e79b      	b.n	8023a8a <pow+0x152>
 8023b52:	4c2d      	ldr	r4, [pc, #180]	; (8023c08 <pow+0x2d0>)
 8023b54:	f99b 3000 	ldrsb.w	r3, [fp]
 8023b58:	9401      	str	r4, [sp, #4]
 8023b5a:	2203      	movs	r2, #3
 8023b5c:	9200      	str	r2, [sp, #0]
 8023b5e:	f8cd a020 	str.w	sl, [sp, #32]
 8023b62:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8023b66:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8023b6a:	4640      	mov	r0, r8
 8023b6c:	4649      	mov	r1, r9
 8023b6e:	b9e3      	cbnz	r3, 8023baa <pow+0x272>
 8023b70:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8023b74:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 8023b78:	f2c4 75ef 	movt	r5, #18415	; 0x47ef
 8023b7c:	2200      	movs	r2, #0
 8023b7e:	2300      	movs	r3, #0
 8023b80:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8023b84:	f002 fd62 	bl	802664c <__aeabi_dcmplt>
 8023b88:	2800      	cmp	r0, #0
 8023b8a:	d141      	bne.n	8023c10 <pow+0x2d8>
 8023b8c:	f99b 0000 	ldrsb.w	r0, [fp]
 8023b90:	2802      	cmp	r0, #2
 8023b92:	d005      	beq.n	8023ba0 <pow+0x268>
 8023b94:	4668      	mov	r0, sp
 8023b96:	f001 ffcd 	bl	8025b34 <matherr>
 8023b9a:	2800      	cmp	r0, #0
 8023b9c:	f47f af12 	bne.w	80239c4 <pow+0x8c>
 8023ba0:	f003 f90e 	bl	8026dc0 <__errno>
 8023ba4:	2122      	movs	r1, #34	; 0x22
 8023ba6:	6001      	str	r1, [r0, #0]
 8023ba8:	e70c      	b.n	80239c4 <pow+0x8c>
 8023baa:	2500      	movs	r5, #0
 8023bac:	2400      	movs	r4, #0
 8023bae:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
 8023bb2:	2200      	movs	r2, #0
 8023bb4:	2300      	movs	r3, #0
 8023bb6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8023bba:	f002 fd47 	bl	802664c <__aeabi_dcmplt>
 8023bbe:	2800      	cmp	r0, #0
 8023bc0:	d0e4      	beq.n	8023b8c <pow+0x254>
 8023bc2:	2300      	movs	r3, #0
 8023bc4:	2200      	movs	r2, #0
 8023bc6:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8023bca:	4630      	mov	r0, r6
 8023bcc:	4639      	mov	r1, r7
 8023bce:	f002 facb 	bl	8026168 <__aeabi_dmul>
 8023bd2:	4604      	mov	r4, r0
 8023bd4:	460d      	mov	r5, r1
 8023bd6:	f001 ffb5 	bl	8025b44 <rint>
 8023bda:	4622      	mov	r2, r4
 8023bdc:	462b      	mov	r3, r5
 8023bde:	f002 fd2b 	bl	8026638 <__aeabi_dcmpeq>
 8023be2:	2800      	cmp	r0, #0
 8023be4:	d1d2      	bne.n	8023b8c <pow+0x254>
 8023be6:	2300      	movs	r3, #0
 8023be8:	2200      	movs	r2, #0
 8023bea:	f6cf 73f0 	movt	r3, #65520	; 0xfff0
 8023bee:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8023bf2:	e7cb      	b.n	8023b8c <pow+0x254>
 8023bf4:	4602      	mov	r2, r0
 8023bf6:	460b      	mov	r3, r1
 8023bf8:	f002 fbe0 	bl	80263bc <__aeabi_ddiv>
 8023bfc:	2c02      	cmp	r4, #2
 8023bfe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8023c02:	f43f af6d 	beq.w	8023ae0 <pow+0x1a8>
 8023c06:	e766      	b.n	8023ad6 <pow+0x19e>
 8023c08:	0802d50c 	.word	0x0802d50c
 8023c0c:	200001e4 	.word	0x200001e4
 8023c10:	2300      	movs	r3, #0
 8023c12:	2200      	movs	r2, #0
 8023c14:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8023c18:	4630      	mov	r0, r6
 8023c1a:	4639      	mov	r1, r7
 8023c1c:	f002 faa4 	bl	8026168 <__aeabi_dmul>
 8023c20:	4604      	mov	r4, r0
 8023c22:	460d      	mov	r5, r1
 8023c24:	f001 ff8e 	bl	8025b44 <rint>
 8023c28:	4622      	mov	r2, r4
 8023c2a:	462b      	mov	r3, r5
 8023c2c:	f002 fd04 	bl	8026638 <__aeabi_dcmpeq>
 8023c30:	2800      	cmp	r0, #0
 8023c32:	d1ab      	bne.n	8023b8c <pow+0x254>
 8023c34:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8023c38:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8023c3c:	f2cc 73ef 	movt	r3, #51183	; 0xc7ef
 8023c40:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8023c44:	e7a2      	b.n	8023b8c <pow+0x254>
 8023c46:	bf00      	nop

08023c48 <sqrt>:
 8023c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8023c4c:	f8df a09c 	ldr.w	sl, [pc, #156]	; 8023cec <sqrt+0xa4>
 8023c50:	b08a      	sub	sp, #40	; 0x28
 8023c52:	4604      	mov	r4, r0
 8023c54:	460d      	mov	r5, r1
 8023c56:	f001 f9f7 	bl	8025048 <__ieee754_sqrt>
 8023c5a:	f99a 3000 	ldrsb.w	r3, [sl]
 8023c5e:	3301      	adds	r3, #1
 8023c60:	4606      	mov	r6, r0
 8023c62:	460f      	mov	r7, r1
 8023c64:	d00f      	beq.n	8023c86 <sqrt+0x3e>
 8023c66:	4620      	mov	r0, r4
 8023c68:	4629      	mov	r1, r5
 8023c6a:	f001 ff2f 	bl	8025acc <__fpclassifyd>
 8023c6e:	b150      	cbz	r0, 8023c86 <sqrt+0x3e>
 8023c70:	f04f 0800 	mov.w	r8, #0
 8023c74:	f04f 0900 	mov.w	r9, #0
 8023c78:	4620      	mov	r0, r4
 8023c7a:	4629      	mov	r1, r5
 8023c7c:	4642      	mov	r2, r8
 8023c7e:	464b      	mov	r3, r9
 8023c80:	f002 fce4 	bl	802664c <__aeabi_dcmplt>
 8023c84:	b920      	cbnz	r0, 8023c90 <sqrt+0x48>
 8023c86:	4630      	mov	r0, r6
 8023c88:	4639      	mov	r1, r7
 8023c8a:	b00a      	add	sp, #40	; 0x28
 8023c8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8023c90:	4815      	ldr	r0, [pc, #84]	; (8023ce8 <sqrt+0xa0>)
 8023c92:	f89a 6000 	ldrb.w	r6, [sl]
 8023c96:	9001      	str	r0, [sp, #4]
 8023c98:	2101      	movs	r1, #1
 8023c9a:	2200      	movs	r2, #0
 8023c9c:	9100      	str	r1, [sp, #0]
 8023c9e:	9208      	str	r2, [sp, #32]
 8023ca0:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8023ca4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8023ca8:	b956      	cbnz	r6, 8023cc0 <sqrt+0x78>
 8023caa:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8023cae:	4668      	mov	r0, sp
 8023cb0:	f001 ff40 	bl	8025b34 <matherr>
 8023cb4:	b170      	cbz	r0, 8023cd4 <sqrt+0x8c>
 8023cb6:	9b08      	ldr	r3, [sp, #32]
 8023cb8:	b98b      	cbnz	r3, 8023cde <sqrt+0x96>
 8023cba:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 8023cbe:	e7e2      	b.n	8023c86 <sqrt+0x3e>
 8023cc0:	4640      	mov	r0, r8
 8023cc2:	4649      	mov	r1, r9
 8023cc4:	4642      	mov	r2, r8
 8023cc6:	464b      	mov	r3, r9
 8023cc8:	f002 fb78 	bl	80263bc <__aeabi_ddiv>
 8023ccc:	2e02      	cmp	r6, #2
 8023cce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8023cd2:	d1ec      	bne.n	8023cae <sqrt+0x66>
 8023cd4:	f003 f874 	bl	8026dc0 <__errno>
 8023cd8:	2721      	movs	r7, #33	; 0x21
 8023cda:	6007      	str	r7, [r0, #0]
 8023cdc:	e7eb      	b.n	8023cb6 <sqrt+0x6e>
 8023cde:	f003 f86f 	bl	8026dc0 <__errno>
 8023ce2:	9e08      	ldr	r6, [sp, #32]
 8023ce4:	6006      	str	r6, [r0, #0]
 8023ce6:	e7e8      	b.n	8023cba <sqrt+0x72>
 8023ce8:	0802d510 	.word	0x0802d510
 8023cec:	200001e4 	.word	0x200001e4

08023cf0 <expf>:
 8023cf0:	b570      	push	{r4, r5, r6, lr}
 8023cf2:	4e36      	ldr	r6, [pc, #216]	; (8023dcc <expf+0xdc>)
 8023cf4:	b08a      	sub	sp, #40	; 0x28
 8023cf6:	4604      	mov	r4, r0
 8023cf8:	f001 faaa 	bl	8025250 <__ieee754_expf>
 8023cfc:	f996 3000 	ldrsb.w	r3, [r6]
 8023d00:	3301      	adds	r3, #1
 8023d02:	4605      	mov	r5, r0
 8023d04:	d03a      	beq.n	8023d7c <expf+0x8c>
 8023d06:	4620      	mov	r0, r4
 8023d08:	f002 f836 	bl	8025d78 <finitef>
 8023d0c:	2800      	cmp	r0, #0
 8023d0e:	d035      	beq.n	8023d7c <expf+0x8c>
 8023d10:	f44f 41e3 	mov.w	r1, #29056	; 0x7180
 8023d14:	4620      	mov	r0, r4
 8023d16:	f2c4 21b1 	movt	r1, #17073	; 0x42b1
 8023d1a:	f003 f821 	bl	8026d60 <__aeabi_fcmpgt>
 8023d1e:	2800      	cmp	r0, #0
 8023d20:	d12f      	bne.n	8023d82 <expf+0x92>
 8023d22:	f24f 11b5 	movw	r1, #61877	; 0xf1b5
 8023d26:	4620      	mov	r0, r4
 8023d28:	f2cc 21cf 	movt	r1, #49871	; 0xc2cf
 8023d2c:	f002 fffa 	bl	8026d24 <__aeabi_fcmplt>
 8023d30:	b320      	cbz	r0, 8023d7c <expf+0x8c>
 8023d32:	4a27      	ldr	r2, [pc, #156]	; (8023dd0 <expf+0xe0>)
 8023d34:	2104      	movs	r1, #4
 8023d36:	4620      	mov	r0, r4
 8023d38:	2400      	movs	r4, #0
 8023d3a:	9201      	str	r2, [sp, #4]
 8023d3c:	9408      	str	r4, [sp, #32]
 8023d3e:	9100      	str	r1, [sp, #0]
 8023d40:	f002 f9be 	bl	80260c0 <__aeabi_f2d>
 8023d44:	f996 4000 	ldrsb.w	r4, [r6]
 8023d48:	2200      	movs	r2, #0
 8023d4a:	2300      	movs	r3, #0
 8023d4c:	2c02      	cmp	r4, #2
 8023d4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8023d52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8023d56:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8023d5a:	d032      	beq.n	8023dc2 <expf+0xd2>
 8023d5c:	4668      	mov	r0, sp
 8023d5e:	f001 fee9 	bl	8025b34 <matherr>
 8023d62:	2800      	cmp	r0, #0
 8023d64:	d02d      	beq.n	8023dc2 <expf+0xd2>
 8023d66:	9808      	ldr	r0, [sp, #32]
 8023d68:	b118      	cbz	r0, 8023d72 <expf+0x82>
 8023d6a:	f003 f829 	bl	8026dc0 <__errno>
 8023d6e:	9d08      	ldr	r5, [sp, #32]
 8023d70:	6005      	str	r5, [r0, #0]
 8023d72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8023d76:	f002 fcd9 	bl	802672c <__aeabi_d2f>
 8023d7a:	4605      	mov	r5, r0
 8023d7c:	4628      	mov	r0, r5
 8023d7e:	b00a      	add	sp, #40	; 0x28
 8023d80:	bd70      	pop	{r4, r5, r6, pc}
 8023d82:	4b13      	ldr	r3, [pc, #76]	; (8023dd0 <expf+0xe0>)
 8023d84:	4620      	mov	r0, r4
 8023d86:	2100      	movs	r1, #0
 8023d88:	2503      	movs	r5, #3
 8023d8a:	9500      	str	r5, [sp, #0]
 8023d8c:	9301      	str	r3, [sp, #4]
 8023d8e:	9108      	str	r1, [sp, #32]
 8023d90:	f002 f996 	bl	80260c0 <__aeabi_f2d>
 8023d94:	7834      	ldrb	r4, [r6, #0]
 8023d96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8023d9a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8023d9e:	b944      	cbnz	r4, 8023db2 <expf+0xc2>
 8023da0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8023da4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8023da8:	f2c4 73ef 	movt	r3, #18415	; 0x47ef
 8023dac:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8023db0:	e7d4      	b.n	8023d5c <expf+0x6c>
 8023db2:	2300      	movs	r3, #0
 8023db4:	2200      	movs	r2, #0
 8023db6:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8023dba:	2c02      	cmp	r4, #2
 8023dbc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8023dc0:	d1cc      	bne.n	8023d5c <expf+0x6c>
 8023dc2:	f002 fffd 	bl	8026dc0 <__errno>
 8023dc6:	2222      	movs	r2, #34	; 0x22
 8023dc8:	6002      	str	r2, [r0, #0]
 8023dca:	e7cc      	b.n	8023d66 <expf+0x76>
 8023dcc:	200001e4 	.word	0x200001e4
 8023dd0:	0802d518 	.word	0x0802d518

08023dd4 <logf>:
 8023dd4:	b570      	push	{r4, r5, r6, lr}
 8023dd6:	4d32      	ldr	r5, [pc, #200]	; (8023ea0 <logf+0xcc>)
 8023dd8:	b08a      	sub	sp, #40	; 0x28
 8023dda:	4604      	mov	r4, r0
 8023ddc:	f001 fb48 	bl	8025470 <__ieee754_logf>
 8023de0:	f995 3000 	ldrsb.w	r3, [r5]
 8023de4:	3301      	adds	r3, #1
 8023de6:	4606      	mov	r6, r0
 8023de8:	d008      	beq.n	8023dfc <logf+0x28>
 8023dea:	4620      	mov	r0, r4
 8023dec:	f001 ffcc 	bl	8025d88 <__fpclassifyf>
 8023df0:	b120      	cbz	r0, 8023dfc <logf+0x28>
 8023df2:	4620      	mov	r0, r4
 8023df4:	2100      	movs	r1, #0
 8023df6:	f002 ffb3 	bl	8026d60 <__aeabi_fcmpgt>
 8023dfa:	b110      	cbz	r0, 8023e02 <logf+0x2e>
 8023dfc:	4630      	mov	r0, r6
 8023dfe:	b00a      	add	sp, #40	; 0x28
 8023e00:	bd70      	pop	{r4, r5, r6, pc}
 8023e02:	4928      	ldr	r1, [pc, #160]	; (8023ea4 <logf+0xd0>)
 8023e04:	2200      	movs	r2, #0
 8023e06:	4620      	mov	r0, r4
 8023e08:	9101      	str	r1, [sp, #4]
 8023e0a:	9208      	str	r2, [sp, #32]
 8023e0c:	f002 f958 	bl	80260c0 <__aeabi_f2d>
 8023e10:	782d      	ldrb	r5, [r5, #0]
 8023e12:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8023e16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8023e1a:	bb55      	cbnz	r5, 8023e72 <logf+0x9e>
 8023e1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8023e20:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8023e24:	f2cc 73ef 	movt	r3, #51183	; 0xc7ef
 8023e28:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8023e2c:	4620      	mov	r0, r4
 8023e2e:	2100      	movs	r1, #0
 8023e30:	f002 ff6e 	bl	8026d10 <__aeabi_fcmpeq>
 8023e34:	b178      	cbz	r0, 8023e56 <logf+0x82>
 8023e36:	2302      	movs	r3, #2
 8023e38:	429d      	cmp	r5, r3
 8023e3a:	9300      	str	r3, [sp, #0]
 8023e3c:	d025      	beq.n	8023e8a <logf+0xb6>
 8023e3e:	4668      	mov	r0, sp
 8023e40:	f001 fe78 	bl	8025b34 <matherr>
 8023e44:	b308      	cbz	r0, 8023e8a <logf+0xb6>
 8023e46:	9a08      	ldr	r2, [sp, #32]
 8023e48:	bb22      	cbnz	r2, 8023e94 <logf+0xc0>
 8023e4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8023e4e:	f002 fc6d 	bl	802672c <__aeabi_d2f>
 8023e52:	4606      	mov	r6, r0
 8023e54:	e7d2      	b.n	8023dfc <logf+0x28>
 8023e56:	2001      	movs	r0, #1
 8023e58:	2d02      	cmp	r5, #2
 8023e5a:	9000      	str	r0, [sp, #0]
 8023e5c:	d010      	beq.n	8023e80 <logf+0xac>
 8023e5e:	4668      	mov	r0, sp
 8023e60:	f001 fe68 	bl	8025b34 <matherr>
 8023e64:	b160      	cbz	r0, 8023e80 <logf+0xac>
 8023e66:	4810      	ldr	r0, [pc, #64]	; (8023ea8 <logf+0xd4>)
 8023e68:	f001 fe66 	bl	8025b38 <nan>
 8023e6c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8023e70:	e7e9      	b.n	8023e46 <logf+0x72>
 8023e72:	2300      	movs	r3, #0
 8023e74:	2200      	movs	r2, #0
 8023e76:	f6cf 73f0 	movt	r3, #65520	; 0xfff0
 8023e7a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8023e7e:	e7d5      	b.n	8023e2c <logf+0x58>
 8023e80:	f002 ff9e 	bl	8026dc0 <__errno>
 8023e84:	2621      	movs	r6, #33	; 0x21
 8023e86:	6006      	str	r6, [r0, #0]
 8023e88:	e7ed      	b.n	8023e66 <logf+0x92>
 8023e8a:	f002 ff99 	bl	8026dc0 <__errno>
 8023e8e:	2122      	movs	r1, #34	; 0x22
 8023e90:	6001      	str	r1, [r0, #0]
 8023e92:	e7d8      	b.n	8023e46 <logf+0x72>
 8023e94:	f002 ff94 	bl	8026dc0 <__errno>
 8023e98:	9e08      	ldr	r6, [sp, #32]
 8023e9a:	6006      	str	r6, [r0, #0]
 8023e9c:	e7d5      	b.n	8023e4a <logf+0x76>
 8023e9e:	bf00      	nop
 8023ea0:	200001e4 	.word	0x200001e4
 8023ea4:	0802d520 	.word	0x0802d520
 8023ea8:	0802d5e8 	.word	0x0802d5e8
 8023eac:	00000000 	.word	0x00000000

08023eb0 <__ieee754_asin>:
 8023eb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8023eb4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8023eb8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8023ebc:	f6c3 73ef 	movt	r3, #16367	; 0x3fef
 8023ec0:	429e      	cmp	r6, r3
 8023ec2:	b086      	sub	sp, #24
 8023ec4:	4688      	mov	r8, r1
 8023ec6:	468a      	mov	sl, r1
 8023ec8:	4681      	mov	r9, r0
 8023eca:	dd1f      	ble.n	8023f0c <__ieee754_asin+0x5c>
 8023ecc:	f106 4640 	add.w	r6, r6, #3221225472	; 0xc0000000
 8023ed0:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 8023ed4:	ea56 0309 	orrs.w	r3, r6, r9
 8023ed8:	f040 8114 	bne.w	8024104 <__ieee754_asin+0x254>
 8023edc:	a3a4      	add	r3, pc, #656	; (adr r3, 8024170 <__ieee754_asin+0x2c0>)
 8023ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023ee2:	4641      	mov	r1, r8
 8023ee4:	f002 f940 	bl	8026168 <__aeabi_dmul>
 8023ee8:	a3a3      	add	r3, pc, #652	; (adr r3, 8024178 <__ieee754_asin+0x2c8>)
 8023eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023eee:	4604      	mov	r4, r0
 8023ef0:	460d      	mov	r5, r1
 8023ef2:	4648      	mov	r0, r9
 8023ef4:	4641      	mov	r1, r8
 8023ef6:	f002 f937 	bl	8026168 <__aeabi_dmul>
 8023efa:	4602      	mov	r2, r0
 8023efc:	460b      	mov	r3, r1
 8023efe:	4620      	mov	r0, r4
 8023f00:	4629      	mov	r1, r5
 8023f02:	f001 ff7f 	bl	8025e04 <__adddf3>
 8023f06:	4681      	mov	r9, r0
 8023f08:	4688      	mov	r8, r1
 8023f0a:	e106      	b.n	802411a <__ieee754_asin+0x26a>
 8023f0c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8023f10:	f6c3 70df 	movt	r0, #16351	; 0x3fdf
 8023f14:	4286      	cmp	r6, r0
 8023f16:	dc12      	bgt.n	8023f3e <__ieee754_asin+0x8e>
 8023f18:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8023f1c:	4648      	mov	r0, r9
 8023f1e:	f280 815f 	bge.w	80241e0 <__ieee754_asin+0x330>
 8023f22:	a397      	add	r3, pc, #604	; (adr r3, 8024180 <__ieee754_asin+0x2d0>)
 8023f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023f28:	f001 ff6c 	bl	8025e04 <__adddf3>
 8023f2c:	2300      	movs	r3, #0
 8023f2e:	2200      	movs	r2, #0
 8023f30:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8023f34:	f002 fba8 	bl	8026688 <__aeabi_dcmpgt>
 8023f38:	2800      	cmp	r0, #0
 8023f3a:	f040 80ee 	bne.w	802411a <__ieee754_asin+0x26a>
 8023f3e:	4648      	mov	r0, r9
 8023f40:	4641      	mov	r1, r8
 8023f42:	f001 fdb9 	bl	8025ab8 <fabs>
 8023f46:	460b      	mov	r3, r1
 8023f48:	2100      	movs	r1, #0
 8023f4a:	4602      	mov	r2, r0
 8023f4c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8023f50:	2000      	movs	r0, #0
 8023f52:	f001 ff55 	bl	8025e00 <__aeabi_dsub>
 8023f56:	2300      	movs	r3, #0
 8023f58:	2200      	movs	r2, #0
 8023f5a:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8023f5e:	f002 f903 	bl	8026168 <__aeabi_dmul>
 8023f62:	a389      	add	r3, pc, #548	; (adr r3, 8024188 <__ieee754_asin+0x2d8>)
 8023f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023f68:	4604      	mov	r4, r0
 8023f6a:	460d      	mov	r5, r1
 8023f6c:	f002 f8fc 	bl	8026168 <__aeabi_dmul>
 8023f70:	a387      	add	r3, pc, #540	; (adr r3, 8024190 <__ieee754_asin+0x2e0>)
 8023f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023f76:	f001 ff45 	bl	8025e04 <__adddf3>
 8023f7a:	4622      	mov	r2, r4
 8023f7c:	462b      	mov	r3, r5
 8023f7e:	f002 f8f3 	bl	8026168 <__aeabi_dmul>
 8023f82:	a385      	add	r3, pc, #532	; (adr r3, 8024198 <__ieee754_asin+0x2e8>)
 8023f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023f88:	f001 ff3a 	bl	8025e00 <__aeabi_dsub>
 8023f8c:	4622      	mov	r2, r4
 8023f8e:	462b      	mov	r3, r5
 8023f90:	f002 f8ea 	bl	8026168 <__aeabi_dmul>
 8023f94:	a382      	add	r3, pc, #520	; (adr r3, 80241a0 <__ieee754_asin+0x2f0>)
 8023f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023f9a:	f001 ff33 	bl	8025e04 <__adddf3>
 8023f9e:	4622      	mov	r2, r4
 8023fa0:	462b      	mov	r3, r5
 8023fa2:	f002 f8e1 	bl	8026168 <__aeabi_dmul>
 8023fa6:	a380      	add	r3, pc, #512	; (adr r3, 80241a8 <__ieee754_asin+0x2f8>)
 8023fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023fac:	f001 ff28 	bl	8025e00 <__aeabi_dsub>
 8023fb0:	4622      	mov	r2, r4
 8023fb2:	462b      	mov	r3, r5
 8023fb4:	f002 f8d8 	bl	8026168 <__aeabi_dmul>
 8023fb8:	a37d      	add	r3, pc, #500	; (adr r3, 80241b0 <__ieee754_asin+0x300>)
 8023fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023fbe:	f001 ff21 	bl	8025e04 <__adddf3>
 8023fc2:	4622      	mov	r2, r4
 8023fc4:	462b      	mov	r3, r5
 8023fc6:	f002 f8cf 	bl	8026168 <__aeabi_dmul>
 8023fca:	a37b      	add	r3, pc, #492	; (adr r3, 80241b8 <__ieee754_asin+0x308>)
 8023fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023fd0:	e9cd 0100 	strd	r0, r1, [sp]
 8023fd4:	4620      	mov	r0, r4
 8023fd6:	4629      	mov	r1, r5
 8023fd8:	f002 f8c6 	bl	8026168 <__aeabi_dmul>
 8023fdc:	a378      	add	r3, pc, #480	; (adr r3, 80241c0 <__ieee754_asin+0x310>)
 8023fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023fe2:	f001 ff0d 	bl	8025e00 <__aeabi_dsub>
 8023fe6:	4622      	mov	r2, r4
 8023fe8:	462b      	mov	r3, r5
 8023fea:	f002 f8bd 	bl	8026168 <__aeabi_dmul>
 8023fee:	a376      	add	r3, pc, #472	; (adr r3, 80241c8 <__ieee754_asin+0x318>)
 8023ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023ff4:	f001 ff06 	bl	8025e04 <__adddf3>
 8023ff8:	4622      	mov	r2, r4
 8023ffa:	462b      	mov	r3, r5
 8023ffc:	f002 f8b4 	bl	8026168 <__aeabi_dmul>
 8024000:	a373      	add	r3, pc, #460	; (adr r3, 80241d0 <__ieee754_asin+0x320>)
 8024002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024006:	f001 fefb 	bl	8025e00 <__aeabi_dsub>
 802400a:	4622      	mov	r2, r4
 802400c:	462b      	mov	r3, r5
 802400e:	f002 f8ab 	bl	8026168 <__aeabi_dmul>
 8024012:	2300      	movs	r3, #0
 8024014:	2200      	movs	r2, #0
 8024016:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 802401a:	f001 fef3 	bl	8025e04 <__adddf3>
 802401e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8024022:	4620      	mov	r0, r4
 8024024:	4629      	mov	r1, r5
 8024026:	f001 f80f 	bl	8025048 <__ieee754_sqrt>
 802402a:	f243 3232 	movw	r2, #13106	; 0x3332
 802402e:	f6c3 72ef 	movt	r2, #16367	; 0x3fef
 8024032:	4296      	cmp	r6, r2
 8024034:	4680      	mov	r8, r0
 8024036:	4689      	mov	r9, r1
 8024038:	dc74      	bgt.n	8024124 <__ieee754_asin+0x274>
 802403a:	4602      	mov	r2, r0
 802403c:	460b      	mov	r3, r1
 802403e:	460f      	mov	r7, r1
 8024040:	f001 fee0 	bl	8025e04 <__adddf3>
 8024044:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8024048:	e9cd 0104 	strd	r0, r1, [sp, #16]
 802404c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8024050:	f002 f9b4 	bl	80263bc <__aeabi_ddiv>
 8024054:	4602      	mov	r2, r0
 8024056:	460b      	mov	r3, r1
 8024058:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 802405c:	f002 f884 	bl	8026168 <__aeabi_dmul>
 8024060:	2600      	movs	r6, #0
 8024062:	e9cd 0100 	strd	r0, r1, [sp]
 8024066:	464b      	mov	r3, r9
 8024068:	4649      	mov	r1, r9
 802406a:	4632      	mov	r2, r6
 802406c:	4630      	mov	r0, r6
 802406e:	f002 f87b 	bl	8026168 <__aeabi_dmul>
 8024072:	4602      	mov	r2, r0
 8024074:	460b      	mov	r3, r1
 8024076:	4620      	mov	r0, r4
 8024078:	4629      	mov	r1, r5
 802407a:	f001 fec1 	bl	8025e00 <__aeabi_dsub>
 802407e:	464b      	mov	r3, r9
 8024080:	4604      	mov	r4, r0
 8024082:	460d      	mov	r5, r1
 8024084:	4640      	mov	r0, r8
 8024086:	4649      	mov	r1, r9
 8024088:	4632      	mov	r2, r6
 802408a:	f001 febb 	bl	8025e04 <__adddf3>
 802408e:	4602      	mov	r2, r0
 8024090:	460b      	mov	r3, r1
 8024092:	4620      	mov	r0, r4
 8024094:	4629      	mov	r1, r5
 8024096:	f002 f991 	bl	80263bc <__aeabi_ddiv>
 802409a:	4602      	mov	r2, r0
 802409c:	460b      	mov	r3, r1
 802409e:	f001 feb1 	bl	8025e04 <__adddf3>
 80240a2:	4602      	mov	r2, r0
 80240a4:	460b      	mov	r3, r1
 80240a6:	a134      	add	r1, pc, #208	; (adr r1, 8024178 <__ieee754_asin+0x2c8>)
 80240a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80240ac:	f001 fea8 	bl	8025e00 <__aeabi_dsub>
 80240b0:	4602      	mov	r2, r0
 80240b2:	460b      	mov	r3, r1
 80240b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80240b8:	f001 fea2 	bl	8025e00 <__aeabi_dsub>
 80240bc:	4632      	mov	r2, r6
 80240be:	4604      	mov	r4, r0
 80240c0:	460d      	mov	r5, r1
 80240c2:	463b      	mov	r3, r7
 80240c4:	4649      	mov	r1, r9
 80240c6:	4630      	mov	r0, r6
 80240c8:	f001 fe9c 	bl	8025e04 <__adddf3>
 80240cc:	4602      	mov	r2, r0
 80240ce:	460b      	mov	r3, r1
 80240d0:	a141      	add	r1, pc, #260	; (adr r1, 80241d8 <__ieee754_asin+0x328>)
 80240d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80240d6:	f001 fe93 	bl	8025e00 <__aeabi_dsub>
 80240da:	4602      	mov	r2, r0
 80240dc:	460b      	mov	r3, r1
 80240de:	4620      	mov	r0, r4
 80240e0:	4629      	mov	r1, r5
 80240e2:	f001 fe8d 	bl	8025e00 <__aeabi_dsub>
 80240e6:	4602      	mov	r2, r0
 80240e8:	460b      	mov	r3, r1
 80240ea:	a13b      	add	r1, pc, #236	; (adr r1, 80241d8 <__ieee754_asin+0x328>)
 80240ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80240f0:	f001 fe86 	bl	8025e00 <__aeabi_dsub>
 80240f4:	4681      	mov	r9, r0
 80240f6:	4688      	mov	r8, r1
 80240f8:	f1ba 0f00 	cmp.w	sl, #0
 80240fc:	bfd8      	it	le
 80240fe:	f108 4800 	addle.w	r8, r8, #2147483648	; 0x80000000
 8024102:	e00a      	b.n	802411a <__ieee754_asin+0x26a>
 8024104:	464a      	mov	r2, r9
 8024106:	4643      	mov	r3, r8
 8024108:	4641      	mov	r1, r8
 802410a:	f001 fe79 	bl	8025e00 <__aeabi_dsub>
 802410e:	4602      	mov	r2, r0
 8024110:	460b      	mov	r3, r1
 8024112:	f002 f953 	bl	80263bc <__aeabi_ddiv>
 8024116:	4681      	mov	r9, r0
 8024118:	4688      	mov	r8, r1
 802411a:	4648      	mov	r0, r9
 802411c:	4641      	mov	r1, r8
 802411e:	b006      	add	sp, #24
 8024120:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8024124:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8024128:	e9dd 0100 	ldrd	r0, r1, [sp]
 802412c:	f002 f946 	bl	80263bc <__aeabi_ddiv>
 8024130:	4602      	mov	r2, r0
 8024132:	460b      	mov	r3, r1
 8024134:	4640      	mov	r0, r8
 8024136:	4649      	mov	r1, r9
 8024138:	f002 f816 	bl	8026168 <__aeabi_dmul>
 802413c:	4642      	mov	r2, r8
 802413e:	464b      	mov	r3, r9
 8024140:	f001 fe60 	bl	8025e04 <__adddf3>
 8024144:	4602      	mov	r2, r0
 8024146:	460b      	mov	r3, r1
 8024148:	f001 fe5c 	bl	8025e04 <__adddf3>
 802414c:	a30a      	add	r3, pc, #40	; (adr r3, 8024178 <__ieee754_asin+0x2c8>)
 802414e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024152:	f001 fe55 	bl	8025e00 <__aeabi_dsub>
 8024156:	4602      	mov	r2, r0
 8024158:	460b      	mov	r3, r1
 802415a:	a105      	add	r1, pc, #20	; (adr r1, 8024170 <__ieee754_asin+0x2c0>)
 802415c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8024160:	f001 fe4e 	bl	8025e00 <__aeabi_dsub>
 8024164:	4681      	mov	r9, r0
 8024166:	4688      	mov	r8, r1
 8024168:	e7c6      	b.n	80240f8 <__ieee754_asin+0x248>
 802416a:	bf00      	nop
 802416c:	f3af 8000 	nop.w
 8024170:	54442d18 	.word	0x54442d18
 8024174:	3ff921fb 	.word	0x3ff921fb
 8024178:	33145c07 	.word	0x33145c07
 802417c:	3c91a626 	.word	0x3c91a626
 8024180:	8800759c 	.word	0x8800759c
 8024184:	7e37e43c 	.word	0x7e37e43c
 8024188:	0dfdf709 	.word	0x0dfdf709
 802418c:	3f023de1 	.word	0x3f023de1
 8024190:	7501b288 	.word	0x7501b288
 8024194:	3f49efe0 	.word	0x3f49efe0
 8024198:	b5688f3b 	.word	0xb5688f3b
 802419c:	3fa48228 	.word	0x3fa48228
 80241a0:	0e884455 	.word	0x0e884455
 80241a4:	3fc9c155 	.word	0x3fc9c155
 80241a8:	03eb6f7d 	.word	0x03eb6f7d
 80241ac:	3fd4d612 	.word	0x3fd4d612
 80241b0:	55555555 	.word	0x55555555
 80241b4:	3fc55555 	.word	0x3fc55555
 80241b8:	b12e9282 	.word	0xb12e9282
 80241bc:	3fb3b8c5 	.word	0x3fb3b8c5
 80241c0:	1b8d0159 	.word	0x1b8d0159
 80241c4:	3fe6066c 	.word	0x3fe6066c
 80241c8:	9c598ac8 	.word	0x9c598ac8
 80241cc:	40002ae5 	.word	0x40002ae5
 80241d0:	1c8a2d4b 	.word	0x1c8a2d4b
 80241d4:	40033a27 	.word	0x40033a27
 80241d8:	54442d18 	.word	0x54442d18
 80241dc:	3fe921fb 	.word	0x3fe921fb
 80241e0:	464a      	mov	r2, r9
 80241e2:	4643      	mov	r3, r8
 80241e4:	f001 ffc0 	bl	8026168 <__aeabi_dmul>
 80241e8:	a335      	add	r3, pc, #212	; (adr r3, 80242c0 <__ieee754_asin+0x410>)
 80241ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80241ee:	4604      	mov	r4, r0
 80241f0:	460d      	mov	r5, r1
 80241f2:	f001 ffb9 	bl	8026168 <__aeabi_dmul>
 80241f6:	a334      	add	r3, pc, #208	; (adr r3, 80242c8 <__ieee754_asin+0x418>)
 80241f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80241fc:	f001 fe02 	bl	8025e04 <__adddf3>
 8024200:	4622      	mov	r2, r4
 8024202:	462b      	mov	r3, r5
 8024204:	f001 ffb0 	bl	8026168 <__aeabi_dmul>
 8024208:	a331      	add	r3, pc, #196	; (adr r3, 80242d0 <__ieee754_asin+0x420>)
 802420a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802420e:	f001 fdf7 	bl	8025e00 <__aeabi_dsub>
 8024212:	4622      	mov	r2, r4
 8024214:	462b      	mov	r3, r5
 8024216:	f001 ffa7 	bl	8026168 <__aeabi_dmul>
 802421a:	a32f      	add	r3, pc, #188	; (adr r3, 80242d8 <__ieee754_asin+0x428>)
 802421c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024220:	f001 fdf0 	bl	8025e04 <__adddf3>
 8024224:	4622      	mov	r2, r4
 8024226:	462b      	mov	r3, r5
 8024228:	f001 ff9e 	bl	8026168 <__aeabi_dmul>
 802422c:	a32c      	add	r3, pc, #176	; (adr r3, 80242e0 <__ieee754_asin+0x430>)
 802422e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024232:	f001 fde5 	bl	8025e00 <__aeabi_dsub>
 8024236:	4622      	mov	r2, r4
 8024238:	462b      	mov	r3, r5
 802423a:	f001 ff95 	bl	8026168 <__aeabi_dmul>
 802423e:	a32a      	add	r3, pc, #168	; (adr r3, 80242e8 <__ieee754_asin+0x438>)
 8024240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024244:	f001 fdde 	bl	8025e04 <__adddf3>
 8024248:	4622      	mov	r2, r4
 802424a:	462b      	mov	r3, r5
 802424c:	f001 ff8c 	bl	8026168 <__aeabi_dmul>
 8024250:	a327      	add	r3, pc, #156	; (adr r3, 80242f0 <__ieee754_asin+0x440>)
 8024252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024256:	4606      	mov	r6, r0
 8024258:	460f      	mov	r7, r1
 802425a:	4620      	mov	r0, r4
 802425c:	4629      	mov	r1, r5
 802425e:	f001 ff83 	bl	8026168 <__aeabi_dmul>
 8024262:	a325      	add	r3, pc, #148	; (adr r3, 80242f8 <__ieee754_asin+0x448>)
 8024264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024268:	f001 fdca 	bl	8025e00 <__aeabi_dsub>
 802426c:	4622      	mov	r2, r4
 802426e:	462b      	mov	r3, r5
 8024270:	f001 ff7a 	bl	8026168 <__aeabi_dmul>
 8024274:	a322      	add	r3, pc, #136	; (adr r3, 8024300 <__ieee754_asin+0x450>)
 8024276:	e9d3 2300 	ldrd	r2, r3, [r3]
 802427a:	f001 fdc3 	bl	8025e04 <__adddf3>
 802427e:	4622      	mov	r2, r4
 8024280:	462b      	mov	r3, r5
 8024282:	f001 ff71 	bl	8026168 <__aeabi_dmul>
 8024286:	a320      	add	r3, pc, #128	; (adr r3, 8024308 <__ieee754_asin+0x458>)
 8024288:	e9d3 2300 	ldrd	r2, r3, [r3]
 802428c:	f001 fdb8 	bl	8025e00 <__aeabi_dsub>
 8024290:	4622      	mov	r2, r4
 8024292:	462b      	mov	r3, r5
 8024294:	f001 ff68 	bl	8026168 <__aeabi_dmul>
 8024298:	2300      	movs	r3, #0
 802429a:	2200      	movs	r2, #0
 802429c:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80242a0:	f001 fdb0 	bl	8025e04 <__adddf3>
 80242a4:	4602      	mov	r2, r0
 80242a6:	460b      	mov	r3, r1
 80242a8:	4630      	mov	r0, r6
 80242aa:	4639      	mov	r1, r7
 80242ac:	f002 f886 	bl	80263bc <__aeabi_ddiv>
 80242b0:	464c      	mov	r4, r9
 80242b2:	4602      	mov	r2, r0
 80242b4:	460b      	mov	r3, r1
 80242b6:	4645      	mov	r5, r8
 80242b8:	4648      	mov	r0, r9
 80242ba:	4641      	mov	r1, r8
 80242bc:	e61b      	b.n	8023ef6 <__ieee754_asin+0x46>
 80242be:	bf00      	nop
 80242c0:	0dfdf709 	.word	0x0dfdf709
 80242c4:	3f023de1 	.word	0x3f023de1
 80242c8:	7501b288 	.word	0x7501b288
 80242cc:	3f49efe0 	.word	0x3f49efe0
 80242d0:	b5688f3b 	.word	0xb5688f3b
 80242d4:	3fa48228 	.word	0x3fa48228
 80242d8:	0e884455 	.word	0x0e884455
 80242dc:	3fc9c155 	.word	0x3fc9c155
 80242e0:	03eb6f7d 	.word	0x03eb6f7d
 80242e4:	3fd4d612 	.word	0x3fd4d612
 80242e8:	55555555 	.word	0x55555555
 80242ec:	3fc55555 	.word	0x3fc55555
 80242f0:	b12e9282 	.word	0xb12e9282
 80242f4:	3fb3b8c5 	.word	0x3fb3b8c5
 80242f8:	1b8d0159 	.word	0x1b8d0159
 80242fc:	3fe6066c 	.word	0x3fe6066c
 8024300:	9c598ac8 	.word	0x9c598ac8
 8024304:	40002ae5 	.word	0x40002ae5
 8024308:	1c8a2d4b 	.word	0x1c8a2d4b
 802430c:	40033a27 	.word	0x40033a27

08024310 <__ieee754_atan2>:
 8024310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8024314:	b084      	sub	sp, #16
 8024316:	e9cd 2300 	strd	r2, r3, [sp]
 802431a:	e89d 1080 	ldmia.w	sp, {r7, ip}
 802431e:	f1c7 0900 	rsb	r9, r7, #0
 8024322:	2600      	movs	r6, #0
 8024324:	f02c 4800 	bic.w	r8, ip, #2147483648	; 0x80000000
 8024328:	ea49 0907 	orr.w	r9, r9, r7
 802432c:	ea48 79d9 	orr.w	r9, r8, r9, lsr #31
 8024330:	f6c7 76f0 	movt	r6, #32752	; 0x7ff0
 8024334:	45b1      	cmp	r9, r6
 8024336:	e9cd 2302 	strd	r2, r3, [sp, #8]
 802433a:	4604      	mov	r4, r0
 802433c:	460d      	mov	r5, r1
 802433e:	4602      	mov	r2, r0
 8024340:	460b      	mov	r3, r1
 8024342:	d845      	bhi.n	80243d0 <__ieee754_atan2+0xc0>
 8024344:	f1c0 0a00 	rsb	sl, r0, #0
 8024348:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
 802434c:	ea4a 0a00 	orr.w	sl, sl, r0
 8024350:	ea49 7ada 	orr.w	sl, r9, sl, lsr #31
 8024354:	45b2      	cmp	sl, r6
 8024356:	d83b      	bhi.n	80243d0 <__ieee754_atan2+0xc0>
 8024358:	f10c 4c40 	add.w	ip, ip, #3221225472	; 0xc0000000
 802435c:	f50c 1c80 	add.w	ip, ip, #1048576	; 0x100000
 8024360:	ea5c 0c07 	orrs.w	ip, ip, r7
 8024364:	f8dd a004 	ldr.w	sl, [sp, #4]
 8024368:	d052      	beq.n	8024410 <__ieee754_atan2+0x100>
 802436a:	ea4f 76aa 	mov.w	r6, sl, asr #30
 802436e:	f006 0002 	and.w	r0, r6, #2
 8024372:	ea59 0202 	orrs.w	r2, r9, r2
 8024376:	ea40 76d1 	orr.w	r6, r0, r1, lsr #31
 802437a:	d036      	beq.n	80243ea <__ieee754_atan2+0xda>
 802437c:	ea58 0707 	orrs.w	r7, r8, r7
 8024380:	d040      	beq.n	8024404 <__ieee754_atan2+0xf4>
 8024382:	2100      	movs	r1, #0
 8024384:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
 8024388:	4588      	cmp	r8, r1
 802438a:	d052      	beq.n	8024432 <__ieee754_atan2+0x122>
 802438c:	2700      	movs	r7, #0
 802438e:	f6c7 77f0 	movt	r7, #32752	; 0x7ff0
 8024392:	45b9      	cmp	r9, r7
 8024394:	d036      	beq.n	8024404 <__ieee754_atan2+0xf4>
 8024396:	ebc8 0809 	rsb	r8, r8, r9
 802439a:	ea4f 5828 	mov.w	r8, r8, asr #20
 802439e:	f1b8 0f3c 	cmp.w	r8, #60	; 0x3c
 80243a2:	dc42      	bgt.n	802442a <__ieee754_atan2+0x11a>
 80243a4:	f1ba 0f00 	cmp.w	sl, #0
 80243a8:	db7d      	blt.n	80244a6 <__ieee754_atan2+0x196>
 80243aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80243ae:	4620      	mov	r0, r4
 80243b0:	4629      	mov	r1, r5
 80243b2:	f002 f803 	bl	80263bc <__aeabi_ddiv>
 80243b6:	f001 fb7f 	bl	8025ab8 <fabs>
 80243ba:	f001 f9c9 	bl	8025750 <atan>
 80243be:	2e01      	cmp	r6, #1
 80243c0:	d06d      	beq.n	802449e <__ieee754_atan2+0x18e>
 80243c2:	2e02      	cmp	r6, #2
 80243c4:	d05c      	beq.n	8024480 <__ieee754_atan2+0x170>
 80243c6:	2e00      	cmp	r6, #0
 80243c8:	d14d      	bne.n	8024466 <__ieee754_atan2+0x156>
 80243ca:	4604      	mov	r4, r0
 80243cc:	460d      	mov	r5, r1
 80243ce:	e007      	b.n	80243e0 <__ieee754_atan2+0xd0>
 80243d0:	4620      	mov	r0, r4
 80243d2:	4629      	mov	r1, r5
 80243d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80243d8:	f001 fd14 	bl	8025e04 <__adddf3>
 80243dc:	4604      	mov	r4, r0
 80243de:	460d      	mov	r5, r1
 80243e0:	4620      	mov	r0, r4
 80243e2:	4629      	mov	r1, r5
 80243e4:	b004      	add	sp, #16
 80243e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80243ea:	2e03      	cmp	r6, #3
 80243ec:	d8c6      	bhi.n	802437c <__ieee754_atan2+0x6c>
 80243ee:	a201      	add	r2, pc, #4	; (adr r2, 80243f4 <__ieee754_atan2+0xe4>)
 80243f0:	f852 f026 	ldr.w	pc, [r2, r6, lsl #2]
 80243f4:	080243e1 	.word	0x080243e1
 80243f8:	080243e1 	.word	0x080243e1
 80243fc:	08024423 	.word	0x08024423
 8024400:	0802441b 	.word	0x0802441b
 8024404:	2b00      	cmp	r3, #0
 8024406:	db2a      	blt.n	802445e <__ieee754_atan2+0x14e>
 8024408:	a535      	add	r5, pc, #212	; (adr r5, 80244e0 <__ieee754_atan2+0x1d0>)
 802440a:	e9d5 4500 	ldrd	r4, r5, [r5]
 802440e:	e7e7      	b.n	80243e0 <__ieee754_atan2+0xd0>
 8024410:	b004      	add	sp, #16
 8024412:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8024416:	f001 b99b 	b.w	8025750 <atan>
 802441a:	a533      	add	r5, pc, #204	; (adr r5, 80244e8 <__ieee754_atan2+0x1d8>)
 802441c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8024420:	e7de      	b.n	80243e0 <__ieee754_atan2+0xd0>
 8024422:	a533      	add	r5, pc, #204	; (adr r5, 80244f0 <__ieee754_atan2+0x1e0>)
 8024424:	e9d5 4500 	ldrd	r4, r5, [r5]
 8024428:	e7da      	b.n	80243e0 <__ieee754_atan2+0xd0>
 802442a:	a12d      	add	r1, pc, #180	; (adr r1, 80244e0 <__ieee754_atan2+0x1d0>)
 802442c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8024430:	e7c5      	b.n	80243be <__ieee754_atan2+0xae>
 8024432:	45c1      	cmp	r9, r8
 8024434:	d03e      	beq.n	80244b4 <__ieee754_atan2+0x1a4>
 8024436:	2e03      	cmp	r6, #3
 8024438:	d8a8      	bhi.n	802438c <__ieee754_atan2+0x7c>
 802443a:	a201      	add	r2, pc, #4	; (adr r2, 8024440 <__ieee754_atan2+0x130>)
 802443c:	f852 f026 	ldr.w	pc, [r2, r6, lsl #2]
 8024440:	08024459 	.word	0x08024459
 8024444:	08024451 	.word	0x08024451
 8024448:	08024423 	.word	0x08024423
 802444c:	0802441b 	.word	0x0802441b
 8024450:	2400      	movs	r4, #0
 8024452:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 8024456:	e7c3      	b.n	80243e0 <__ieee754_atan2+0xd0>
 8024458:	2400      	movs	r4, #0
 802445a:	2500      	movs	r5, #0
 802445c:	e7c0      	b.n	80243e0 <__ieee754_atan2+0xd0>
 802445e:	a526      	add	r5, pc, #152	; (adr r5, 80244f8 <__ieee754_atan2+0x1e8>)
 8024460:	e9d5 4500 	ldrd	r4, r5, [r5]
 8024464:	e7bc      	b.n	80243e0 <__ieee754_atan2+0xd0>
 8024466:	a326      	add	r3, pc, #152	; (adr r3, 8024500 <__ieee754_atan2+0x1f0>)
 8024468:	e9d3 2300 	ldrd	r2, r3, [r3]
 802446c:	f001 fcc8 	bl	8025e00 <__aeabi_dsub>
 8024470:	a31f      	add	r3, pc, #124	; (adr r3, 80244f0 <__ieee754_atan2+0x1e0>)
 8024472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024476:	f001 fcc3 	bl	8025e00 <__aeabi_dsub>
 802447a:	4604      	mov	r4, r0
 802447c:	460d      	mov	r5, r1
 802447e:	e7af      	b.n	80243e0 <__ieee754_atan2+0xd0>
 8024480:	a31f      	add	r3, pc, #124	; (adr r3, 8024500 <__ieee754_atan2+0x1f0>)
 8024482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024486:	f001 fcbb 	bl	8025e00 <__aeabi_dsub>
 802448a:	4602      	mov	r2, r0
 802448c:	460b      	mov	r3, r1
 802448e:	a118      	add	r1, pc, #96	; (adr r1, 80244f0 <__ieee754_atan2+0x1e0>)
 8024490:	e9d1 0100 	ldrd	r0, r1, [r1]
 8024494:	f001 fcb4 	bl	8025e00 <__aeabi_dsub>
 8024498:	4604      	mov	r4, r0
 802449a:	460d      	mov	r5, r1
 802449c:	e7a0      	b.n	80243e0 <__ieee754_atan2+0xd0>
 802449e:	4604      	mov	r4, r0
 80244a0:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 80244a4:	e79c      	b.n	80243e0 <__ieee754_atan2+0xd0>
 80244a6:	f118 0f3c 	cmn.w	r8, #60	; 0x3c
 80244aa:	f6bf af7e 	bge.w	80243aa <__ieee754_atan2+0x9a>
 80244ae:	2000      	movs	r0, #0
 80244b0:	2100      	movs	r1, #0
 80244b2:	e784      	b.n	80243be <__ieee754_atan2+0xae>
 80244b4:	2e03      	cmp	r6, #3
 80244b6:	d8a5      	bhi.n	8024404 <__ieee754_atan2+0xf4>
 80244b8:	e8df f006 	tbb	[pc, r6]
 80244bc:	02060a0e 	.word	0x02060a0e
 80244c0:	a511      	add	r5, pc, #68	; (adr r5, 8024508 <__ieee754_atan2+0x1f8>)
 80244c2:	e9d5 4500 	ldrd	r4, r5, [r5]
 80244c6:	e78b      	b.n	80243e0 <__ieee754_atan2+0xd0>
 80244c8:	a511      	add	r5, pc, #68	; (adr r5, 8024510 <__ieee754_atan2+0x200>)
 80244ca:	e9d5 4500 	ldrd	r4, r5, [r5]
 80244ce:	e787      	b.n	80243e0 <__ieee754_atan2+0xd0>
 80244d0:	a511      	add	r5, pc, #68	; (adr r5, 8024518 <__ieee754_atan2+0x208>)
 80244d2:	e9d5 4500 	ldrd	r4, r5, [r5]
 80244d6:	e783      	b.n	80243e0 <__ieee754_atan2+0xd0>
 80244d8:	a511      	add	r5, pc, #68	; (adr r5, 8024520 <__ieee754_atan2+0x210>)
 80244da:	e9d5 4500 	ldrd	r4, r5, [r5]
 80244de:	e77f      	b.n	80243e0 <__ieee754_atan2+0xd0>
 80244e0:	54442d18 	.word	0x54442d18
 80244e4:	3ff921fb 	.word	0x3ff921fb
 80244e8:	54442d18 	.word	0x54442d18
 80244ec:	c00921fb 	.word	0xc00921fb
 80244f0:	54442d18 	.word	0x54442d18
 80244f4:	400921fb 	.word	0x400921fb
 80244f8:	54442d18 	.word	0x54442d18
 80244fc:	bff921fb 	.word	0xbff921fb
 8024500:	33145c07 	.word	0x33145c07
 8024504:	3ca1a626 	.word	0x3ca1a626
 8024508:	7f3321d2 	.word	0x7f3321d2
 802450c:	c002d97c 	.word	0xc002d97c
 8024510:	7f3321d2 	.word	0x7f3321d2
 8024514:	4002d97c 	.word	0x4002d97c
 8024518:	54442d18 	.word	0x54442d18
 802451c:	bfe921fb 	.word	0xbfe921fb
 8024520:	54442d18 	.word	0x54442d18
 8024524:	3fe921fb 	.word	0x3fe921fb

08024528 <__ieee754_pow>:
 8024528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802452c:	469a      	mov	sl, r3
 802452e:	4693      	mov	fp, r2
 8024530:	f02a 4900 	bic.w	r9, sl, #2147483648	; 0x80000000
 8024534:	4688      	mov	r8, r1
 8024536:	4614      	mov	r4, r2
 8024538:	4607      	mov	r7, r0
 802453a:	4602      	mov	r2, r0
 802453c:	ea59 000b 	orrs.w	r0, r9, fp
 8024540:	b091      	sub	sp, #68	; 0x44
 8024542:	461d      	mov	r5, r3
 8024544:	4659      	mov	r1, fp
 8024546:	46c4      	mov	ip, r8
 8024548:	d044      	beq.n	80245d4 <__ieee754_pow+0xac>
 802454a:	2300      	movs	r3, #0
 802454c:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8024550:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8024554:	429c      	cmp	r4, r3
 8024556:	dd0f      	ble.n	8024578 <__ieee754_pow+0x50>
 8024558:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 802455c:	f504 1b80 	add.w	fp, r4, #1048576	; 0x100000
 8024560:	ea5b 0b02 	orrs.w	fp, fp, r2
 8024564:	d13c      	bne.n	80245e0 <__ieee754_pow+0xb8>
 8024566:	f04f 0a00 	mov.w	sl, #0
 802456a:	f6c3 7af0 	movt	sl, #16368	; 0x3ff0
 802456e:	4658      	mov	r0, fp
 8024570:	4651      	mov	r1, sl
 8024572:	b011      	add	sp, #68	; 0x44
 8024574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024578:	d038      	beq.n	80245ec <__ieee754_pow+0xc4>
 802457a:	2000      	movs	r0, #0
 802457c:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 8024580:	4581      	cmp	r9, r0
 8024582:	dce9      	bgt.n	8024558 <__ieee754_pow+0x30>
 8024584:	f000 80b7 	beq.w	80246f6 <__ieee754_pow+0x1ce>
 8024588:	f1bc 0f00 	cmp.w	ip, #0
 802458c:	f2c0 808a 	blt.w	80246a4 <__ieee754_pow+0x17c>
 8024590:	2600      	movs	r6, #0
 8024592:	2900      	cmp	r1, #0
 8024594:	d12e      	bne.n	80245f4 <__ieee754_pow+0xcc>
 8024596:	2000      	movs	r0, #0
 8024598:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 802459c:	4581      	cmp	r9, r0
 802459e:	f000 80ae 	beq.w	80246fe <__ieee754_pow+0x1d6>
 80245a2:	2100      	movs	r1, #0
 80245a4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80245a8:	4589      	cmp	r9, r1
 80245aa:	f000 809e 	beq.w	80246ea <__ieee754_pow+0x1c2>
 80245ae:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 80245b2:	f000 83e7 	beq.w	8024d84 <__ieee754_pow+0x85c>
 80245b6:	2300      	movs	r3, #0
 80245b8:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80245bc:	429d      	cmp	r5, r3
 80245be:	d119      	bne.n	80245f4 <__ieee754_pow+0xcc>
 80245c0:	f1bc 0f00 	cmp.w	ip, #0
 80245c4:	db16      	blt.n	80245f4 <__ieee754_pow+0xcc>
 80245c6:	4638      	mov	r0, r7
 80245c8:	4641      	mov	r1, r8
 80245ca:	b011      	add	sp, #68	; 0x44
 80245cc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80245d0:	f000 bd3a 	b.w	8025048 <__ieee754_sqrt>
 80245d4:	f04f 0a00 	mov.w	sl, #0
 80245d8:	4683      	mov	fp, r0
 80245da:	f6c3 7af0 	movt	sl, #16368	; 0x3ff0
 80245de:	e7c6      	b.n	802456e <__ieee754_pow+0x46>
 80245e0:	4857      	ldr	r0, [pc, #348]	; (8024740 <__ieee754_pow+0x218>)
 80245e2:	b011      	add	sp, #68	; 0x44
 80245e4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80245e8:	f001 baa6 	b.w	8025b38 <nan>
 80245ec:	2f00      	cmp	r7, #0
 80245ee:	d1b3      	bne.n	8024558 <__ieee754_pow+0x30>
 80245f0:	e7c3      	b.n	802457a <__ieee754_pow+0x52>
 80245f2:	2600      	movs	r6, #0
 80245f4:	4638      	mov	r0, r7
 80245f6:	4641      	mov	r1, r8
 80245f8:	9201      	str	r2, [sp, #4]
 80245fa:	f8cd c000 	str.w	ip, [sp]
 80245fe:	f001 fa5b 	bl	8025ab8 <fabs>
 8024602:	9a01      	ldr	r2, [sp, #4]
 8024604:	f8dd c000 	ldr.w	ip, [sp]
 8024608:	bb3a      	cbnz	r2, 802465a <__ieee754_pow+0x132>
 802460a:	2300      	movs	r3, #0
 802460c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8024610:	429c      	cmp	r4, r3
 8024612:	d005      	beq.n	8024620 <__ieee754_pow+0xf8>
 8024614:	b124      	cbz	r4, 8024620 <__ieee754_pow+0xf8>
 8024616:	2200      	movs	r2, #0
 8024618:	f6c3 72f0 	movt	r2, #16368	; 0x3ff0
 802461c:	4294      	cmp	r4, r2
 802461e:	d11c      	bne.n	802465a <__ieee754_pow+0x132>
 8024620:	2d00      	cmp	r5, #0
 8024622:	f2c0 841a 	blt.w	8024e5a <__ieee754_pow+0x932>
 8024626:	4683      	mov	fp, r0
 8024628:	468a      	mov	sl, r1
 802462a:	f1bc 0f00 	cmp.w	ip, #0
 802462e:	da9e      	bge.n	802456e <__ieee754_pow+0x46>
 8024630:	f104 4040 	add.w	r0, r4, #3221225472	; 0xc0000000
 8024634:	f500 1280 	add.w	r2, r0, #1048576	; 0x100000
 8024638:	ea56 0302 	orrs.w	r3, r6, r2
 802463c:	f040 84b2 	bne.w	8024fa4 <__ieee754_pow+0xa7c>
 8024640:	4658      	mov	r0, fp
 8024642:	465a      	mov	r2, fp
 8024644:	4651      	mov	r1, sl
 8024646:	4653      	mov	r3, sl
 8024648:	f001 fbda 	bl	8025e00 <__aeabi_dsub>
 802464c:	4602      	mov	r2, r0
 802464e:	460b      	mov	r3, r1
 8024650:	f001 feb4 	bl	80263bc <__aeabi_ddiv>
 8024654:	4683      	mov	fp, r0
 8024656:	468a      	mov	sl, r1
 8024658:	e789      	b.n	802456e <__ieee754_pow+0x46>
 802465a:	ea4f 7edc 	mov.w	lr, ip, lsr #31
 802465e:	f10e 3cff 	add.w	ip, lr, #4294967295
 8024662:	ea56 020c 	orrs.w	r2, r6, ip
 8024666:	d062      	beq.n	802472e <__ieee754_pow+0x206>
 8024668:	2300      	movs	r3, #0
 802466a:	f2c4 13e0 	movt	r3, #16864	; 0x41e0
 802466e:	4599      	cmp	r9, r3
 8024670:	dd68      	ble.n	8024744 <__ieee754_pow+0x21c>
 8024672:	2300      	movs	r3, #0
 8024674:	f2c4 33f0 	movt	r3, #17392	; 0x43f0
 8024678:	4599      	cmp	r9, r3
 802467a:	f340 8403 	ble.w	8024e84 <__ieee754_pow+0x95c>
 802467e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8024682:	f6c3 71ef 	movt	r1, #16367	; 0x3fef
 8024686:	428c      	cmp	r4, r1
 8024688:	f340 83e3 	ble.w	8024e52 <__ieee754_pow+0x92a>
 802468c:	2d00      	cmp	r5, #0
 802468e:	dd48      	ble.n	8024722 <__ieee754_pow+0x1fa>
 8024690:	a129      	add	r1, pc, #164	; (adr r1, 8024738 <__ieee754_pow+0x210>)
 8024692:	e9d1 0100 	ldrd	r0, r1, [r1]
 8024696:	4602      	mov	r2, r0
 8024698:	460b      	mov	r3, r1
 802469a:	f001 fd65 	bl	8026168 <__aeabi_dmul>
 802469e:	4683      	mov	fp, r0
 80246a0:	468a      	mov	sl, r1
 80246a2:	e764      	b.n	802456e <__ieee754_pow+0x46>
 80246a4:	f64f 76ff 	movw	r6, #65535	; 0xffff
 80246a8:	f2c4 363f 	movt	r6, #17215	; 0x433f
 80246ac:	45b1      	cmp	r9, r6
 80246ae:	dc3c      	bgt.n	802472a <__ieee754_pow+0x202>
 80246b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80246b4:	f6c3 73ef 	movt	r3, #16367	; 0x3fef
 80246b8:	4599      	cmp	r9, r3
 80246ba:	f77f af69 	ble.w	8024590 <__ieee754_pow+0x68>
 80246be:	ea4f 5629 	mov.w	r6, r9, asr #20
 80246c2:	f240 4013 	movw	r0, #1043	; 0x413
 80246c6:	4286      	cmp	r6, r0
 80246c8:	f340 8470 	ble.w	8024fac <__ieee754_pow+0xa84>
 80246cc:	f5c6 6686 	rsb	r6, r6, #1072	; 0x430
 80246d0:	1cf3      	adds	r3, r6, #3
 80246d2:	fa21 f003 	lsr.w	r0, r1, r3
 80246d6:	fa00 f603 	lsl.w	r6, r0, r3
 80246da:	428e      	cmp	r6, r1
 80246dc:	f47f af58 	bne.w	8024590 <__ieee754_pow+0x68>
 80246e0:	f000 0301 	and.w	r3, r0, #1
 80246e4:	f1c3 0602 	rsb	r6, r3, #2
 80246e8:	e753      	b.n	8024592 <__ieee754_pow+0x6a>
 80246ea:	2d00      	cmp	r5, #0
 80246ec:	f2c0 843e 	blt.w	8024f6c <__ieee754_pow+0xa44>
 80246f0:	46bb      	mov	fp, r7
 80246f2:	46c2      	mov	sl, r8
 80246f4:	e73b      	b.n	802456e <__ieee754_pow+0x46>
 80246f6:	2900      	cmp	r1, #0
 80246f8:	f43f af46 	beq.w	8024588 <__ieee754_pow+0x60>
 80246fc:	e72c      	b.n	8024558 <__ieee754_pow+0x30>
 80246fe:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8024702:	f503 1080 	add.w	r0, r3, #1048576	; 0x100000
 8024706:	ea50 0302 	orrs.w	r3, r0, r2
 802470a:	f000 8334 	beq.w	8024d76 <__ieee754_pow+0x84e>
 802470e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8024712:	f6c3 71ef 	movt	r1, #16367	; 0x3fef
 8024716:	428c      	cmp	r4, r1
 8024718:	f340 8394 	ble.w	8024e44 <__ieee754_pow+0x91c>
 802471c:	2d00      	cmp	r5, #0
 802471e:	f6bf af26 	bge.w	802456e <__ieee754_pow+0x46>
 8024722:	f04f 0b00 	mov.w	fp, #0
 8024726:	46da      	mov	sl, fp
 8024728:	e721      	b.n	802456e <__ieee754_pow+0x46>
 802472a:	2602      	movs	r6, #2
 802472c:	e731      	b.n	8024592 <__ieee754_pow+0x6a>
 802472e:	4638      	mov	r0, r7
 8024730:	4641      	mov	r1, r8
 8024732:	463a      	mov	r2, r7
 8024734:	4643      	mov	r3, r8
 8024736:	e787      	b.n	8024648 <__ieee754_pow+0x120>
 8024738:	8800759c 	.word	0x8800759c
 802473c:	7e37e43c 	.word	0x7e37e43c
 8024740:	0802d5e8 	.word	0x0802d5e8
 8024744:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8024748:	f280 839a 	bge.w	8024e80 <__ieee754_pow+0x958>
 802474c:	2300      	movs	r3, #0
 802474e:	2200      	movs	r2, #0
 8024750:	f2c4 3340 	movt	r3, #17216	; 0x4340
 8024754:	f8cd c000 	str.w	ip, [sp]
 8024758:	f001 fd06 	bl	8026168 <__aeabi_dmul>
 802475c:	f8dd c000 	ldr.w	ip, [sp]
 8024760:	460c      	mov	r4, r1
 8024762:	f06f 0534 	mvn.w	r5, #52	; 0x34
 8024766:	f024 427f 	bic.w	r2, r4, #4278190080	; 0xff000000
 802476a:	f649 018e 	movw	r1, #39054	; 0x988e
 802476e:	1524      	asrs	r4, r4, #20
 8024770:	f422 0370 	bic.w	r3, r2, #15728640	; 0xf00000
 8024774:	f2a4 37ff 	subw	r7, r4, #1023	; 0x3ff
 8024778:	f2c0 0103 	movt	r1, #3
 802477c:	f043 527f 	orr.w	r2, r3, #1069547520	; 0x3fc00000
 8024780:	197f      	adds	r7, r7, r5
 8024782:	428b      	cmp	r3, r1
 8024784:	970f      	str	r7, [sp, #60]	; 0x3c
 8024786:	f442 1440 	orr.w	r4, r2, #3145728	; 0x300000
 802478a:	f340 8376 	ble.w	8024e7a <__ieee754_pow+0x952>
 802478e:	f24b 6579 	movw	r5, #46713	; 0xb679
 8024792:	f2c0 050b 	movt	r5, #11
 8024796:	42ab      	cmp	r3, r5
 8024798:	f340 8417 	ble.w	8024fca <__ieee754_pow+0xaa2>
 802479c:	2500      	movs	r5, #0
 802479e:	1c79      	adds	r1, r7, #1
 80247a0:	910f      	str	r1, [sp, #60]	; 0x3c
 80247a2:	f5a4 1480 	sub.w	r4, r4, #1048576	; 0x100000
 80247a6:	462a      	mov	r2, r5
 80247a8:	00d7      	lsls	r7, r2, #3
 80247aa:	4602      	mov	r2, r0
 80247ac:	48a6      	ldr	r0, [pc, #664]	; (8024a48 <__ieee754_pow+0x520>)
 80247ae:	f8cd c000 	str.w	ip, [sp]
 80247b2:	19c1      	adds	r1, r0, r7
 80247b4:	e9d1 8900 	ldrd	r8, r9, [r1]
 80247b8:	4623      	mov	r3, r4
 80247ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80247be:	4610      	mov	r0, r2
 80247c0:	464b      	mov	r3, r9
 80247c2:	4642      	mov	r2, r8
 80247c4:	4621      	mov	r1, r4
 80247c6:	f001 fb1b 	bl	8025e00 <__aeabi_dsub>
 80247ca:	4642      	mov	r2, r8
 80247cc:	464b      	mov	r3, r9
 80247ce:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80247d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80247d6:	f001 fb15 	bl	8025e04 <__adddf3>
 80247da:	460b      	mov	r3, r1
 80247dc:	2100      	movs	r1, #0
 80247de:	4602      	mov	r2, r0
 80247e0:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80247e4:	2000      	movs	r0, #0
 80247e6:	f001 fde9 	bl	80263bc <__aeabi_ddiv>
 80247ea:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80247ee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80247f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80247f6:	f001 fcb7 	bl	8026168 <__aeabi_dmul>
 80247fa:	1064      	asrs	r4, r4, #1
 80247fc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8024800:	f044 5300 	orr.w	r3, r4, #536870912	; 0x20000000
 8024804:	f503 2100 	add.w	r1, r3, #524288	; 0x80000
 8024808:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 802480c:	2000      	movs	r0, #0
 802480e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8024812:	9008      	str	r0, [sp, #32]
 8024814:	194d      	adds	r5, r1, r5
 8024816:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 802481a:	2400      	movs	r4, #0
 802481c:	4622      	mov	r2, r4
 802481e:	462b      	mov	r3, r5
 8024820:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8024824:	f001 fca0 	bl	8026168 <__aeabi_dmul>
 8024828:	4602      	mov	r2, r0
 802482a:	460b      	mov	r3, r1
 802482c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8024830:	f001 fae6 	bl	8025e00 <__aeabi_dsub>
 8024834:	4642      	mov	r2, r8
 8024836:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 802483a:	464b      	mov	r3, r9
 802483c:	4620      	mov	r0, r4
 802483e:	4629      	mov	r1, r5
 8024840:	f001 fade 	bl	8025e00 <__aeabi_dsub>
 8024844:	4602      	mov	r2, r0
 8024846:	460b      	mov	r3, r1
 8024848:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 802484c:	f001 fad8 	bl	8025e00 <__aeabi_dsub>
 8024850:	4602      	mov	r2, r0
 8024852:	460b      	mov	r3, r1
 8024854:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8024858:	f001 fc86 	bl	8026168 <__aeabi_dmul>
 802485c:	4602      	mov	r2, r0
 802485e:	460b      	mov	r3, r1
 8024860:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8024864:	f001 facc 	bl	8025e00 <__aeabi_dsub>
 8024868:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 802486c:	f001 fc7c 	bl	8026168 <__aeabi_dmul>
 8024870:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8024874:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8024878:	4602      	mov	r2, r0
 802487a:	460b      	mov	r3, r1
 802487c:	f001 fc74 	bl	8026168 <__aeabi_dmul>
 8024880:	4602      	mov	r2, r0
 8024882:	460b      	mov	r3, r1
 8024884:	4604      	mov	r4, r0
 8024886:	460d      	mov	r5, r1
 8024888:	f001 fc6e 	bl	8026168 <__aeabi_dmul>
 802488c:	a35c      	add	r3, pc, #368	; (adr r3, 8024a00 <__ieee754_pow+0x4d8>)
 802488e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024892:	4680      	mov	r8, r0
 8024894:	4689      	mov	r9, r1
 8024896:	4620      	mov	r0, r4
 8024898:	4629      	mov	r1, r5
 802489a:	f001 fc65 	bl	8026168 <__aeabi_dmul>
 802489e:	a35a      	add	r3, pc, #360	; (adr r3, 8024a08 <__ieee754_pow+0x4e0>)
 80248a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80248a4:	f001 faae 	bl	8025e04 <__adddf3>
 80248a8:	4622      	mov	r2, r4
 80248aa:	462b      	mov	r3, r5
 80248ac:	f001 fc5c 	bl	8026168 <__aeabi_dmul>
 80248b0:	a357      	add	r3, pc, #348	; (adr r3, 8024a10 <__ieee754_pow+0x4e8>)
 80248b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80248b6:	f001 faa5 	bl	8025e04 <__adddf3>
 80248ba:	4622      	mov	r2, r4
 80248bc:	462b      	mov	r3, r5
 80248be:	f001 fc53 	bl	8026168 <__aeabi_dmul>
 80248c2:	a355      	add	r3, pc, #340	; (adr r3, 8024a18 <__ieee754_pow+0x4f0>)
 80248c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80248c8:	f001 fa9c 	bl	8025e04 <__adddf3>
 80248cc:	4622      	mov	r2, r4
 80248ce:	462b      	mov	r3, r5
 80248d0:	f001 fc4a 	bl	8026168 <__aeabi_dmul>
 80248d4:	a352      	add	r3, pc, #328	; (adr r3, 8024a20 <__ieee754_pow+0x4f8>)
 80248d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80248da:	f001 fa93 	bl	8025e04 <__adddf3>
 80248de:	4622      	mov	r2, r4
 80248e0:	462b      	mov	r3, r5
 80248e2:	f001 fc41 	bl	8026168 <__aeabi_dmul>
 80248e6:	a350      	add	r3, pc, #320	; (adr r3, 8024a28 <__ieee754_pow+0x500>)
 80248e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80248ec:	f001 fa8a 	bl	8025e04 <__adddf3>
 80248f0:	4602      	mov	r2, r0
 80248f2:	460b      	mov	r3, r1
 80248f4:	4640      	mov	r0, r8
 80248f6:	4649      	mov	r1, r9
 80248f8:	f001 fc36 	bl	8026168 <__aeabi_dmul>
 80248fc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8024900:	4604      	mov	r4, r0
 8024902:	460d      	mov	r5, r1
 8024904:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8024908:	f001 fa7c 	bl	8025e04 <__adddf3>
 802490c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8024910:	f001 fc2a 	bl	8026168 <__aeabi_dmul>
 8024914:	4622      	mov	r2, r4
 8024916:	462b      	mov	r3, r5
 8024918:	f001 fa74 	bl	8025e04 <__adddf3>
 802491c:	4680      	mov	r8, r0
 802491e:	4689      	mov	r9, r1
 8024920:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8024924:	4602      	mov	r2, r0
 8024926:	460b      	mov	r3, r1
 8024928:	f001 fc1e 	bl	8026168 <__aeabi_dmul>
 802492c:	2300      	movs	r3, #0
 802492e:	2200      	movs	r2, #0
 8024930:	f2c4 0308 	movt	r3, #16392	; 0x4008
 8024934:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8024938:	f001 fa64 	bl	8025e04 <__adddf3>
 802493c:	4642      	mov	r2, r8
 802493e:	464b      	mov	r3, r9
 8024940:	f001 fa60 	bl	8025e04 <__adddf3>
 8024944:	9b08      	ldr	r3, [sp, #32]
 8024946:	460d      	mov	r5, r1
 8024948:	461c      	mov	r4, r3
 802494a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802494e:	461a      	mov	r2, r3
 8024950:	462b      	mov	r3, r5
 8024952:	f001 fc09 	bl	8026168 <__aeabi_dmul>
 8024956:	4622      	mov	r2, r4
 8024958:	462b      	mov	r3, r5
 802495a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 802495e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8024962:	f001 fc01 	bl	8026168 <__aeabi_dmul>
 8024966:	2300      	movs	r3, #0
 8024968:	e9cd 0104 	strd	r0, r1, [sp, #16]
 802496c:	2200      	movs	r2, #0
 802496e:	4620      	mov	r0, r4
 8024970:	4629      	mov	r1, r5
 8024972:	f2c4 0308 	movt	r3, #16392	; 0x4008
 8024976:	f001 fa43 	bl	8025e00 <__aeabi_dsub>
 802497a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 802497e:	f001 fa3f 	bl	8025e00 <__aeabi_dsub>
 8024982:	4602      	mov	r2, r0
 8024984:	460b      	mov	r3, r1
 8024986:	4640      	mov	r0, r8
 8024988:	4649      	mov	r1, r9
 802498a:	f001 fa39 	bl	8025e00 <__aeabi_dsub>
 802498e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8024992:	f001 fbe9 	bl	8026168 <__aeabi_dmul>
 8024996:	4602      	mov	r2, r0
 8024998:	460b      	mov	r3, r1
 802499a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 802499e:	f001 fa31 	bl	8025e04 <__adddf3>
 80249a2:	4680      	mov	r8, r0
 80249a4:	4689      	mov	r9, r1
 80249a6:	4642      	mov	r2, r8
 80249a8:	464b      	mov	r3, r9
 80249aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80249ae:	f001 fa29 	bl	8025e04 <__adddf3>
 80249b2:	9808      	ldr	r0, [sp, #32]
 80249b4:	a31e      	add	r3, pc, #120	; (adr r3, 8024a30 <__ieee754_pow+0x508>)
 80249b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80249ba:	4604      	mov	r4, r0
 80249bc:	460d      	mov	r5, r1
 80249be:	f001 fbd3 	bl	8026168 <__aeabi_dmul>
 80249c2:	a31d      	add	r3, pc, #116	; (adr r3, 8024a38 <__ieee754_pow+0x510>)
 80249c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80249c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80249cc:	4620      	mov	r0, r4
 80249ce:	4629      	mov	r1, r5
 80249d0:	f001 fbca 	bl	8026168 <__aeabi_dmul>
 80249d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80249d8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80249dc:	4620      	mov	r0, r4
 80249de:	4629      	mov	r1, r5
 80249e0:	f001 fa0e 	bl	8025e00 <__aeabi_dsub>
 80249e4:	4602      	mov	r2, r0
 80249e6:	460b      	mov	r3, r1
 80249e8:	4640      	mov	r0, r8
 80249ea:	4649      	mov	r1, r9
 80249ec:	f001 fa08 	bl	8025e00 <__aeabi_dsub>
 80249f0:	a313      	add	r3, pc, #76	; (adr r3, 8024a40 <__ieee754_pow+0x518>)
 80249f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80249f6:	f001 fbb7 	bl	8026168 <__aeabi_dmul>
 80249fa:	4602      	mov	r2, r0
 80249fc:	460b      	mov	r3, r1
 80249fe:	e025      	b.n	8024a4c <__ieee754_pow+0x524>
 8024a00:	4a454eef 	.word	0x4a454eef
 8024a04:	3fca7e28 	.word	0x3fca7e28
 8024a08:	93c9db65 	.word	0x93c9db65
 8024a0c:	3fcd864a 	.word	0x3fcd864a
 8024a10:	a91d4101 	.word	0xa91d4101
 8024a14:	3fd17460 	.word	0x3fd17460
 8024a18:	518f264d 	.word	0x518f264d
 8024a1c:	3fd55555 	.word	0x3fd55555
 8024a20:	db6fabff 	.word	0xdb6fabff
 8024a24:	3fdb6db6 	.word	0x3fdb6db6
 8024a28:	33333303 	.word	0x33333303
 8024a2c:	3fe33333 	.word	0x3fe33333
 8024a30:	e0000000 	.word	0xe0000000
 8024a34:	3feec709 	.word	0x3feec709
 8024a38:	145b01f5 	.word	0x145b01f5
 8024a3c:	be3e2fe0 	.word	0xbe3e2fe0
 8024a40:	dc3a03fd 	.word	0xdc3a03fd
 8024a44:	3feec709 	.word	0x3feec709
 8024a48:	0802d548 	.word	0x0802d548
 8024a4c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8024a50:	f001 f9d8 	bl	8025e04 <__adddf3>
 8024a54:	4aac      	ldr	r2, [pc, #688]	; (8024d08 <__ieee754_pow+0x7e0>)
 8024a56:	19d3      	adds	r3, r2, r7
 8024a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024a5c:	f001 f9d2 	bl	8025e04 <__adddf3>
 8024a60:	4680      	mov	r8, r0
 8024a62:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8024a64:	4689      	mov	r9, r1
 8024a66:	f001 fb19 	bl	802609c <__aeabi_i2d>
 8024a6a:	460d      	mov	r5, r1
 8024a6c:	49a7      	ldr	r1, [pc, #668]	; (8024d0c <__ieee754_pow+0x7e4>)
 8024a6e:	19cf      	adds	r7, r1, r7
 8024a70:	4604      	mov	r4, r0
 8024a72:	e9d7 0100 	ldrd	r0, r1, [r7]
 8024a76:	4642      	mov	r2, r8
 8024a78:	464b      	mov	r3, r9
 8024a7a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8024a7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8024a82:	f001 f9bf 	bl	8025e04 <__adddf3>
 8024a86:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8024a8a:	f001 f9bb 	bl	8025e04 <__adddf3>
 8024a8e:	4622      	mov	r2, r4
 8024a90:	462b      	mov	r3, r5
 8024a92:	f001 f9b7 	bl	8025e04 <__adddf3>
 8024a96:	9a08      	ldr	r2, [sp, #32]
 8024a98:	462b      	mov	r3, r5
 8024a9a:	4610      	mov	r0, r2
 8024a9c:	4622      	mov	r2, r4
 8024a9e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8024aa2:	f001 f9ad 	bl	8025e00 <__aeabi_dsub>
 8024aa6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8024aaa:	f001 f9a9 	bl	8025e00 <__aeabi_dsub>
 8024aae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8024ab2:	f001 f9a5 	bl	8025e00 <__aeabi_dsub>
 8024ab6:	4602      	mov	r2, r0
 8024ab8:	460b      	mov	r3, r1
 8024aba:	4640      	mov	r0, r8
 8024abc:	4649      	mov	r1, r9
 8024abe:	f001 f99f 	bl	8025e00 <__aeabi_dsub>
 8024ac2:	f8dd c000 	ldr.w	ip, [sp]
 8024ac6:	4680      	mov	r8, r0
 8024ac8:	4689      	mov	r9, r1
 8024aca:	3e01      	subs	r6, #1
 8024acc:	ea56 060c 	orrs.w	r6, r6, ip
 8024ad0:	f040 81b1 	bne.w	8024e36 <__ieee754_pow+0x90e>
 8024ad4:	2100      	movs	r1, #0
 8024ad6:	2000      	movs	r0, #0
 8024ad8:	f6cb 71f0 	movt	r1, #49136	; 0xbff0
 8024adc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8024ae0:	2400      	movs	r4, #0
 8024ae2:	4622      	mov	r2, r4
 8024ae4:	4653      	mov	r3, sl
 8024ae6:	4658      	mov	r0, fp
 8024ae8:	4651      	mov	r1, sl
 8024aea:	f001 f989 	bl	8025e00 <__aeabi_dsub>
 8024aee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8024af2:	f001 fb39 	bl	8026168 <__aeabi_dmul>
 8024af6:	4655      	mov	r5, sl
 8024af8:	4606      	mov	r6, r0
 8024afa:	460f      	mov	r7, r1
 8024afc:	4642      	mov	r2, r8
 8024afe:	464b      	mov	r3, r9
 8024b00:	4658      	mov	r0, fp
 8024b02:	4629      	mov	r1, r5
 8024b04:	f001 fb30 	bl	8026168 <__aeabi_dmul>
 8024b08:	4602      	mov	r2, r0
 8024b0a:	460b      	mov	r3, r1
 8024b0c:	4630      	mov	r0, r6
 8024b0e:	4639      	mov	r1, r7
 8024b10:	f001 f978 	bl	8025e04 <__adddf3>
 8024b14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8024b18:	4682      	mov	sl, r0
 8024b1a:	468b      	mov	fp, r1
 8024b1c:	4620      	mov	r0, r4
 8024b1e:	4629      	mov	r1, r5
 8024b20:	f001 fb22 	bl	8026168 <__aeabi_dmul>
 8024b24:	4604      	mov	r4, r0
 8024b26:	460d      	mov	r5, r1
 8024b28:	4650      	mov	r0, sl
 8024b2a:	4659      	mov	r1, fp
 8024b2c:	4622      	mov	r2, r4
 8024b2e:	462b      	mov	r3, r5
 8024b30:	f001 f968 	bl	8025e04 <__adddf3>
 8024b34:	f64f 78ff 	movw	r8, #65535	; 0xffff
 8024b38:	f2c4 088f 	movt	r8, #16527	; 0x408f
 8024b3c:	4541      	cmp	r1, r8
 8024b3e:	4606      	mov	r6, r0
 8024b40:	460f      	mov	r7, r1
 8024b42:	4689      	mov	r9, r1
 8024b44:	f340 8121 	ble.w	8024d8a <__ieee754_pow+0x862>
 8024b48:	f101 403f 	add.w	r0, r1, #3204448256	; 0xbf000000
 8024b4c:	f500 01e0 	add.w	r1, r0, #7340032	; 0x700000
 8024b50:	ea51 0306 	orrs.w	r3, r1, r6
 8024b54:	f040 8216 	bne.w	8024f84 <__ieee754_pow+0xa5c>
 8024b58:	a359      	add	r3, pc, #356	; (adr r3, 8024cc0 <__ieee754_pow+0x798>)
 8024b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024b5e:	4650      	mov	r0, sl
 8024b60:	4659      	mov	r1, fp
 8024b62:	f001 f94f 	bl	8025e04 <__adddf3>
 8024b66:	4622      	mov	r2, r4
 8024b68:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8024b6c:	462b      	mov	r3, r5
 8024b6e:	4630      	mov	r0, r6
 8024b70:	4639      	mov	r1, r7
 8024b72:	f001 f945 	bl	8025e00 <__aeabi_dsub>
 8024b76:	4602      	mov	r2, r0
 8024b78:	460b      	mov	r3, r1
 8024b7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8024b7e:	f001 fd83 	bl	8026688 <__aeabi_dcmpgt>
 8024b82:	2800      	cmp	r0, #0
 8024b84:	f040 81fe 	bne.w	8024f84 <__ieee754_pow+0xa5c>
 8024b88:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8024b8c:	2600      	movs	r6, #0
 8024b8e:	f6c3 76e0 	movt	r6, #16352	; 0x3fe0
 8024b92:	45b0      	cmp	r8, r6
 8024b94:	f300 8117 	bgt.w	8024dc6 <__ieee754_pow+0x89e>
 8024b98:	f04f 0c00 	mov.w	ip, #0
 8024b9c:	f8cd c008 	str.w	ip, [sp, #8]
 8024ba0:	2600      	movs	r6, #0
 8024ba2:	a349      	add	r3, pc, #292	; (adr r3, 8024cc8 <__ieee754_pow+0x7a0>)
 8024ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024ba8:	4630      	mov	r0, r6
 8024baa:	4639      	mov	r1, r7
 8024bac:	f8cd c000 	str.w	ip, [sp]
 8024bb0:	f001 fada 	bl	8026168 <__aeabi_dmul>
 8024bb4:	4622      	mov	r2, r4
 8024bb6:	4680      	mov	r8, r0
 8024bb8:	4689      	mov	r9, r1
 8024bba:	462b      	mov	r3, r5
 8024bbc:	4630      	mov	r0, r6
 8024bbe:	4639      	mov	r1, r7
 8024bc0:	f001 f91e 	bl	8025e00 <__aeabi_dsub>
 8024bc4:	4602      	mov	r2, r0
 8024bc6:	460b      	mov	r3, r1
 8024bc8:	4650      	mov	r0, sl
 8024bca:	4659      	mov	r1, fp
 8024bcc:	f001 f918 	bl	8025e00 <__aeabi_dsub>
 8024bd0:	a33f      	add	r3, pc, #252	; (adr r3, 8024cd0 <__ieee754_pow+0x7a8>)
 8024bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024bd6:	f001 fac7 	bl	8026168 <__aeabi_dmul>
 8024bda:	a33f      	add	r3, pc, #252	; (adr r3, 8024cd8 <__ieee754_pow+0x7b0>)
 8024bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024be0:	4604      	mov	r4, r0
 8024be2:	460d      	mov	r5, r1
 8024be4:	4630      	mov	r0, r6
 8024be6:	4639      	mov	r1, r7
 8024be8:	f001 fabe 	bl	8026168 <__aeabi_dmul>
 8024bec:	4602      	mov	r2, r0
 8024bee:	460b      	mov	r3, r1
 8024bf0:	4620      	mov	r0, r4
 8024bf2:	4629      	mov	r1, r5
 8024bf4:	f001 f906 	bl	8025e04 <__adddf3>
 8024bf8:	4606      	mov	r6, r0
 8024bfa:	460f      	mov	r7, r1
 8024bfc:	4632      	mov	r2, r6
 8024bfe:	463b      	mov	r3, r7
 8024c00:	4640      	mov	r0, r8
 8024c02:	4649      	mov	r1, r9
 8024c04:	f001 f8fe 	bl	8025e04 <__adddf3>
 8024c08:	4642      	mov	r2, r8
 8024c0a:	464b      	mov	r3, r9
 8024c0c:	4604      	mov	r4, r0
 8024c0e:	460d      	mov	r5, r1
 8024c10:	f001 f8f6 	bl	8025e00 <__aeabi_dsub>
 8024c14:	4602      	mov	r2, r0
 8024c16:	460b      	mov	r3, r1
 8024c18:	4630      	mov	r0, r6
 8024c1a:	4639      	mov	r1, r7
 8024c1c:	f001 f8f0 	bl	8025e00 <__aeabi_dsub>
 8024c20:	4622      	mov	r2, r4
 8024c22:	4682      	mov	sl, r0
 8024c24:	468b      	mov	fp, r1
 8024c26:	462b      	mov	r3, r5
 8024c28:	4620      	mov	r0, r4
 8024c2a:	4629      	mov	r1, r5
 8024c2c:	f001 fa9c 	bl	8026168 <__aeabi_dmul>
 8024c30:	a32b      	add	r3, pc, #172	; (adr r3, 8024ce0 <__ieee754_pow+0x7b8>)
 8024c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024c36:	4606      	mov	r6, r0
 8024c38:	460f      	mov	r7, r1
 8024c3a:	f001 fa95 	bl	8026168 <__aeabi_dmul>
 8024c3e:	a32a      	add	r3, pc, #168	; (adr r3, 8024ce8 <__ieee754_pow+0x7c0>)
 8024c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024c44:	f001 f8dc 	bl	8025e00 <__aeabi_dsub>
 8024c48:	4632      	mov	r2, r6
 8024c4a:	463b      	mov	r3, r7
 8024c4c:	f001 fa8c 	bl	8026168 <__aeabi_dmul>
 8024c50:	a327      	add	r3, pc, #156	; (adr r3, 8024cf0 <__ieee754_pow+0x7c8>)
 8024c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024c56:	f001 f8d5 	bl	8025e04 <__adddf3>
 8024c5a:	4632      	mov	r2, r6
 8024c5c:	463b      	mov	r3, r7
 8024c5e:	f001 fa83 	bl	8026168 <__aeabi_dmul>
 8024c62:	a325      	add	r3, pc, #148	; (adr r3, 8024cf8 <__ieee754_pow+0x7d0>)
 8024c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024c68:	f001 f8ca 	bl	8025e00 <__aeabi_dsub>
 8024c6c:	4632      	mov	r2, r6
 8024c6e:	463b      	mov	r3, r7
 8024c70:	f001 fa7a 	bl	8026168 <__aeabi_dmul>
 8024c74:	a322      	add	r3, pc, #136	; (adr r3, 8024d00 <__ieee754_pow+0x7d8>)
 8024c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024c7a:	f001 f8c3 	bl	8025e04 <__adddf3>
 8024c7e:	4632      	mov	r2, r6
 8024c80:	463b      	mov	r3, r7
 8024c82:	f001 fa71 	bl	8026168 <__aeabi_dmul>
 8024c86:	4602      	mov	r2, r0
 8024c88:	460b      	mov	r3, r1
 8024c8a:	4620      	mov	r0, r4
 8024c8c:	4629      	mov	r1, r5
 8024c8e:	f001 f8b7 	bl	8025e00 <__aeabi_dsub>
 8024c92:	4606      	mov	r6, r0
 8024c94:	460f      	mov	r7, r1
 8024c96:	4632      	mov	r2, r6
 8024c98:	463b      	mov	r3, r7
 8024c9a:	4620      	mov	r0, r4
 8024c9c:	4629      	mov	r1, r5
 8024c9e:	f001 fa63 	bl	8026168 <__aeabi_dmul>
 8024ca2:	2200      	movs	r2, #0
 8024ca4:	4680      	mov	r8, r0
 8024ca6:	4689      	mov	r9, r1
 8024ca8:	4630      	mov	r0, r6
 8024caa:	4639      	mov	r1, r7
 8024cac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8024cb0:	f001 f8a6 	bl	8025e00 <__aeabi_dsub>
 8024cb4:	4602      	mov	r2, r0
 8024cb6:	460b      	mov	r3, r1
 8024cb8:	4640      	mov	r0, r8
 8024cba:	4649      	mov	r1, r9
 8024cbc:	e028      	b.n	8024d10 <__ieee754_pow+0x7e8>
 8024cbe:	bf00      	nop
 8024cc0:	652b82fe 	.word	0x652b82fe
 8024cc4:	3c971547 	.word	0x3c971547
 8024cc8:	00000000 	.word	0x00000000
 8024ccc:	3fe62e43 	.word	0x3fe62e43
 8024cd0:	fefa39ef 	.word	0xfefa39ef
 8024cd4:	3fe62e42 	.word	0x3fe62e42
 8024cd8:	0ca86c39 	.word	0x0ca86c39
 8024cdc:	be205c61 	.word	0xbe205c61
 8024ce0:	72bea4d0 	.word	0x72bea4d0
 8024ce4:	3e663769 	.word	0x3e663769
 8024ce8:	c5d26bf1 	.word	0xc5d26bf1
 8024cec:	3ebbbd41 	.word	0x3ebbbd41
 8024cf0:	af25de2c 	.word	0xaf25de2c
 8024cf4:	3f11566a 	.word	0x3f11566a
 8024cf8:	16bebd93 	.word	0x16bebd93
 8024cfc:	3f66c16c 	.word	0x3f66c16c
 8024d00:	5555553e 	.word	0x5555553e
 8024d04:	3fc55555 	.word	0x3fc55555
 8024d08:	0802d538 	.word	0x0802d538
 8024d0c:	0802d528 	.word	0x0802d528
 8024d10:	f001 fb54 	bl	80263bc <__aeabi_ddiv>
 8024d14:	4652      	mov	r2, sl
 8024d16:	4606      	mov	r6, r0
 8024d18:	460f      	mov	r7, r1
 8024d1a:	4620      	mov	r0, r4
 8024d1c:	4629      	mov	r1, r5
 8024d1e:	465b      	mov	r3, fp
 8024d20:	f001 fa22 	bl	8026168 <__aeabi_dmul>
 8024d24:	4652      	mov	r2, sl
 8024d26:	465b      	mov	r3, fp
 8024d28:	f001 f86c 	bl	8025e04 <__adddf3>
 8024d2c:	4602      	mov	r2, r0
 8024d2e:	460b      	mov	r3, r1
 8024d30:	4630      	mov	r0, r6
 8024d32:	4639      	mov	r1, r7
 8024d34:	f001 f864 	bl	8025e00 <__aeabi_dsub>
 8024d38:	4622      	mov	r2, r4
 8024d3a:	462b      	mov	r3, r5
 8024d3c:	f001 f860 	bl	8025e00 <__aeabi_dsub>
 8024d40:	460b      	mov	r3, r1
 8024d42:	2100      	movs	r1, #0
 8024d44:	4602      	mov	r2, r0
 8024d46:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8024d4a:	2000      	movs	r0, #0
 8024d4c:	f001 f858 	bl	8025e00 <__aeabi_dsub>
 8024d50:	f8dd c000 	ldr.w	ip, [sp]
 8024d54:	eb0c 0301 	add.w	r3, ip, r1
 8024d58:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8024d5c:	4602      	mov	r2, r0
 8024d5e:	4604      	mov	r4, r0
 8024d60:	460d      	mov	r5, r1
 8024d62:	f2c0 814a 	blt.w	8024ffa <__ieee754_pow+0xad2>
 8024d66:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8024d6a:	f001 f9fd 	bl	8026168 <__aeabi_dmul>
 8024d6e:	4683      	mov	fp, r0
 8024d70:	468a      	mov	sl, r1
 8024d72:	f7ff bbfc 	b.w	802456e <__ieee754_pow+0x46>
 8024d76:	f04f 0a00 	mov.w	sl, #0
 8024d7a:	468b      	mov	fp, r1
 8024d7c:	f6c3 7af0 	movt	sl, #16368	; 0x3ff0
 8024d80:	f7ff bbf5 	b.w	802456e <__ieee754_pow+0x46>
 8024d84:	4638      	mov	r0, r7
 8024d86:	4641      	mov	r1, r8
 8024d88:	e485      	b.n	8024696 <__ieee754_pow+0x16e>
 8024d8a:	f64c 33ff 	movw	r3, #52223	; 0xcbff
 8024d8e:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 8024d92:	f2c4 0390 	movt	r3, #16528	; 0x4090
 8024d96:	4598      	cmp	r8, r3
 8024d98:	f77f aef8 	ble.w	8024b8c <__ieee754_pow+0x664>
 8024d9c:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 8024da0:	f6c3 736f 	movt	r3, #16239	; 0x3f6f
 8024da4:	18cb      	adds	r3, r1, r3
 8024da6:	4303      	orrs	r3, r0
 8024da8:	f040 8114 	bne.w	8024fd4 <__ieee754_pow+0xaac>
 8024dac:	4622      	mov	r2, r4
 8024dae:	462b      	mov	r3, r5
 8024db0:	f001 f826 	bl	8025e00 <__aeabi_dsub>
 8024db4:	4602      	mov	r2, r0
 8024db6:	460b      	mov	r3, r1
 8024db8:	4650      	mov	r0, sl
 8024dba:	4659      	mov	r1, fp
 8024dbc:	f001 fc50 	bl	8026660 <__aeabi_dcmple>
 8024dc0:	2800      	cmp	r0, #0
 8024dc2:	f040 8107 	bne.w	8024fd4 <__ieee754_pow+0xaac>
 8024dc6:	ea4f 5728 	mov.w	r7, r8, asr #20
 8024dca:	f2a7 32fe 	subw	r2, r7, #1022	; 0x3fe
 8024dce:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8024dd2:	fa43 f302 	asr.w	r3, r3, r2
 8024dd6:	eb03 0109 	add.w	r1, r3, r9
 8024dda:	f3c1 500a 	ubfx	r0, r1, #20, #11
 8024dde:	f64f 76ff 	movw	r6, #65535	; 0xffff
 8024de2:	f2a0 37ff 	subw	r7, r0, #1023	; 0x3ff
 8024de6:	f2c0 060f 	movt	r6, #15
 8024dea:	f021 487f 	bic.w	r8, r1, #4278190080	; 0xff000000
 8024dee:	fa46 f307 	asr.w	r3, r6, r7
 8024df2:	f5c0 6082 	rsb	r0, r0, #1040	; 0x410
 8024df6:	f428 0670 	bic.w	r6, r8, #15728640	; 0xf00000
 8024dfa:	ea21 0303 	bic.w	r3, r1, r3
 8024dfe:	f446 1780 	orr.w	r7, r6, #1048576	; 0x100000
 8024e02:	1cc1      	adds	r1, r0, #3
 8024e04:	2200      	movs	r2, #0
 8024e06:	fa47 f601 	asr.w	r6, r7, r1
 8024e0a:	f1b9 0f00 	cmp.w	r9, #0
 8024e0e:	9602      	str	r6, [sp, #8]
 8024e10:	f2c0 80f0 	blt.w	8024ff4 <__ieee754_pow+0xacc>
 8024e14:	4620      	mov	r0, r4
 8024e16:	4629      	mov	r1, r5
 8024e18:	f000 fff2 	bl	8025e00 <__aeabi_dsub>
 8024e1c:	4604      	mov	r4, r0
 8024e1e:	460d      	mov	r5, r1
 8024e20:	4622      	mov	r2, r4
 8024e22:	4650      	mov	r0, sl
 8024e24:	4659      	mov	r1, fp
 8024e26:	462b      	mov	r3, r5
 8024e28:	f000 ffec 	bl	8025e04 <__adddf3>
 8024e2c:	9a02      	ldr	r2, [sp, #8]
 8024e2e:	460f      	mov	r7, r1
 8024e30:	ea4f 5c02 	mov.w	ip, r2, lsl #20
 8024e34:	e6b4      	b.n	8024ba0 <__ieee754_pow+0x678>
 8024e36:	2300      	movs	r3, #0
 8024e38:	2200      	movs	r2, #0
 8024e3a:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8024e3e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8024e42:	e64d      	b.n	8024ae0 <__ieee754_pow+0x5b8>
 8024e44:	2d00      	cmp	r5, #0
 8024e46:	f6bf ac6c 	bge.w	8024722 <__ieee754_pow+0x1fa>
 8024e4a:	f10a 4a00 	add.w	sl, sl, #2147483648	; 0x80000000
 8024e4e:	f7ff bb8e 	b.w	802456e <__ieee754_pow+0x46>
 8024e52:	2d00      	cmp	r5, #0
 8024e54:	f6bf ac65 	bge.w	8024722 <__ieee754_pow+0x1fa>
 8024e58:	e41a      	b.n	8024690 <__ieee754_pow+0x168>
 8024e5a:	460b      	mov	r3, r1
 8024e5c:	2100      	movs	r1, #0
 8024e5e:	4602      	mov	r2, r0
 8024e60:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8024e64:	2000      	movs	r0, #0
 8024e66:	f8cd c000 	str.w	ip, [sp]
 8024e6a:	f001 faa7 	bl	80263bc <__aeabi_ddiv>
 8024e6e:	f8dd c000 	ldr.w	ip, [sp]
 8024e72:	4683      	mov	fp, r0
 8024e74:	468a      	mov	sl, r1
 8024e76:	f7ff bbd8 	b.w	802462a <__ieee754_pow+0x102>
 8024e7a:	2500      	movs	r5, #0
 8024e7c:	462a      	mov	r2, r5
 8024e7e:	e493      	b.n	80247a8 <__ieee754_pow+0x280>
 8024e80:	2500      	movs	r5, #0
 8024e82:	e470      	b.n	8024766 <__ieee754_pow+0x23e>
 8024e84:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8024e88:	f6c3 72ef 	movt	r2, #16367	; 0x3fef
 8024e8c:	4294      	cmp	r4, r2
 8024e8e:	dde0      	ble.n	8024e52 <__ieee754_pow+0x92a>
 8024e90:	2300      	movs	r3, #0
 8024e92:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8024e96:	429c      	cmp	r4, r3
 8024e98:	f73f abf8 	bgt.w	802468c <__ieee754_pow+0x164>
 8024e9c:	2300      	movs	r3, #0
 8024e9e:	2200      	movs	r2, #0
 8024ea0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8024ea4:	f8cd c000 	str.w	ip, [sp]
 8024ea8:	f000 ffaa 	bl	8025e00 <__aeabi_dsub>
 8024eac:	a35a      	add	r3, pc, #360	; (adr r3, 8025018 <__ieee754_pow+0xaf0>)
 8024eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024eb2:	4607      	mov	r7, r0
 8024eb4:	460c      	mov	r4, r1
 8024eb6:	f001 f957 	bl	8026168 <__aeabi_dmul>
 8024eba:	a359      	add	r3, pc, #356	; (adr r3, 8025020 <__ieee754_pow+0xaf8>)
 8024ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024ec0:	4680      	mov	r8, r0
 8024ec2:	4689      	mov	r9, r1
 8024ec4:	4638      	mov	r0, r7
 8024ec6:	4621      	mov	r1, r4
 8024ec8:	f001 f94e 	bl	8026168 <__aeabi_dmul>
 8024ecc:	463a      	mov	r2, r7
 8024ece:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8024ed2:	4623      	mov	r3, r4
 8024ed4:	4638      	mov	r0, r7
 8024ed6:	4621      	mov	r1, r4
 8024ed8:	f001 f946 	bl	8026168 <__aeabi_dmul>
 8024edc:	2300      	movs	r3, #0
 8024ede:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8024ee2:	2200      	movs	r2, #0
 8024ee4:	4638      	mov	r0, r7
 8024ee6:	f6c3 73d0 	movt	r3, #16336	; 0x3fd0
 8024eea:	4621      	mov	r1, r4
 8024eec:	f001 f93c 	bl	8026168 <__aeabi_dmul>
 8024ef0:	4602      	mov	r2, r0
 8024ef2:	460b      	mov	r3, r1
 8024ef4:	a14c      	add	r1, pc, #304	; (adr r1, 8025028 <__ieee754_pow+0xb00>)
 8024ef6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8024efa:	f000 ff81 	bl	8025e00 <__aeabi_dsub>
 8024efe:	463a      	mov	r2, r7
 8024f00:	4623      	mov	r3, r4
 8024f02:	f001 f931 	bl	8026168 <__aeabi_dmul>
 8024f06:	460b      	mov	r3, r1
 8024f08:	2100      	movs	r1, #0
 8024f0a:	4602      	mov	r2, r0
 8024f0c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8024f10:	2000      	movs	r0, #0
 8024f12:	f000 ff75 	bl	8025e00 <__aeabi_dsub>
 8024f16:	4602      	mov	r2, r0
 8024f18:	460b      	mov	r3, r1
 8024f1a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8024f1e:	f001 f923 	bl	8026168 <__aeabi_dmul>
 8024f22:	a343      	add	r3, pc, #268	; (adr r3, 8025030 <__ieee754_pow+0xb08>)
 8024f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024f28:	f001 f91e 	bl	8026168 <__aeabi_dmul>
 8024f2c:	4602      	mov	r2, r0
 8024f2e:	460b      	mov	r3, r1
 8024f30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8024f34:	f000 ff64 	bl	8025e00 <__aeabi_dsub>
 8024f38:	4607      	mov	r7, r0
 8024f3a:	460d      	mov	r5, r1
 8024f3c:	4640      	mov	r0, r8
 8024f3e:	4649      	mov	r1, r9
 8024f40:	463a      	mov	r2, r7
 8024f42:	462b      	mov	r3, r5
 8024f44:	f000 ff5e 	bl	8025e04 <__adddf3>
 8024f48:	4642      	mov	r2, r8
 8024f4a:	464b      	mov	r3, r9
 8024f4c:	2000      	movs	r0, #0
 8024f4e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8024f52:	f000 ff55 	bl	8025e00 <__aeabi_dsub>
 8024f56:	4602      	mov	r2, r0
 8024f58:	460b      	mov	r3, r1
 8024f5a:	4638      	mov	r0, r7
 8024f5c:	4629      	mov	r1, r5
 8024f5e:	f000 ff4f 	bl	8025e00 <__aeabi_dsub>
 8024f62:	f8dd c000 	ldr.w	ip, [sp]
 8024f66:	4680      	mov	r8, r0
 8024f68:	4689      	mov	r9, r1
 8024f6a:	e5ae      	b.n	8024aca <__ieee754_pow+0x5a2>
 8024f6c:	2100      	movs	r1, #0
 8024f6e:	463a      	mov	r2, r7
 8024f70:	4643      	mov	r3, r8
 8024f72:	2000      	movs	r0, #0
 8024f74:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8024f78:	f001 fa20 	bl	80263bc <__aeabi_ddiv>
 8024f7c:	4683      	mov	fp, r0
 8024f7e:	468a      	mov	sl, r1
 8024f80:	f7ff baf5 	b.w	802456e <__ieee754_pow+0x46>
 8024f84:	a32c      	add	r3, pc, #176	; (adr r3, 8025038 <__ieee754_pow+0xb10>)
 8024f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024f8a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8024f8e:	f001 f8eb 	bl	8026168 <__aeabi_dmul>
 8024f92:	a329      	add	r3, pc, #164	; (adr r3, 8025038 <__ieee754_pow+0xb10>)
 8024f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024f98:	f001 f8e6 	bl	8026168 <__aeabi_dmul>
 8024f9c:	4683      	mov	fp, r0
 8024f9e:	468a      	mov	sl, r1
 8024fa0:	f7ff bae5 	b.w	802456e <__ieee754_pow+0x46>
 8024fa4:	2e01      	cmp	r6, #1
 8024fa6:	f47f aae2 	bne.w	802456e <__ieee754_pow+0x46>
 8024faa:	e74e      	b.n	8024e4a <__ieee754_pow+0x922>
 8024fac:	2900      	cmp	r1, #0
 8024fae:	f47f ab20 	bne.w	80245f2 <__ieee754_pow+0xca>
 8024fb2:	f5c6 6382 	rsb	r3, r6, #1040	; 0x410
 8024fb6:	1cde      	adds	r6, r3, #3
 8024fb8:	fa49 f306 	asr.w	r3, r9, r6
 8024fbc:	fa03 f006 	lsl.w	r0, r3, r6
 8024fc0:	4548      	cmp	r0, r9
 8024fc2:	d020      	beq.n	8025006 <__ieee754_pow+0xade>
 8024fc4:	460e      	mov	r6, r1
 8024fc6:	f7ff baec 	b.w	80245a2 <__ieee754_pow+0x7a>
 8024fca:	f44f 2580 	mov.w	r5, #262144	; 0x40000
 8024fce:	2201      	movs	r2, #1
 8024fd0:	f7ff bbea 	b.w	80247a8 <__ieee754_pow+0x280>
 8024fd4:	a31a      	add	r3, pc, #104	; (adr r3, 8025040 <__ieee754_pow+0xb18>)
 8024fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024fda:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8024fde:	f001 f8c3 	bl	8026168 <__aeabi_dmul>
 8024fe2:	a317      	add	r3, pc, #92	; (adr r3, 8025040 <__ieee754_pow+0xb18>)
 8024fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8024fe8:	f001 f8be 	bl	8026168 <__aeabi_dmul>
 8024fec:	4683      	mov	fp, r0
 8024fee:	468a      	mov	sl, r1
 8024ff0:	f7ff babd 	b.w	802456e <__ieee754_pow+0x46>
 8024ff4:	4270      	negs	r0, r6
 8024ff6:	9002      	str	r0, [sp, #8]
 8024ff8:	e70c      	b.n	8024e14 <__ieee754_pow+0x8ec>
 8024ffa:	9a02      	ldr	r2, [sp, #8]
 8024ffc:	f000 fe38 	bl	8025c70 <scalbn>
 8025000:	4602      	mov	r2, r0
 8025002:	460b      	mov	r3, r1
 8025004:	e6af      	b.n	8024d66 <__ieee754_pow+0x83e>
 8025006:	f003 0101 	and.w	r1, r3, #1
 802500a:	f1c1 0602 	rsb	r6, r1, #2
 802500e:	f7ff bac8 	b.w	80245a2 <__ieee754_pow+0x7a>
 8025012:	bf00      	nop
 8025014:	f3af 8000 	nop.w
 8025018:	60000000 	.word	0x60000000
 802501c:	3ff71547 	.word	0x3ff71547
 8025020:	f85ddf44 	.word	0xf85ddf44
 8025024:	3e54ae0b 	.word	0x3e54ae0b
 8025028:	55555555 	.word	0x55555555
 802502c:	3fd55555 	.word	0x3fd55555
 8025030:	652b82fe 	.word	0x652b82fe
 8025034:	3ff71547 	.word	0x3ff71547
 8025038:	8800759c 	.word	0x8800759c
 802503c:	7e37e43c 	.word	0x7e37e43c
 8025040:	c2f8f359 	.word	0xc2f8f359
 8025044:	01a56e1f 	.word	0x01a56e1f

08025048 <__ieee754_sqrt>:
 8025048:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802504c:	2700      	movs	r7, #0
 802504e:	46b9      	mov	r9, r7
 8025050:	f6c7 77f0 	movt	r7, #32752	; 0x7ff0
 8025054:	f6c7 79f0 	movt	r9, #32752	; 0x7ff0
 8025058:	400f      	ands	r7, r1
 802505a:	454f      	cmp	r7, r9
 802505c:	4604      	mov	r4, r0
 802505e:	460d      	mov	r5, r1
 8025060:	4602      	mov	r2, r0
 8025062:	460b      	mov	r3, r1
 8025064:	460e      	mov	r6, r1
 8025066:	4680      	mov	r8, r0
 8025068:	f000 80d4 	beq.w	8025214 <__ieee754_sqrt+0x1cc>
 802506c:	2900      	cmp	r1, #0
 802506e:	f340 80ae 	ble.w	80251ce <__ieee754_sqrt+0x186>
 8025072:	150c      	asrs	r4, r1, #20
 8025074:	f000 80b8 	beq.w	80251e8 <__ieee754_sqrt+0x1a0>
 8025078:	f026 457f 	bic.w	r5, r6, #4278190080	; 0xff000000
 802507c:	f2a4 37ff 	subw	r7, r4, #1023	; 0x3ff
 8025080:	f425 0670 	bic.w	r6, r5, #15728640	; 0xf00000
 8025084:	07fa      	lsls	r2, r7, #31
 8025086:	f446 1180 	orr.w	r1, r6, #1048576	; 0x100000
 802508a:	f100 8093 	bmi.w	80251b4 <__ieee754_sqrt+0x16c>
 802508e:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8025092:	f04f 0c00 	mov.w	ip, #0
 8025096:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 802509a:	107f      	asrs	r7, r7, #1
 802509c:	ea4f 0148 	mov.w	r1, r8, lsl #1
 80250a0:	2516      	movs	r5, #22
 80250a2:	4662      	mov	r2, ip
 80250a4:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80250a8:	1816      	adds	r6, r2, r0
 80250aa:	0844      	lsrs	r4, r0, #1
 80250ac:	429e      	cmp	r6, r3
 80250ae:	ea4f 78d1 	mov.w	r8, r1, lsr #31
 80250b2:	f105 35ff 	add.w	r5, r5, #4294967295
 80250b6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80250ba:	dc02      	bgt.n	80250c2 <__ieee754_sqrt+0x7a>
 80250bc:	1832      	adds	r2, r6, r0
 80250be:	1b9b      	subs	r3, r3, r6
 80250c0:	4484      	add	ip, r0
 80250c2:	eb08 0343 	add.w	r3, r8, r3, lsl #1
 80250c6:	1910      	adds	r0, r2, r4
 80250c8:	4298      	cmp	r0, r3
 80250ca:	dc02      	bgt.n	80250d2 <__ieee754_sqrt+0x8a>
 80250cc:	1a1b      	subs	r3, r3, r0
 80250ce:	1902      	adds	r2, r0, r4
 80250d0:	44a4      	add	ip, r4
 80250d2:	0fce      	lsrs	r6, r1, #31
 80250d4:	0860      	lsrs	r0, r4, #1
 80250d6:	0049      	lsls	r1, r1, #1
 80250d8:	3d01      	subs	r5, #1
 80250da:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 80250de:	d1e3      	bne.n	80250a8 <__ieee754_sqrt+0x60>
 80250e0:	f04f 0820 	mov.w	r8, #32
 80250e4:	462c      	mov	r4, r5
 80250e6:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80250ea:	e015      	b.n	8025118 <__ieee754_sqrt+0xd0>
 80250ec:	f000 808e 	beq.w	802520c <__ieee754_sqrt+0x1c4>
 80250f0:	0fce      	lsrs	r6, r1, #31
 80250f2:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 80250f6:	0840      	lsrs	r0, r0, #1
 80250f8:	0049      	lsls	r1, r1, #1
 80250fa:	4293      	cmp	r3, r2
 80250fc:	f108 38ff 	add.w	r8, r8, #4294967295
 8025100:	eb04 0600 	add.w	r6, r4, r0
 8025104:	dc1e      	bgt.n	8025144 <__ieee754_sqrt+0xfc>
 8025106:	d01b      	beq.n	8025140 <__ieee754_sqrt+0xf8>
 8025108:	0fce      	lsrs	r6, r1, #31
 802510a:	0840      	lsrs	r0, r0, #1
 802510c:	0049      	lsls	r1, r1, #1
 802510e:	f1b8 0801 	subs.w	r8, r8, #1
 8025112:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8025116:	d02d      	beq.n	8025174 <__ieee754_sqrt+0x12c>
 8025118:	4293      	cmp	r3, r2
 802511a:	eb04 0600 	add.w	r6, r4, r0
 802511e:	dde5      	ble.n	80250ec <__ieee754_sqrt+0xa4>
 8025120:	f006 4900 	and.w	r9, r6, #2147483648	; 0x80000000
 8025124:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
 8025128:	eb06 0400 	add.w	r4, r6, r0
 802512c:	d03d      	beq.n	80251aa <__ieee754_sqrt+0x162>
 802512e:	4691      	mov	r9, r2
 8025130:	1a9b      	subs	r3, r3, r2
 8025132:	428e      	cmp	r6, r1
 8025134:	bf88      	it	hi
 8025136:	3b01      	subhi	r3, #1
 8025138:	1b89      	subs	r1, r1, r6
 802513a:	182d      	adds	r5, r5, r0
 802513c:	464a      	mov	r2, r9
 802513e:	e7d7      	b.n	80250f0 <__ieee754_sqrt+0xa8>
 8025140:	428e      	cmp	r6, r1
 8025142:	d8e1      	bhi.n	8025108 <__ieee754_sqrt+0xc0>
 8025144:	f006 4900 	and.w	r9, r6, #2147483648	; 0x80000000
 8025148:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
 802514c:	eb06 0400 	add.w	r4, r6, r0
 8025150:	d026      	beq.n	80251a0 <__ieee754_sqrt+0x158>
 8025152:	4691      	mov	r9, r2
 8025154:	428e      	cmp	r6, r1
 8025156:	ebc2 0303 	rsb	r3, r2, r3
 802515a:	d900      	bls.n	802515e <__ieee754_sqrt+0x116>
 802515c:	3b01      	subs	r3, #1
 802515e:	1b89      	subs	r1, r1, r6
 8025160:	0fce      	lsrs	r6, r1, #31
 8025162:	182d      	adds	r5, r5, r0
 8025164:	0049      	lsls	r1, r1, #1
 8025166:	0840      	lsrs	r0, r0, #1
 8025168:	f1b8 0801 	subs.w	r8, r8, #1
 802516c:	464a      	mov	r2, r9
 802516e:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8025172:	d1d1      	bne.n	8025118 <__ieee754_sqrt+0xd0>
 8025174:	4319      	orrs	r1, r3
 8025176:	d124      	bne.n	80251c2 <__ieee754_sqrt+0x17a>
 8025178:	ea4f 0855 	mov.w	r8, r5, lsr #1
 802517c:	ea4f 056c 	mov.w	r5, ip, asr #1
 8025180:	f105 547f 	add.w	r4, r5, #1069547520	; 0x3fc00000
 8025184:	f01c 0f01 	tst.w	ip, #1
 8025188:	f504 1300 	add.w	r3, r4, #2097152	; 0x200000
 802518c:	bf18      	it	ne
 802518e:	f048 4800 	orrne.w	r8, r8, #2147483648	; 0x80000000
 8025192:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8025196:	4644      	mov	r4, r8
 8025198:	4620      	mov	r0, r4
 802519a:	4629      	mov	r1, r5
 802519c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80251a0:	2c00      	cmp	r4, #0
 80251a2:	dbd6      	blt.n	8025152 <__ieee754_sqrt+0x10a>
 80251a4:	f102 0901 	add.w	r9, r2, #1
 80251a8:	e7d4      	b.n	8025154 <__ieee754_sqrt+0x10c>
 80251aa:	2c00      	cmp	r4, #0
 80251ac:	dbbf      	blt.n	802512e <__ieee754_sqrt+0xe6>
 80251ae:	f102 0901 	add.w	r9, r2, #1
 80251b2:	e7bd      	b.n	8025130 <__ieee754_sqrt+0xe8>
 80251b4:	ea4f 72d8 	mov.w	r2, r8, lsr #31
 80251b8:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80251bc:	ea4f 0848 	mov.w	r8, r8, lsl #1
 80251c0:	e765      	b.n	802508e <__ieee754_sqrt+0x46>
 80251c2:	1c6b      	adds	r3, r5, #1
 80251c4:	d031      	beq.n	802522a <__ieee754_sqrt+0x1e2>
 80251c6:	f005 0201 	and.w	r2, r5, #1
 80251ca:	1955      	adds	r5, r2, r5
 80251cc:	e7d4      	b.n	8025178 <__ieee754_sqrt+0x130>
 80251ce:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80251d2:	4306      	orrs	r6, r0
 80251d4:	d0e0      	beq.n	8025198 <__ieee754_sqrt+0x150>
 80251d6:	bb79      	cbnz	r1, 8025238 <__ieee754_sqrt+0x1f0>
 80251d8:	460c      	mov	r4, r1
 80251da:	ea4f 26d8 	mov.w	r6, r8, lsr #11
 80251de:	3c15      	subs	r4, #21
 80251e0:	ea4f 5848 	mov.w	r8, r8, lsl #21
 80251e4:	2e00      	cmp	r6, #0
 80251e6:	d0f8      	beq.n	80251da <__ieee754_sqrt+0x192>
 80251e8:	f416 1380 	ands.w	r3, r6, #1048576	; 0x100000
 80251ec:	d120      	bne.n	8025230 <__ieee754_sqrt+0x1e8>
 80251ee:	0076      	lsls	r6, r6, #1
 80251f0:	3301      	adds	r3, #1
 80251f2:	02f1      	lsls	r1, r6, #11
 80251f4:	d5fb      	bpl.n	80251ee <__ieee754_sqrt+0x1a6>
 80251f6:	f1c3 0101 	rsb	r1, r3, #1
 80251fa:	f1c3 0220 	rsb	r2, r3, #32
 80251fe:	fa28 f002 	lsr.w	r0, r8, r2
 8025202:	1864      	adds	r4, r4, r1
 8025204:	4306      	orrs	r6, r0
 8025206:	fa08 f803 	lsl.w	r8, r8, r3
 802520a:	e735      	b.n	8025078 <__ieee754_sqrt+0x30>
 802520c:	428e      	cmp	r6, r1
 802520e:	d987      	bls.n	8025120 <__ieee754_sqrt+0xd8>
 8025210:	461a      	mov	r2, r3
 8025212:	e76d      	b.n	80250f0 <__ieee754_sqrt+0xa8>
 8025214:	f000 ffa8 	bl	8026168 <__aeabi_dmul>
 8025218:	4602      	mov	r2, r0
 802521a:	460b      	mov	r3, r1
 802521c:	4620      	mov	r0, r4
 802521e:	4629      	mov	r1, r5
 8025220:	f000 fdf0 	bl	8025e04 <__adddf3>
 8025224:	4604      	mov	r4, r0
 8025226:	460d      	mov	r5, r1
 8025228:	e7b6      	b.n	8025198 <__ieee754_sqrt+0x150>
 802522a:	f10c 0c01 	add.w	ip, ip, #1
 802522e:	e7a5      	b.n	802517c <__ieee754_sqrt+0x134>
 8025230:	2220      	movs	r2, #32
 8025232:	2101      	movs	r1, #1
 8025234:	2300      	movs	r3, #0
 8025236:	e7e2      	b.n	80251fe <__ieee754_sqrt+0x1b6>
 8025238:	4602      	mov	r2, r0
 802523a:	460b      	mov	r3, r1
 802523c:	f000 fde0 	bl	8025e00 <__aeabi_dsub>
 8025240:	4602      	mov	r2, r0
 8025242:	460b      	mov	r3, r1
 8025244:	f001 f8ba 	bl	80263bc <__aeabi_ddiv>
 8025248:	4604      	mov	r4, r0
 802524a:	460d      	mov	r5, r1
 802524c:	e7a4      	b.n	8025198 <__ieee754_sqrt+0x150>
 802524e:	bf00      	nop

08025250 <__ieee754_expf>:
 8025250:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8025254:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8025258:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802525c:	4604      	mov	r4, r0
 802525e:	f200 8089 	bhi.w	8025374 <__ieee754_expf+0x124>
 8025262:	ea4f 76d0 	mov.w	r6, r0, lsr #31
 8025266:	f000 808c 	beq.w	8025382 <__ieee754_expf+0x132>
 802526a:	f247 2517 	movw	r5, #29207	; 0x7217
 802526e:	f2c4 25b1 	movt	r5, #17073	; 0x42b1
 8025272:	42a8      	cmp	r0, r5
 8025274:	f300 80a8 	bgt.w	80253c8 <__ieee754_expf+0x178>
 8025278:	2800      	cmp	r0, #0
 802527a:	f2c0 809d 	blt.w	80253b8 <__ieee754_expf+0x168>
 802527e:	f247 2118 	movw	r1, #29208	; 0x7218
 8025282:	f6c3 61b1 	movt	r1, #16049	; 0x3eb1
 8025286:	428a      	cmp	r2, r1
 8025288:	d97f      	bls.n	802538a <__ieee754_expf+0x13a>
 802528a:	f241 5591 	movw	r5, #5521	; 0x1591
 802528e:	f6c3 7585 	movt	r5, #16261	; 0x3f85
 8025292:	42aa      	cmp	r2, r5
 8025294:	f200 80bd 	bhi.w	8025412 <__ieee754_expf+0x1c2>
 8025298:	4620      	mov	r0, r4
 802529a:	4c72      	ldr	r4, [pc, #456]	; (8025464 <__ieee754_expf+0x214>)
 802529c:	f854 1026 	ldr.w	r1, [r4, r6, lsl #2]
 80252a0:	f001 fa98 	bl	80267d4 <__aeabi_fsub>
 80252a4:	4680      	mov	r8, r0
 80252a6:	4870      	ldr	r0, [pc, #448]	; (8025468 <__ieee754_expf+0x218>)
 80252a8:	4273      	negs	r3, r6
 80252aa:	1b9a      	subs	r2, r3, r6
 80252ac:	f850 9026 	ldr.w	r9, [r0, r6, lsl #2]
 80252b0:	1c57      	adds	r7, r2, #1
 80252b2:	4640      	mov	r0, r8
 80252b4:	4649      	mov	r1, r9
 80252b6:	f001 fa8d 	bl	80267d4 <__aeabi_fsub>
 80252ba:	4604      	mov	r4, r0
 80252bc:	4621      	mov	r1, r4
 80252be:	4620      	mov	r0, r4
 80252c0:	f001 fb92 	bl	80269e8 <__aeabi_fmul>
 80252c4:	f64b 314c 	movw	r1, #47948	; 0xbb4c
 80252c8:	f2c3 3131 	movt	r1, #13105	; 0x3331
 80252cc:	4605      	mov	r5, r0
 80252ce:	f001 fb8b 	bl	80269e8 <__aeabi_fmul>
 80252d2:	f64e 210e 	movw	r1, #59918	; 0xea0e
 80252d6:	f2c3 51dd 	movt	r1, #13789	; 0x35dd
 80252da:	f001 fa7b 	bl	80267d4 <__aeabi_fsub>
 80252de:	4629      	mov	r1, r5
 80252e0:	f001 fb82 	bl	80269e8 <__aeabi_fmul>
 80252e4:	f24b 3155 	movw	r1, #45909	; 0xb355
 80252e8:	f6c3 018a 	movt	r1, #14474	; 0x388a
 80252ec:	f001 fa74 	bl	80267d8 <__addsf3>
 80252f0:	4629      	mov	r1, r5
 80252f2:	f001 fb79 	bl	80269e8 <__aeabi_fmul>
 80252f6:	f640 3161 	movw	r1, #2913	; 0xb61
 80252fa:	f6c3 3136 	movt	r1, #15158	; 0x3b36
 80252fe:	f001 fa69 	bl	80267d4 <__aeabi_fsub>
 8025302:	4629      	mov	r1, r5
 8025304:	f001 fb70 	bl	80269e8 <__aeabi_fmul>
 8025308:	f64a 21ab 	movw	r1, #43691	; 0xaaab
 802530c:	f6c3 612a 	movt	r1, #15914	; 0x3e2a
 8025310:	f001 fa62 	bl	80267d8 <__addsf3>
 8025314:	4629      	mov	r1, r5
 8025316:	f001 fb67 	bl	80269e8 <__aeabi_fmul>
 802531a:	4601      	mov	r1, r0
 802531c:	4620      	mov	r0, r4
 802531e:	f001 fa59 	bl	80267d4 <__aeabi_fsub>
 8025322:	4605      	mov	r5, r0
 8025324:	2f00      	cmp	r7, #0
 8025326:	d05a      	beq.n	80253de <__ieee754_expf+0x18e>
 8025328:	4601      	mov	r1, r0
 802532a:	4620      	mov	r0, r4
 802532c:	f001 fb5c 	bl	80269e8 <__aeabi_fmul>
 8025330:	4629      	mov	r1, r5
 8025332:	4604      	mov	r4, r0
 8025334:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8025338:	f001 fa4c 	bl	80267d4 <__aeabi_fsub>
 802533c:	4601      	mov	r1, r0
 802533e:	4620      	mov	r0, r4
 8025340:	f001 fc06 	bl	8026b50 <__aeabi_fdiv>
 8025344:	4601      	mov	r1, r0
 8025346:	4648      	mov	r0, r9
 8025348:	f001 fa44 	bl	80267d4 <__aeabi_fsub>
 802534c:	4641      	mov	r1, r8
 802534e:	f001 fa41 	bl	80267d4 <__aeabi_fsub>
 8025352:	4601      	mov	r1, r0
 8025354:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8025358:	f001 fa3c 	bl	80267d4 <__aeabi_fsub>
 802535c:	f117 0f7d 	cmn.w	r7, #125	; 0x7d
 8025360:	da7d      	bge.n	802545e <__ieee754_expf+0x20e>
 8025362:	3764      	adds	r7, #100	; 0x64
 8025364:	eb00 50c7 	add.w	r0, r0, r7, lsl #23
 8025368:	f04f 6158 	mov.w	r1, #226492416	; 0xd800000
 802536c:	f001 fb3c 	bl	80269e8 <__aeabi_fmul>
 8025370:	4604      	mov	r4, r0
 8025372:	e003      	b.n	802537c <__ieee754_expf+0x12c>
 8025374:	4601      	mov	r1, r0
 8025376:	f001 fa2f 	bl	80267d8 <__addsf3>
 802537a:	4604      	mov	r4, r0
 802537c:	4620      	mov	r0, r4
 802537e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8025382:	2e00      	cmp	r6, #0
 8025384:	d0fa      	beq.n	802537c <__ieee754_expf+0x12c>
 8025386:	2400      	movs	r4, #0
 8025388:	e7f8      	b.n	802537c <__ieee754_expf+0x12c>
 802538a:	f1b2 5f46 	cmp.w	r2, #830472192	; 0x31800000
 802538e:	d23e      	bcs.n	802540e <__ieee754_expf+0x1be>
 8025390:	f24f 21ca 	movw	r1, #62154	; 0xf2ca
 8025394:	f2c7 1149 	movt	r1, #29001	; 0x7149
 8025398:	4620      	mov	r0, r4
 802539a:	f001 fa1d 	bl	80267d8 <__addsf3>
 802539e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80253a2:	f001 fcdd 	bl	8026d60 <__aeabi_fcmpgt>
 80253a6:	2800      	cmp	r0, #0
 80253a8:	d088      	beq.n	80252bc <__ieee754_expf+0x6c>
 80253aa:	4620      	mov	r0, r4
 80253ac:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80253b0:	f001 fa12 	bl	80267d8 <__addsf3>
 80253b4:	4604      	mov	r4, r0
 80253b6:	e7e1      	b.n	802537c <__ieee754_expf+0x12c>
 80253b8:	f24f 10b5 	movw	r0, #61877	; 0xf1b5
 80253bc:	f2c4 20cf 	movt	r0, #17103	; 0x42cf
 80253c0:	4282      	cmp	r2, r0
 80253c2:	f67f af5c 	bls.w	802527e <__ieee754_expf+0x2e>
 80253c6:	e7de      	b.n	8025386 <__ieee754_expf+0x136>
 80253c8:	f24f 20ca 	movw	r0, #62154	; 0xf2ca
 80253cc:	f2c7 1049 	movt	r0, #29001	; 0x7149
 80253d0:	4601      	mov	r1, r0
 80253d2:	f001 fb09 	bl	80269e8 <__aeabi_fmul>
 80253d6:	4604      	mov	r4, r0
 80253d8:	4620      	mov	r0, r4
 80253da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80253de:	4620      	mov	r0, r4
 80253e0:	4629      	mov	r1, r5
 80253e2:	f001 fb01 	bl	80269e8 <__aeabi_fmul>
 80253e6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80253ea:	4606      	mov	r6, r0
 80253ec:	4628      	mov	r0, r5
 80253ee:	f001 f9f1 	bl	80267d4 <__aeabi_fsub>
 80253f2:	4601      	mov	r1, r0
 80253f4:	4630      	mov	r0, r6
 80253f6:	f001 fbab 	bl	8026b50 <__aeabi_fdiv>
 80253fa:	4621      	mov	r1, r4
 80253fc:	f001 f9ea 	bl	80267d4 <__aeabi_fsub>
 8025400:	4601      	mov	r1, r0
 8025402:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8025406:	f001 f9e5 	bl	80267d4 <__aeabi_fsub>
 802540a:	4604      	mov	r4, r0
 802540c:	e7b6      	b.n	802537c <__ieee754_expf+0x12c>
 802540e:	2700      	movs	r7, #0
 8025410:	e754      	b.n	80252bc <__ieee754_expf+0x6c>
 8025412:	4f16      	ldr	r7, [pc, #88]	; (802546c <__ieee754_expf+0x21c>)
 8025414:	f64a 213b 	movw	r1, #43579	; 0xaa3b
 8025418:	f6c3 71b8 	movt	r1, #16312	; 0x3fb8
 802541c:	4620      	mov	r0, r4
 802541e:	f001 fae3 	bl	80269e8 <__aeabi_fmul>
 8025422:	f857 1026 	ldr.w	r1, [r7, r6, lsl #2]
 8025426:	f001 f9d7 	bl	80267d8 <__addsf3>
 802542a:	f001 fca3 	bl	8026d74 <__aeabi_f2iz>
 802542e:	4607      	mov	r7, r0
 8025430:	f001 fa86 	bl	8026940 <__aeabi_i2f>
 8025434:	f44f 41e3 	mov.w	r1, #29056	; 0x7180
 8025438:	f6c3 7131 	movt	r1, #16177	; 0x3f31
 802543c:	4605      	mov	r5, r0
 802543e:	f001 fad3 	bl	80269e8 <__aeabi_fmul>
 8025442:	4601      	mov	r1, r0
 8025444:	4620      	mov	r0, r4
 8025446:	f001 f9c5 	bl	80267d4 <__aeabi_fsub>
 802544a:	f24f 71d1 	movw	r1, #63441	; 0xf7d1
 802544e:	4680      	mov	r8, r0
 8025450:	f2c3 7117 	movt	r1, #14103	; 0x3717
 8025454:	4628      	mov	r0, r5
 8025456:	f001 fac7 	bl	80269e8 <__aeabi_fmul>
 802545a:	4681      	mov	r9, r0
 802545c:	e729      	b.n	80252b2 <__ieee754_expf+0x62>
 802545e:	eb00 54c7 	add.w	r4, r0, r7, lsl #23
 8025462:	e78b      	b.n	802537c <__ieee754_expf+0x12c>
 8025464:	0802d568 	.word	0x0802d568
 8025468:	0802d560 	.word	0x0802d560
 802546c:	0802d558 	.word	0x0802d558

08025470 <__ieee754_logf>:
 8025470:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8025474:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8025478:	4601      	mov	r1, r0
 802547a:	b38a      	cbz	r2, 80254e0 <__ieee754_logf+0x70>
 802547c:	2800      	cmp	r0, #0
 802547e:	4602      	mov	r2, r0
 8025480:	db55      	blt.n	802552e <__ieee754_logf+0xbe>
 8025482:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8025486:	da46      	bge.n	8025516 <__ieee754_logf+0xa6>
 8025488:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 802548c:	db47      	blt.n	802551e <__ieee754_logf+0xae>
 802548e:	2700      	movs	r7, #0
 8025490:	f022 447f 	bic.w	r4, r2, #4278190080	; 0xff000000
 8025494:	f64f 3020 	movw	r0, #64288	; 0xfb20
 8025498:	f424 0400 	bic.w	r4, r4, #8388608	; 0x800000
 802549c:	f2c0 004a 	movt	r0, #74	; 0x4a
 80254a0:	1821      	adds	r1, r4, r0
 80254a2:	f401 0500 	and.w	r5, r1, #8388608	; 0x800000
 80254a6:	15d3      	asrs	r3, r2, #23
 80254a8:	3b7f      	subs	r3, #127	; 0x7f
 80254aa:	f085 507e 	eor.w	r0, r5, #1065353216	; 0x3f800000
 80254ae:	19da      	adds	r2, r3, r7
 80254b0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80254b4:	4320      	orrs	r0, r4
 80254b6:	eb02 57d5 	add.w	r7, r2, r5, lsr #23
 80254ba:	f001 f98b 	bl	80267d4 <__aeabi_fsub>
 80254be:	f104 010f 	add.w	r1, r4, #15
 80254c2:	f421 0300 	bic.w	r3, r1, #8388608	; 0x800000
 80254c6:	2b0f      	cmp	r3, #15
 80254c8:	4605      	mov	r5, r0
 80254ca:	dc37      	bgt.n	802553c <__ieee754_logf+0xcc>
 80254cc:	2100      	movs	r1, #0
 80254ce:	f001 fc1f 	bl	8026d10 <__aeabi_fcmpeq>
 80254d2:	2800      	cmp	r0, #0
 80254d4:	f000 80b0 	beq.w	8025638 <__ieee754_logf+0x1c8>
 80254d8:	b94f      	cbnz	r7, 80254ee <__ieee754_logf+0x7e>
 80254da:	2000      	movs	r0, #0
 80254dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80254e0:	2100      	movs	r1, #0
 80254e2:	f04f 404c 	mov.w	r0, #3422552064	; 0xcc000000
 80254e6:	f001 fb33 	bl	8026b50 <__aeabi_fdiv>
 80254ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80254ee:	4638      	mov	r0, r7
 80254f0:	f001 fa26 	bl	8026940 <__aeabi_i2f>
 80254f4:	f44f 41e3 	mov.w	r1, #29056	; 0x7180
 80254f8:	f6c3 7131 	movt	r1, #16177	; 0x3f31
 80254fc:	4605      	mov	r5, r0
 80254fe:	f001 fa73 	bl	80269e8 <__aeabi_fmul>
 8025502:	f24f 71d1 	movw	r1, #63441	; 0xf7d1
 8025506:	4604      	mov	r4, r0
 8025508:	f2c3 7117 	movt	r1, #14103	; 0x3717
 802550c:	4628      	mov	r0, r5
 802550e:	f001 fa6b 	bl	80269e8 <__aeabi_fmul>
 8025512:	4601      	mov	r1, r0
 8025514:	4620      	mov	r0, r4
 8025516:	f001 f95f 	bl	80267d8 <__addsf3>
 802551a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802551e:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 8025522:	f001 fa61 	bl	80269e8 <__aeabi_fmul>
 8025526:	f06f 0718 	mvn.w	r7, #24
 802552a:	4602      	mov	r2, r0
 802552c:	e7b0      	b.n	8025490 <__ieee754_logf+0x20>
 802552e:	f001 f951 	bl	80267d4 <__aeabi_fsub>
 8025532:	2100      	movs	r1, #0
 8025534:	f001 fb0c 	bl	8026b50 <__aeabi_fdiv>
 8025538:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802553c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8025540:	f001 f94a 	bl	80267d8 <__addsf3>
 8025544:	4601      	mov	r1, r0
 8025546:	4628      	mov	r0, r5
 8025548:	f001 fb02 	bl	8026b50 <__aeabi_fdiv>
 802554c:	4680      	mov	r8, r0
 802554e:	4638      	mov	r0, r7
 8025550:	f001 f9f6 	bl	8026940 <__aeabi_i2f>
 8025554:	4641      	mov	r1, r8
 8025556:	4682      	mov	sl, r0
 8025558:	4640      	mov	r0, r8
 802555a:	f001 fa45 	bl	80269e8 <__aeabi_fmul>
 802555e:	4601      	mov	r1, r0
 8025560:	4681      	mov	r9, r0
 8025562:	f001 fa41 	bl	80269e8 <__aeabi_fmul>
 8025566:	f648 0197 	movw	r1, #34967	; 0x8897
 802556a:	f6c3 6117 	movt	r1, #15895	; 0x3e17
 802556e:	4606      	mov	r6, r0
 8025570:	f001 fa3a 	bl	80269e8 <__aeabi_fmul>
 8025574:	f243 3125 	movw	r1, #13093	; 0x3325
 8025578:	f6c3 613a 	movt	r1, #15930	; 0x3e3a
 802557c:	f001 f92c 	bl	80267d8 <__addsf3>
 8025580:	4631      	mov	r1, r6
 8025582:	f001 fa31 	bl	80269e8 <__aeabi_fmul>
 8025586:	f644 1125 	movw	r1, #18725	; 0x4925
 802558a:	f6c3 6192 	movt	r1, #16018	; 0x3e92
 802558e:	f001 f923 	bl	80267d8 <__addsf3>
 8025592:	4631      	mov	r1, r6
 8025594:	f001 fa28 	bl	80269e8 <__aeabi_fmul>
 8025598:	f64a 21ab 	movw	r1, #43691	; 0xaaab
 802559c:	f6c3 712a 	movt	r1, #16170	; 0x3f2a
 80255a0:	f001 f91a 	bl	80267d8 <__addsf3>
 80255a4:	4649      	mov	r1, r9
 80255a6:	f001 fa1f 	bl	80269e8 <__aeabi_fmul>
 80255aa:	f24d 014f 	movw	r1, #53327	; 0xd04f
 80255ae:	4681      	mov	r9, r0
 80255b0:	f6c3 611c 	movt	r1, #15900	; 0x3e1c
 80255b4:	4630      	mov	r0, r6
 80255b6:	f001 fa17 	bl	80269e8 <__aeabi_fmul>
 80255ba:	f648 6129 	movw	r1, #36393	; 0x8e29
 80255be:	f6c3 6163 	movt	r1, #15971	; 0x3e63
 80255c2:	f001 f909 	bl	80267d8 <__addsf3>
 80255c6:	4631      	mov	r1, r6
 80255c8:	f001 fa0e 	bl	80269e8 <__aeabi_fmul>
 80255cc:	f64c 41cd 	movw	r1, #52429	; 0xcccd
 80255d0:	f6c3 61cc 	movt	r1, #16076	; 0x3ecc
 80255d4:	f001 f900 	bl	80267d8 <__addsf3>
 80255d8:	4631      	mov	r1, r6
 80255da:	f001 fa05 	bl	80269e8 <__aeabi_fmul>
 80255de:	4601      	mov	r1, r0
 80255e0:	4648      	mov	r0, r9
 80255e2:	f001 f8f9 	bl	80267d8 <__addsf3>
 80255e6:	f645 4630 	movw	r6, #23600	; 0x5c30
 80255ea:	f6cf 76cf 	movt	r6, #65487	; 0xffcf
 80255ee:	4681      	mov	r9, r0
 80255f0:	f5c4 1057 	rsb	r0, r4, #3522560	; 0x35c000
 80255f4:	19a2      	adds	r2, r4, r6
 80255f6:	f500 7122 	add.w	r1, r0, #648	; 0x288
 80255fa:	ea41 0602 	orr.w	r6, r1, r2
 80255fe:	2e00      	cmp	r6, #0
 8025600:	dd73      	ble.n	80256ea <__ieee754_logf+0x27a>
 8025602:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8025606:	4628      	mov	r0, r5
 8025608:	f001 f9ee 	bl	80269e8 <__aeabi_fmul>
 802560c:	4629      	mov	r1, r5
 802560e:	f001 f9eb 	bl	80269e8 <__aeabi_fmul>
 8025612:	4604      	mov	r4, r0
 8025614:	2f00      	cmp	r7, #0
 8025616:	d12d      	bne.n	8025674 <__ieee754_logf+0x204>
 8025618:	4649      	mov	r1, r9
 802561a:	f001 f8dd 	bl	80267d8 <__addsf3>
 802561e:	4641      	mov	r1, r8
 8025620:	f001 f9e2 	bl	80269e8 <__aeabi_fmul>
 8025624:	4601      	mov	r1, r0
 8025626:	4620      	mov	r0, r4
 8025628:	f001 f8d4 	bl	80267d4 <__aeabi_fsub>
 802562c:	4601      	mov	r1, r0
 802562e:	4628      	mov	r0, r5
 8025630:	f001 f8d0 	bl	80267d4 <__aeabi_fsub>
 8025634:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8025638:	4629      	mov	r1, r5
 802563a:	4628      	mov	r0, r5
 802563c:	f001 f9d4 	bl	80269e8 <__aeabi_fmul>
 8025640:	f64a 21ab 	movw	r1, #43691	; 0xaaab
 8025644:	4604      	mov	r4, r0
 8025646:	f6c3 61aa 	movt	r1, #16042	; 0x3eaa
 802564a:	4628      	mov	r0, r5
 802564c:	f001 f9cc 	bl	80269e8 <__aeabi_fmul>
 8025650:	4601      	mov	r1, r0
 8025652:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8025656:	f001 f8bd 	bl	80267d4 <__aeabi_fsub>
 802565a:	4601      	mov	r1, r0
 802565c:	4620      	mov	r0, r4
 802565e:	f001 f9c3 	bl	80269e8 <__aeabi_fmul>
 8025662:	4604      	mov	r4, r0
 8025664:	2f00      	cmp	r7, #0
 8025666:	d12d      	bne.n	80256c4 <__ieee754_logf+0x254>
 8025668:	4628      	mov	r0, r5
 802566a:	4621      	mov	r1, r4
 802566c:	f001 f8b2 	bl	80267d4 <__aeabi_fsub>
 8025670:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8025674:	f44f 41e3 	mov.w	r1, #29056	; 0x7180
 8025678:	f6c3 7131 	movt	r1, #16177	; 0x3f31
 802567c:	4650      	mov	r0, sl
 802567e:	f001 f9b3 	bl	80269e8 <__aeabi_fmul>
 8025682:	4649      	mov	r1, r9
 8025684:	4606      	mov	r6, r0
 8025686:	4620      	mov	r0, r4
 8025688:	f001 f8a6 	bl	80267d8 <__addsf3>
 802568c:	4641      	mov	r1, r8
 802568e:	f001 f9ab 	bl	80269e8 <__aeabi_fmul>
 8025692:	f24f 71d1 	movw	r1, #63441	; 0xf7d1
 8025696:	4607      	mov	r7, r0
 8025698:	f2c3 7117 	movt	r1, #14103	; 0x3717
 802569c:	4650      	mov	r0, sl
 802569e:	f001 f9a3 	bl	80269e8 <__aeabi_fmul>
 80256a2:	4601      	mov	r1, r0
 80256a4:	4638      	mov	r0, r7
 80256a6:	f001 f897 	bl	80267d8 <__addsf3>
 80256aa:	4601      	mov	r1, r0
 80256ac:	4620      	mov	r0, r4
 80256ae:	f001 f891 	bl	80267d4 <__aeabi_fsub>
 80256b2:	4629      	mov	r1, r5
 80256b4:	f001 f88e 	bl	80267d4 <__aeabi_fsub>
 80256b8:	4601      	mov	r1, r0
 80256ba:	4630      	mov	r0, r6
 80256bc:	f001 f88a 	bl	80267d4 <__aeabi_fsub>
 80256c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80256c4:	4638      	mov	r0, r7
 80256c6:	f001 f93b 	bl	8026940 <__aeabi_i2f>
 80256ca:	f44f 41e3 	mov.w	r1, #29056	; 0x7180
 80256ce:	f6c3 7131 	movt	r1, #16177	; 0x3f31
 80256d2:	4607      	mov	r7, r0
 80256d4:	f001 f988 	bl	80269e8 <__aeabi_fmul>
 80256d8:	f24f 71d1 	movw	r1, #63441	; 0xf7d1
 80256dc:	4606      	mov	r6, r0
 80256de:	f2c3 7117 	movt	r1, #14103	; 0x3717
 80256e2:	4638      	mov	r0, r7
 80256e4:	f001 f980 	bl	80269e8 <__aeabi_fmul>
 80256e8:	e7df      	b.n	80256aa <__ieee754_logf+0x23a>
 80256ea:	b31f      	cbz	r7, 8025734 <__ieee754_logf+0x2c4>
 80256ec:	f44f 41e3 	mov.w	r1, #29056	; 0x7180
 80256f0:	4650      	mov	r0, sl
 80256f2:	f6c3 7131 	movt	r1, #16177	; 0x3f31
 80256f6:	f001 f977 	bl	80269e8 <__aeabi_fmul>
 80256fa:	4649      	mov	r1, r9
 80256fc:	4604      	mov	r4, r0
 80256fe:	4628      	mov	r0, r5
 8025700:	f001 f868 	bl	80267d4 <__aeabi_fsub>
 8025704:	4641      	mov	r1, r8
 8025706:	f001 f96f 	bl	80269e8 <__aeabi_fmul>
 802570a:	f24f 71d1 	movw	r1, #63441	; 0xf7d1
 802570e:	4606      	mov	r6, r0
 8025710:	f2c3 7117 	movt	r1, #14103	; 0x3717
 8025714:	4650      	mov	r0, sl
 8025716:	f001 f967 	bl	80269e8 <__aeabi_fmul>
 802571a:	4601      	mov	r1, r0
 802571c:	4630      	mov	r0, r6
 802571e:	f001 f859 	bl	80267d4 <__aeabi_fsub>
 8025722:	4629      	mov	r1, r5
 8025724:	f001 f856 	bl	80267d4 <__aeabi_fsub>
 8025728:	4601      	mov	r1, r0
 802572a:	4620      	mov	r0, r4
 802572c:	f001 f852 	bl	80267d4 <__aeabi_fsub>
 8025730:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8025734:	4649      	mov	r1, r9
 8025736:	4628      	mov	r0, r5
 8025738:	f001 f84c 	bl	80267d4 <__aeabi_fsub>
 802573c:	4641      	mov	r1, r8
 802573e:	f001 f953 	bl	80269e8 <__aeabi_fmul>
 8025742:	4601      	mov	r1, r0
 8025744:	4628      	mov	r0, r5
 8025746:	f001 f845 	bl	80267d4 <__aeabi_fsub>
 802574a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802574e:	bf00      	nop

08025750 <atan>:
 8025750:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025754:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8025758:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 802575c:	f2c4 430f 	movt	r3, #17423	; 0x440f
 8025760:	429e      	cmp	r6, r3
 8025762:	4688      	mov	r8, r1
 8025764:	468a      	mov	sl, r1
 8025766:	4681      	mov	r9, r0
 8025768:	dd1b      	ble.n	80257a2 <atan+0x52>
 802576a:	2000      	movs	r0, #0
 802576c:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 8025770:	4286      	cmp	r6, r0
 8025772:	464b      	mov	r3, r9
 8025774:	f300 80be 	bgt.w	80258f4 <atan+0x1a4>
 8025778:	f000 80b9 	beq.w	80258ee <atan+0x19e>
 802577c:	f242 18fb 	movw	r8, #8699	; 0x21fb
 8025780:	4641      	mov	r1, r8
 8025782:	f642 5918 	movw	r9, #11544	; 0x2d18
 8025786:	f6cb 78f9 	movt	r8, #49145	; 0xbff9
 802578a:	f6c3 71f9 	movt	r1, #16377	; 0x3ff9
 802578e:	f2c5 4944 	movt	r9, #21572	; 0x5444
 8025792:	f1ba 0f00 	cmp.w	sl, #0
 8025796:	bfc8      	it	gt
 8025798:	4688      	movgt	r8, r1
 802579a:	4648      	mov	r0, r9
 802579c:	4641      	mov	r1, r8
 802579e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80257a2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80257a6:	f6c3 70db 	movt	r0, #16347	; 0x3fdb
 80257aa:	4286      	cmp	r6, r0
 80257ac:	f300 80bc 	bgt.w	8025928 <atan+0x1d8>
 80257b0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80257b4:	f6c3 611f 	movt	r1, #15903	; 0x3e1f
 80257b8:	428e      	cmp	r6, r1
 80257ba:	f340 80a4 	ble.w	8025906 <atan+0x1b6>
 80257be:	f04f 3bff 	mov.w	fp, #4294967295
 80257c2:	464a      	mov	r2, r9
 80257c4:	4643      	mov	r3, r8
 80257c6:	4648      	mov	r0, r9
 80257c8:	4641      	mov	r1, r8
 80257ca:	f000 fccd 	bl	8026168 <__aeabi_dmul>
 80257ce:	4602      	mov	r2, r0
 80257d0:	460b      	mov	r3, r1
 80257d2:	4606      	mov	r6, r0
 80257d4:	460f      	mov	r7, r1
 80257d6:	f000 fcc7 	bl	8026168 <__aeabi_dmul>
 80257da:	a39d      	add	r3, pc, #628	; (adr r3, 8025a50 <atan+0x300>)
 80257dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80257e0:	4604      	mov	r4, r0
 80257e2:	460d      	mov	r5, r1
 80257e4:	f000 fcc0 	bl	8026168 <__aeabi_dmul>
 80257e8:	a39b      	add	r3, pc, #620	; (adr r3, 8025a58 <atan+0x308>)
 80257ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80257ee:	f000 fb09 	bl	8025e04 <__adddf3>
 80257f2:	4622      	mov	r2, r4
 80257f4:	462b      	mov	r3, r5
 80257f6:	f000 fcb7 	bl	8026168 <__aeabi_dmul>
 80257fa:	a399      	add	r3, pc, #612	; (adr r3, 8025a60 <atan+0x310>)
 80257fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025800:	f000 fb00 	bl	8025e04 <__adddf3>
 8025804:	4622      	mov	r2, r4
 8025806:	462b      	mov	r3, r5
 8025808:	f000 fcae 	bl	8026168 <__aeabi_dmul>
 802580c:	a396      	add	r3, pc, #600	; (adr r3, 8025a68 <atan+0x318>)
 802580e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025812:	f000 faf7 	bl	8025e04 <__adddf3>
 8025816:	4622      	mov	r2, r4
 8025818:	462b      	mov	r3, r5
 802581a:	f000 fca5 	bl	8026168 <__aeabi_dmul>
 802581e:	a394      	add	r3, pc, #592	; (adr r3, 8025a70 <atan+0x320>)
 8025820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025824:	f000 faee 	bl	8025e04 <__adddf3>
 8025828:	4622      	mov	r2, r4
 802582a:	462b      	mov	r3, r5
 802582c:	f000 fc9c 	bl	8026168 <__aeabi_dmul>
 8025830:	a391      	add	r3, pc, #580	; (adr r3, 8025a78 <atan+0x328>)
 8025832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025836:	f000 fae5 	bl	8025e04 <__adddf3>
 802583a:	4632      	mov	r2, r6
 802583c:	463b      	mov	r3, r7
 802583e:	f000 fc93 	bl	8026168 <__aeabi_dmul>
 8025842:	a38f      	add	r3, pc, #572	; (adr r3, 8025a80 <atan+0x330>)
 8025844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025848:	4606      	mov	r6, r0
 802584a:	460f      	mov	r7, r1
 802584c:	4620      	mov	r0, r4
 802584e:	4629      	mov	r1, r5
 8025850:	f000 fc8a 	bl	8026168 <__aeabi_dmul>
 8025854:	a38c      	add	r3, pc, #560	; (adr r3, 8025a88 <atan+0x338>)
 8025856:	e9d3 2300 	ldrd	r2, r3, [r3]
 802585a:	f000 fad1 	bl	8025e00 <__aeabi_dsub>
 802585e:	4622      	mov	r2, r4
 8025860:	462b      	mov	r3, r5
 8025862:	f000 fc81 	bl	8026168 <__aeabi_dmul>
 8025866:	a38a      	add	r3, pc, #552	; (adr r3, 8025a90 <atan+0x340>)
 8025868:	e9d3 2300 	ldrd	r2, r3, [r3]
 802586c:	f000 fac8 	bl	8025e00 <__aeabi_dsub>
 8025870:	4622      	mov	r2, r4
 8025872:	462b      	mov	r3, r5
 8025874:	f000 fc78 	bl	8026168 <__aeabi_dmul>
 8025878:	a387      	add	r3, pc, #540	; (adr r3, 8025a98 <atan+0x348>)
 802587a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802587e:	f000 fabf 	bl	8025e00 <__aeabi_dsub>
 8025882:	4622      	mov	r2, r4
 8025884:	462b      	mov	r3, r5
 8025886:	f000 fc6f 	bl	8026168 <__aeabi_dmul>
 802588a:	a385      	add	r3, pc, #532	; (adr r3, 8025aa0 <atan+0x350>)
 802588c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025890:	f000 fab6 	bl	8025e00 <__aeabi_dsub>
 8025894:	4622      	mov	r2, r4
 8025896:	462b      	mov	r3, r5
 8025898:	f000 fc66 	bl	8026168 <__aeabi_dmul>
 802589c:	f1bb 3fff 	cmp.w	fp, #4294967295
 80258a0:	4602      	mov	r2, r0
 80258a2:	460b      	mov	r3, r1
 80258a4:	d06f      	beq.n	8025986 <atan+0x236>
 80258a6:	4630      	mov	r0, r6
 80258a8:	4639      	mov	r1, r7
 80258aa:	f000 faab 	bl	8025e04 <__adddf3>
 80258ae:	4643      	mov	r3, r8
 80258b0:	464a      	mov	r2, r9
 80258b2:	f000 fc59 	bl	8026168 <__aeabi_dmul>
 80258b6:	4c7e      	ldr	r4, [pc, #504]	; (8025ab0 <atan+0x360>)
 80258b8:	4a7e      	ldr	r2, [pc, #504]	; (8025ab4 <atan+0x364>)
 80258ba:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 80258be:	445c      	add	r4, fp
 80258c0:	4493      	add	fp, r2
 80258c2:	e9db 2300 	ldrd	r2, r3, [fp]
 80258c6:	f000 fa9b 	bl	8025e00 <__aeabi_dsub>
 80258ca:	4643      	mov	r3, r8
 80258cc:	464a      	mov	r2, r9
 80258ce:	f000 fa97 	bl	8025e00 <__aeabi_dsub>
 80258d2:	4602      	mov	r2, r0
 80258d4:	460b      	mov	r3, r1
 80258d6:	e9d4 0100 	ldrd	r0, r1, [r4]
 80258da:	f000 fa91 	bl	8025e00 <__aeabi_dsub>
 80258de:	f1ba 0f00 	cmp.w	sl, #0
 80258e2:	4681      	mov	r9, r0
 80258e4:	bfb4      	ite	lt
 80258e6:	f101 4800 	addlt.w	r8, r1, #2147483648	; 0x80000000
 80258ea:	4688      	movge	r8, r1
 80258ec:	e755      	b.n	802579a <atan+0x4a>
 80258ee:	2b00      	cmp	r3, #0
 80258f0:	f43f af44 	beq.w	802577c <atan+0x2c>
 80258f4:	4648      	mov	r0, r9
 80258f6:	464a      	mov	r2, r9
 80258f8:	4641      	mov	r1, r8
 80258fa:	4643      	mov	r3, r8
 80258fc:	f000 fa82 	bl	8025e04 <__adddf3>
 8025900:	4681      	mov	r9, r0
 8025902:	4688      	mov	r8, r1
 8025904:	e749      	b.n	802579a <atan+0x4a>
 8025906:	a368      	add	r3, pc, #416	; (adr r3, 8025aa8 <atan+0x358>)
 8025908:	e9d3 2300 	ldrd	r2, r3, [r3]
 802590c:	4648      	mov	r0, r9
 802590e:	4641      	mov	r1, r8
 8025910:	f000 fa78 	bl	8025e04 <__adddf3>
 8025914:	2300      	movs	r3, #0
 8025916:	2200      	movs	r2, #0
 8025918:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 802591c:	f000 feb4 	bl	8026688 <__aeabi_dcmpgt>
 8025920:	2800      	cmp	r0, #0
 8025922:	f47f af3a 	bne.w	802579a <atan+0x4a>
 8025926:	e74a      	b.n	80257be <atan+0x6e>
 8025928:	4648      	mov	r0, r9
 802592a:	f000 f8c5 	bl	8025ab8 <fabs>
 802592e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8025932:	f6c3 72f2 	movt	r2, #16370	; 0x3ff2
 8025936:	4296      	cmp	r6, r2
 8025938:	4604      	mov	r4, r0
 802593a:	460d      	mov	r5, r1
 802593c:	dc36      	bgt.n	80259ac <atan+0x25c>
 802593e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8025942:	f6c3 73e5 	movt	r3, #16357	; 0x3fe5
 8025946:	429e      	cmp	r6, r3
 8025948:	dc64      	bgt.n	8025a14 <atan+0x2c4>
 802594a:	4602      	mov	r2, r0
 802594c:	460b      	mov	r3, r1
 802594e:	f000 fa59 	bl	8025e04 <__adddf3>
 8025952:	2300      	movs	r3, #0
 8025954:	2200      	movs	r2, #0
 8025956:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 802595a:	f000 fa51 	bl	8025e00 <__aeabi_dsub>
 802595e:	2200      	movs	r2, #0
 8025960:	4606      	mov	r6, r0
 8025962:	460f      	mov	r7, r1
 8025964:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8025968:	4620      	mov	r0, r4
 802596a:	4629      	mov	r1, r5
 802596c:	f000 fa4a 	bl	8025e04 <__adddf3>
 8025970:	4602      	mov	r2, r0
 8025972:	460b      	mov	r3, r1
 8025974:	4630      	mov	r0, r6
 8025976:	4639      	mov	r1, r7
 8025978:	f000 fd20 	bl	80263bc <__aeabi_ddiv>
 802597c:	f04f 0b00 	mov.w	fp, #0
 8025980:	4681      	mov	r9, r0
 8025982:	4688      	mov	r8, r1
 8025984:	e71d      	b.n	80257c2 <atan+0x72>
 8025986:	4630      	mov	r0, r6
 8025988:	4639      	mov	r1, r7
 802598a:	f000 fa3b 	bl	8025e04 <__adddf3>
 802598e:	464a      	mov	r2, r9
 8025990:	4643      	mov	r3, r8
 8025992:	f000 fbe9 	bl	8026168 <__aeabi_dmul>
 8025996:	4602      	mov	r2, r0
 8025998:	460b      	mov	r3, r1
 802599a:	4648      	mov	r0, r9
 802599c:	4641      	mov	r1, r8
 802599e:	f000 fa2f 	bl	8025e00 <__aeabi_dsub>
 80259a2:	464c      	mov	r4, r9
 80259a4:	4645      	mov	r5, r8
 80259a6:	4681      	mov	r9, r0
 80259a8:	4688      	mov	r8, r1
 80259aa:	e6f6      	b.n	802579a <atan+0x4a>
 80259ac:	f647 77ff 	movw	r7, #32767	; 0x7fff
 80259b0:	f2c4 0703 	movt	r7, #16387	; 0x4003
 80259b4:	42be      	cmp	r6, r7
 80259b6:	dc20      	bgt.n	80259fa <atan+0x2aa>
 80259b8:	2300      	movs	r3, #0
 80259ba:	2200      	movs	r2, #0
 80259bc:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 80259c0:	f000 fa1e 	bl	8025e00 <__aeabi_dsub>
 80259c4:	2300      	movs	r3, #0
 80259c6:	4606      	mov	r6, r0
 80259c8:	460f      	mov	r7, r1
 80259ca:	2200      	movs	r2, #0
 80259cc:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 80259d0:	4620      	mov	r0, r4
 80259d2:	4629      	mov	r1, r5
 80259d4:	f000 fbc8 	bl	8026168 <__aeabi_dmul>
 80259d8:	2300      	movs	r3, #0
 80259da:	2200      	movs	r2, #0
 80259dc:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80259e0:	f000 fa10 	bl	8025e04 <__adddf3>
 80259e4:	4602      	mov	r2, r0
 80259e6:	460b      	mov	r3, r1
 80259e8:	4630      	mov	r0, r6
 80259ea:	4639      	mov	r1, r7
 80259ec:	f000 fce6 	bl	80263bc <__aeabi_ddiv>
 80259f0:	f04f 0b02 	mov.w	fp, #2
 80259f4:	4681      	mov	r9, r0
 80259f6:	4688      	mov	r8, r1
 80259f8:	e6e3      	b.n	80257c2 <atan+0x72>
 80259fa:	2100      	movs	r1, #0
 80259fc:	2000      	movs	r0, #0
 80259fe:	f6cb 71f0 	movt	r1, #49136	; 0xbff0
 8025a02:	4622      	mov	r2, r4
 8025a04:	462b      	mov	r3, r5
 8025a06:	f000 fcd9 	bl	80263bc <__aeabi_ddiv>
 8025a0a:	f04f 0b03 	mov.w	fp, #3
 8025a0e:	4681      	mov	r9, r0
 8025a10:	4688      	mov	r8, r1
 8025a12:	e6d6      	b.n	80257c2 <atan+0x72>
 8025a14:	2300      	movs	r3, #0
 8025a16:	2200      	movs	r2, #0
 8025a18:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8025a1c:	f000 f9f0 	bl	8025e00 <__aeabi_dsub>
 8025a20:	2300      	movs	r3, #0
 8025a22:	4606      	mov	r6, r0
 8025a24:	460f      	mov	r7, r1
 8025a26:	2200      	movs	r2, #0
 8025a28:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8025a2c:	4620      	mov	r0, r4
 8025a2e:	4629      	mov	r1, r5
 8025a30:	f000 f9e8 	bl	8025e04 <__adddf3>
 8025a34:	4602      	mov	r2, r0
 8025a36:	460b      	mov	r3, r1
 8025a38:	4630      	mov	r0, r6
 8025a3a:	4639      	mov	r1, r7
 8025a3c:	f000 fcbe 	bl	80263bc <__aeabi_ddiv>
 8025a40:	f04f 0b01 	mov.w	fp, #1
 8025a44:	4681      	mov	r9, r0
 8025a46:	4688      	mov	r8, r1
 8025a48:	e6bb      	b.n	80257c2 <atan+0x72>
 8025a4a:	bf00      	nop
 8025a4c:	f3af 8000 	nop.w
 8025a50:	e322da11 	.word	0xe322da11
 8025a54:	3f90ad3a 	.word	0x3f90ad3a
 8025a58:	24760deb 	.word	0x24760deb
 8025a5c:	3fa97b4b 	.word	0x3fa97b4b
 8025a60:	a0d03d51 	.word	0xa0d03d51
 8025a64:	3fb10d66 	.word	0x3fb10d66
 8025a68:	c54c206e 	.word	0xc54c206e
 8025a6c:	3fb745cd 	.word	0x3fb745cd
 8025a70:	920083ff 	.word	0x920083ff
 8025a74:	3fc24924 	.word	0x3fc24924
 8025a78:	5555550d 	.word	0x5555550d
 8025a7c:	3fd55555 	.word	0x3fd55555
 8025a80:	2c6a6c2f 	.word	0x2c6a6c2f
 8025a84:	bfa2b444 	.word	0xbfa2b444
 8025a88:	52defd9a 	.word	0x52defd9a
 8025a8c:	3fadde2d 	.word	0x3fadde2d
 8025a90:	af749a6d 	.word	0xaf749a6d
 8025a94:	3fb3b0f2 	.word	0x3fb3b0f2
 8025a98:	fe231671 	.word	0xfe231671
 8025a9c:	3fbc71c6 	.word	0x3fbc71c6
 8025aa0:	9998ebc4 	.word	0x9998ebc4
 8025aa4:	3fc99999 	.word	0x3fc99999
 8025aa8:	8800759c 	.word	0x8800759c
 8025aac:	7e37e43c 	.word	0x7e37e43c
 8025ab0:	0802d590 	.word	0x0802d590
 8025ab4:	0802d570 	.word	0x0802d570

08025ab8 <fabs>:
 8025ab8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8025abc:	4770      	bx	lr
 8025abe:	bf00      	nop

08025ac0 <finite>:
 8025ac0:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8025ac4:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 8025ac8:	0fc0      	lsrs	r0, r0, #31
 8025aca:	4770      	bx	lr

08025acc <__fpclassifyd>:
 8025acc:	460b      	mov	r3, r1
 8025ace:	b161      	cbz	r1, 8025aea <__fpclassifyd+0x1e>
 8025ad0:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8025ad4:	d009      	beq.n	8025aea <__fpclassifyd+0x1e>
 8025ad6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8025ada:	f5a3 1180 	sub.w	r1, r3, #1048576	; 0x100000
 8025ade:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 8025ae2:	4291      	cmp	r1, r2
 8025ae4:	d805      	bhi.n	8025af2 <__fpclassifyd+0x26>
 8025ae6:	2004      	movs	r0, #4
 8025ae8:	4770      	bx	lr
 8025aea:	2800      	cmp	r0, #0
 8025aec:	d1f3      	bne.n	8025ad6 <__fpclassifyd+0xa>
 8025aee:	2002      	movs	r0, #2
 8025af0:	4770      	bx	lr
 8025af2:	f103 41ff 	add.w	r1, r3, #2139095040	; 0x7f800000
 8025af6:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
 8025afa:	4291      	cmp	r1, r2
 8025afc:	d9f3      	bls.n	8025ae6 <__fpclassifyd+0x1a>
 8025afe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8025b02:	f2c0 020f 	movt	r2, #15
 8025b06:	4293      	cmp	r3, r2
 8025b08:	d801      	bhi.n	8025b0e <__fpclassifyd+0x42>
 8025b0a:	2003      	movs	r0, #3
 8025b0c:	4770      	bx	lr
 8025b0e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8025b12:	4291      	cmp	r1, r2
 8025b14:	d9f9      	bls.n	8025b0a <__fpclassifyd+0x3e>
 8025b16:	2200      	movs	r2, #0
 8025b18:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 8025b1c:	4293      	cmp	r3, r2
 8025b1e:	d004      	beq.n	8025b2a <__fpclassifyd+0x5e>
 8025b20:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 8025b24:	d001      	beq.n	8025b2a <__fpclassifyd+0x5e>
 8025b26:	2000      	movs	r0, #0
 8025b28:	4770      	bx	lr
 8025b2a:	f1d0 0001 	rsbs	r0, r0, #1
 8025b2e:	bf38      	it	cc
 8025b30:	2000      	movcc	r0, #0
 8025b32:	4770      	bx	lr

08025b34 <matherr>:
 8025b34:	2000      	movs	r0, #0
 8025b36:	4770      	bx	lr

08025b38 <nan>:
 8025b38:	2100      	movs	r1, #0
 8025b3a:	2000      	movs	r0, #0
 8025b3c:	f6c7 71f8 	movt	r1, #32760	; 0x7ff8
 8025b40:	4770      	bx	lr
 8025b42:	bf00      	nop

08025b44 <rint>:
 8025b44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8025b48:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 8025b4c:	f2ac 36ff 	subw	r6, ip, #1023	; 0x3ff
 8025b50:	2e13      	cmp	r6, #19
 8025b52:	b083      	sub	sp, #12
 8025b54:	4602      	mov	r2, r0
 8025b56:	460b      	mov	r3, r1
 8025b58:	4604      	mov	r4, r0
 8025b5a:	460d      	mov	r5, r1
 8025b5c:	460f      	mov	r7, r1
 8025b5e:	ea4f 78d1 	mov.w	r8, r1, lsr #31
 8025b62:	dc38      	bgt.n	8025bd6 <rint+0x92>
 8025b64:	2e00      	cmp	r6, #0
 8025b66:	db53      	blt.n	8025c10 <rint+0xcc>
 8025b68:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8025b6c:	f2c0 010f 	movt	r1, #15
 8025b70:	fa41 f106 	asr.w	r1, r1, r6
 8025b74:	ea01 0003 	and.w	r0, r1, r3
 8025b78:	4310      	orrs	r0, r2
 8025b7a:	d027      	beq.n	8025bcc <rint+0x88>
 8025b7c:	084f      	lsrs	r7, r1, #1
 8025b7e:	ea07 0203 	and.w	r2, r7, r3
 8025b82:	4314      	orrs	r4, r2
 8025b84:	d00b      	beq.n	8025b9e <rint+0x5a>
 8025b86:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8025b8a:	ea25 0507 	bic.w	r5, r5, r7
 8025b8e:	fa43 f306 	asr.w	r3, r3, r6
 8025b92:	2e13      	cmp	r6, #19
 8025b94:	bf0c      	ite	eq
 8025b96:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8025b9a:	2400      	movne	r4, #0
 8025b9c:	431d      	orrs	r5, r3
 8025b9e:	4e32      	ldr	r6, [pc, #200]	; (8025c68 <rint+0x124>)
 8025ba0:	eb06 08c8 	add.w	r8, r6, r8, lsl #3
 8025ba4:	e9d8 8900 	ldrd	r8, r9, [r8]
 8025ba8:	4622      	mov	r2, r4
 8025baa:	462b      	mov	r3, r5
 8025bac:	4640      	mov	r0, r8
 8025bae:	4649      	mov	r1, r9
 8025bb0:	f000 f928 	bl	8025e04 <__adddf3>
 8025bb4:	e9cd 0100 	strd	r0, r1, [sp]
 8025bb8:	4642      	mov	r2, r8
 8025bba:	464b      	mov	r3, r9
 8025bbc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8025bc0:	f000 f91e 	bl	8025e00 <__aeabi_dsub>
 8025bc4:	462f      	mov	r7, r5
 8025bc6:	4626      	mov	r6, r4
 8025bc8:	4602      	mov	r2, r0
 8025bca:	460b      	mov	r3, r1
 8025bcc:	4610      	mov	r0, r2
 8025bce:	4619      	mov	r1, r3
 8025bd0:	b003      	add	sp, #12
 8025bd2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8025bd6:	2e33      	cmp	r6, #51	; 0x33
 8025bd8:	dd07      	ble.n	8025bea <rint+0xa6>
 8025bda:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8025bde:	d1f5      	bne.n	8025bcc <rint+0x88>
 8025be0:	f000 f910 	bl	8025e04 <__adddf3>
 8025be4:	4602      	mov	r2, r0
 8025be6:	460b      	mov	r3, r1
 8025be8:	e7f0      	b.n	8025bcc <rint+0x88>
 8025bea:	f2ac 4013 	subw	r0, ip, #1043	; 0x413
 8025bee:	f04f 31ff 	mov.w	r1, #4294967295
 8025bf2:	fa21 f100 	lsr.w	r1, r1, r0
 8025bf6:	4211      	tst	r1, r2
 8025bf8:	d0e8      	beq.n	8025bcc <rint+0x88>
 8025bfa:	084a      	lsrs	r2, r1, #1
 8025bfc:	4222      	tst	r2, r4
 8025bfe:	d0ce      	beq.n	8025b9e <rint+0x5a>
 8025c00:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8025c04:	ea24 0402 	bic.w	r4, r4, r2
 8025c08:	fa43 f600 	asr.w	r6, r3, r0
 8025c0c:	4334      	orrs	r4, r6
 8025c0e:	e7c6      	b.n	8025b9e <rint+0x5a>
 8025c10:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8025c14:	4301      	orrs	r1, r0
 8025c16:	d0d9      	beq.n	8025bcc <rint+0x88>
 8025c18:	f023 457f 	bic.w	r5, r3, #4278190080	; 0xff000000
 8025c1c:	f425 0070 	bic.w	r0, r5, #15728640	; 0xf00000
 8025c20:	4d11      	ldr	r5, [pc, #68]	; (8025c68 <rint+0x124>)
 8025c22:	ea40 0402 	orr.w	r4, r0, r2
 8025c26:	4263      	negs	r3, r4
 8025c28:	eb05 00c8 	add.w	r0, r5, r8, lsl #3
 8025c2c:	ea43 0104 	orr.w	r1, r3, r4
 8025c30:	e9d0 4500 	ldrd	r4, r5, [r0]
 8025c34:	0b0b      	lsrs	r3, r1, #12
 8025c36:	f403 2100 	and.w	r1, r3, #524288	; 0x80000
 8025c3a:	0c7f      	lsrs	r7, r7, #17
 8025c3c:	ea41 4347 	orr.w	r3, r1, r7, lsl #17
 8025c40:	4620      	mov	r0, r4
 8025c42:	4629      	mov	r1, r5
 8025c44:	f000 f8de 	bl	8025e04 <__adddf3>
 8025c48:	e9cd 0100 	strd	r0, r1, [sp]
 8025c4c:	4622      	mov	r2, r4
 8025c4e:	462b      	mov	r3, r5
 8025c50:	e9dd 0100 	ldrd	r0, r1, [sp]
 8025c54:	f000 f8d4 	bl	8025e00 <__aeabi_dsub>
 8025c58:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8025c5c:	4604      	mov	r4, r0
 8025c5e:	460d      	mov	r5, r1
 8025c60:	4602      	mov	r2, r0
 8025c62:	ea43 73c8 	orr.w	r3, r3, r8, lsl #31
 8025c66:	e7b1      	b.n	8025bcc <rint+0x88>
 8025c68:	0802d5b0 	.word	0x0802d5b0
 8025c6c:	00000000 	.word	0x00000000

08025c70 <scalbn>:
 8025c70:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8025c74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8025c78:	4604      	mov	r4, r0
 8025c7a:	460d      	mov	r5, r1
 8025c7c:	4606      	mov	r6, r0
 8025c7e:	460f      	mov	r7, r1
 8025c80:	4690      	mov	r8, r2
 8025c82:	bb7b      	cbnz	r3, 8025ce4 <scalbn+0x74>
 8025c84:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8025c88:	ea53 0c00 	orrs.w	ip, r3, r0
 8025c8c:	d026      	beq.n	8025cdc <scalbn+0x6c>
 8025c8e:	2300      	movs	r3, #0
 8025c90:	2200      	movs	r2, #0
 8025c92:	f2c4 3350 	movt	r3, #17232	; 0x4350
 8025c96:	f000 fa67 	bl	8026168 <__aeabi_dmul>
 8025c9a:	f643 42b0 	movw	r2, #15536	; 0x3cb0
 8025c9e:	f6cf 72ff 	movt	r2, #65535	; 0xffff
 8025ca2:	4590      	cmp	r8, r2
 8025ca4:	4604      	mov	r4, r0
 8025ca6:	460d      	mov	r5, r1
 8025ca8:	4606      	mov	r6, r0
 8025caa:	460f      	mov	r7, r1
 8025cac:	db3b      	blt.n	8025d26 <scalbn+0xb6>
 8025cae:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8025cb2:	3b36      	subs	r3, #54	; 0x36
 8025cb4:	eb03 0008 	add.w	r0, r3, r8
 8025cb8:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8025cbc:	4290      	cmp	r0, r2
 8025cbe:	dd1b      	ble.n	8025cf8 <scalbn+0x88>
 8025cc0:	4622      	mov	r2, r4
 8025cc2:	462b      	mov	r3, r5
 8025cc4:	a128      	add	r1, pc, #160	; (adr r1, 8025d68 <scalbn+0xf8>)
 8025cc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8025cca:	f000 f889 	bl	8025de0 <copysign>
 8025cce:	a326      	add	r3, pc, #152	; (adr r3, 8025d68 <scalbn+0xf8>)
 8025cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025cd4:	f000 fa48 	bl	8026168 <__aeabi_dmul>
 8025cd8:	4604      	mov	r4, r0
 8025cda:	460d      	mov	r5, r1
 8025cdc:	4620      	mov	r0, r4
 8025cde:	4629      	mov	r1, r5
 8025ce0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8025ce4:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8025ce8:	4293      	cmp	r3, r2
 8025cea:	d024      	beq.n	8025d36 <scalbn+0xc6>
 8025cec:	eb03 0008 	add.w	r0, r3, r8
 8025cf0:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8025cf4:	4290      	cmp	r0, r2
 8025cf6:	dce3      	bgt.n	8025cc0 <scalbn+0x50>
 8025cf8:	2800      	cmp	r0, #0
 8025cfa:	dd06      	ble.n	8025d0a <scalbn+0x9a>
 8025cfc:	f021 42ff 	bic.w	r2, r1, #2139095040	; 0x7f800000
 8025d00:	f422 05e0 	bic.w	r5, r2, #7340032	; 0x700000
 8025d04:	ea45 5500 	orr.w	r5, r5, r0, lsl #20
 8025d08:	e7e8      	b.n	8025cdc <scalbn+0x6c>
 8025d0a:	f110 0f35 	cmn.w	r0, #53	; 0x35
 8025d0e:	da19      	bge.n	8025d44 <scalbn+0xd4>
 8025d10:	f24c 3050 	movw	r0, #50000	; 0xc350
 8025d14:	4580      	cmp	r8, r0
 8025d16:	4622      	mov	r2, r4
 8025d18:	462b      	mov	r3, r5
 8025d1a:	dcd3      	bgt.n	8025cc4 <scalbn+0x54>
 8025d1c:	a114      	add	r1, pc, #80	; (adr r1, 8025d70 <scalbn+0x100>)
 8025d1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8025d22:	f000 f85d 	bl	8025de0 <copysign>
 8025d26:	a312      	add	r3, pc, #72	; (adr r3, 8025d70 <scalbn+0x100>)
 8025d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025d2c:	f000 fa1c 	bl	8026168 <__aeabi_dmul>
 8025d30:	4604      	mov	r4, r0
 8025d32:	460d      	mov	r5, r1
 8025d34:	e7d2      	b.n	8025cdc <scalbn+0x6c>
 8025d36:	4602      	mov	r2, r0
 8025d38:	460b      	mov	r3, r1
 8025d3a:	f000 f863 	bl	8025e04 <__adddf3>
 8025d3e:	4604      	mov	r4, r0
 8025d40:	460d      	mov	r5, r1
 8025d42:	e7cb      	b.n	8025cdc <scalbn+0x6c>
 8025d44:	f021 45ff 	bic.w	r5, r1, #2139095040	; 0x7f800000
 8025d48:	f425 01e0 	bic.w	r1, r5, #7340032	; 0x700000
 8025d4c:	3036      	adds	r0, #54	; 0x36
 8025d4e:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8025d52:	4619      	mov	r1, r3
 8025d54:	2300      	movs	r3, #0
 8025d56:	4620      	mov	r0, r4
 8025d58:	2200      	movs	r2, #0
 8025d5a:	f6c3 4390 	movt	r3, #15504	; 0x3c90
 8025d5e:	f000 fa03 	bl	8026168 <__aeabi_dmul>
 8025d62:	4604      	mov	r4, r0
 8025d64:	460d      	mov	r5, r1
 8025d66:	e7b9      	b.n	8025cdc <scalbn+0x6c>
 8025d68:	8800759c 	.word	0x8800759c
 8025d6c:	7e37e43c 	.word	0x7e37e43c
 8025d70:	c2f8f359 	.word	0xc2f8f359
 8025d74:	01a56e1f 	.word	0x01a56e1f

08025d78 <finitef>:
 8025d78:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8025d7c:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8025d80:	bfac      	ite	ge
 8025d82:	2000      	movge	r0, #0
 8025d84:	2001      	movlt	r0, #1
 8025d86:	4770      	bx	lr

08025d88 <__fpclassifyf>:
 8025d88:	b908      	cbnz	r0, 8025d8e <__fpclassifyf+0x6>
 8025d8a:	2002      	movs	r0, #2
 8025d8c:	4770      	bx	lr
 8025d8e:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 8025d92:	d0fa      	beq.n	8025d8a <__fpclassifyf+0x2>
 8025d94:	f5a0 0200 	sub.w	r2, r0, #8388608	; 0x800000
 8025d98:	f06f 4301 	mvn.w	r3, #2164260864	; 0x81000000
 8025d9c:	429a      	cmp	r2, r3
 8025d9e:	d801      	bhi.n	8025da4 <__fpclassifyf+0x1c>
 8025da0:	2004      	movs	r0, #4
 8025da2:	4770      	bx	lr
 8025da4:	f100 41ff 	add.w	r1, r0, #2139095040	; 0x7f800000
 8025da8:	4299      	cmp	r1, r3
 8025daa:	d9f9      	bls.n	8025da0 <__fpclassifyf+0x18>
 8025dac:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8025db0:	1e42      	subs	r2, r0, #1
 8025db2:	f2c0 037f 	movt	r3, #127	; 0x7f
 8025db6:	429a      	cmp	r2, r3
 8025db8:	d801      	bhi.n	8025dbe <__fpclassifyf+0x36>
 8025dba:	2003      	movs	r0, #3
 8025dbc:	4770      	bx	lr
 8025dbe:	f100 4100 	add.w	r1, r0, #2147483648	; 0x80000000
 8025dc2:	1e4a      	subs	r2, r1, #1
 8025dc4:	429a      	cmp	r2, r3
 8025dc6:	d9f8      	bls.n	8025dba <__fpclassifyf+0x32>
 8025dc8:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8025dcc:	d005      	beq.n	8025dda <__fpclassifyf+0x52>
 8025dce:	f510 0f00 	cmn.w	r0, #8388608	; 0x800000
 8025dd2:	bf14      	ite	ne
 8025dd4:	2000      	movne	r0, #0
 8025dd6:	2001      	moveq	r0, #1
 8025dd8:	4770      	bx	lr
 8025dda:	2001      	movs	r0, #1
 8025ddc:	4770      	bx	lr
 8025dde:	bf00      	nop

08025de0 <copysign>:
 8025de0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8025de4:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8025de8:	b430      	push	{r4, r5}
 8025dea:	460d      	mov	r5, r1
 8025dec:	4604      	mov	r4, r0
 8025dee:	ea43 0102 	orr.w	r1, r3, r2
 8025df2:	bc30      	pop	{r4, r5}
 8025df4:	4770      	bx	lr
 8025df6:	bf00      	nop

08025df8 <__aeabi_drsub>:
 8025df8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8025dfc:	e002      	b.n	8025e04 <__adddf3>
 8025dfe:	bf00      	nop

08025e00 <__aeabi_dsub>:
 8025e00:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08025e04 <__adddf3>:
 8025e04:	b530      	push	{r4, r5, lr}
 8025e06:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8025e0a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8025e0e:	ea94 0f05 	teq	r4, r5
 8025e12:	bf08      	it	eq
 8025e14:	ea90 0f02 	teqeq	r0, r2
 8025e18:	bf1f      	itttt	ne
 8025e1a:	ea54 0c00 	orrsne.w	ip, r4, r0
 8025e1e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8025e22:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8025e26:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8025e2a:	f000 80e2 	beq.w	8025ff2 <__adddf3+0x1ee>
 8025e2e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8025e32:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8025e36:	bfb8      	it	lt
 8025e38:	426d      	neglt	r5, r5
 8025e3a:	dd0c      	ble.n	8025e56 <__adddf3+0x52>
 8025e3c:	442c      	add	r4, r5
 8025e3e:	ea80 0202 	eor.w	r2, r0, r2
 8025e42:	ea81 0303 	eor.w	r3, r1, r3
 8025e46:	ea82 0000 	eor.w	r0, r2, r0
 8025e4a:	ea83 0101 	eor.w	r1, r3, r1
 8025e4e:	ea80 0202 	eor.w	r2, r0, r2
 8025e52:	ea81 0303 	eor.w	r3, r1, r3
 8025e56:	2d36      	cmp	r5, #54	; 0x36
 8025e58:	bf88      	it	hi
 8025e5a:	bd30      	pophi	{r4, r5, pc}
 8025e5c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8025e60:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8025e64:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8025e68:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8025e6c:	d002      	beq.n	8025e74 <__adddf3+0x70>
 8025e6e:	4240      	negs	r0, r0
 8025e70:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8025e74:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8025e78:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8025e7c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8025e80:	d002      	beq.n	8025e88 <__adddf3+0x84>
 8025e82:	4252      	negs	r2, r2
 8025e84:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8025e88:	ea94 0f05 	teq	r4, r5
 8025e8c:	f000 80a7 	beq.w	8025fde <__adddf3+0x1da>
 8025e90:	f1a4 0401 	sub.w	r4, r4, #1
 8025e94:	f1d5 0e20 	rsbs	lr, r5, #32
 8025e98:	db0d      	blt.n	8025eb6 <__adddf3+0xb2>
 8025e9a:	fa02 fc0e 	lsl.w	ip, r2, lr
 8025e9e:	fa22 f205 	lsr.w	r2, r2, r5
 8025ea2:	1880      	adds	r0, r0, r2
 8025ea4:	f141 0100 	adc.w	r1, r1, #0
 8025ea8:	fa03 f20e 	lsl.w	r2, r3, lr
 8025eac:	1880      	adds	r0, r0, r2
 8025eae:	fa43 f305 	asr.w	r3, r3, r5
 8025eb2:	4159      	adcs	r1, r3
 8025eb4:	e00e      	b.n	8025ed4 <__adddf3+0xd0>
 8025eb6:	f1a5 0520 	sub.w	r5, r5, #32
 8025eba:	f10e 0e20 	add.w	lr, lr, #32
 8025ebe:	2a01      	cmp	r2, #1
 8025ec0:	fa03 fc0e 	lsl.w	ip, r3, lr
 8025ec4:	bf28      	it	cs
 8025ec6:	f04c 0c02 	orrcs.w	ip, ip, #2
 8025eca:	fa43 f305 	asr.w	r3, r3, r5
 8025ece:	18c0      	adds	r0, r0, r3
 8025ed0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8025ed4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8025ed8:	d507      	bpl.n	8025eea <__adddf3+0xe6>
 8025eda:	f04f 0e00 	mov.w	lr, #0
 8025ede:	f1dc 0c00 	rsbs	ip, ip, #0
 8025ee2:	eb7e 0000 	sbcs.w	r0, lr, r0
 8025ee6:	eb6e 0101 	sbc.w	r1, lr, r1
 8025eea:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8025eee:	d31b      	bcc.n	8025f28 <__adddf3+0x124>
 8025ef0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8025ef4:	d30c      	bcc.n	8025f10 <__adddf3+0x10c>
 8025ef6:	0849      	lsrs	r1, r1, #1
 8025ef8:	ea5f 0030 	movs.w	r0, r0, rrx
 8025efc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8025f00:	f104 0401 	add.w	r4, r4, #1
 8025f04:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8025f08:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8025f0c:	f080 809a 	bcs.w	8026044 <__adddf3+0x240>
 8025f10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8025f14:	bf08      	it	eq
 8025f16:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8025f1a:	f150 0000 	adcs.w	r0, r0, #0
 8025f1e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8025f22:	ea41 0105 	orr.w	r1, r1, r5
 8025f26:	bd30      	pop	{r4, r5, pc}
 8025f28:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8025f2c:	4140      	adcs	r0, r0
 8025f2e:	eb41 0101 	adc.w	r1, r1, r1
 8025f32:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8025f36:	f1a4 0401 	sub.w	r4, r4, #1
 8025f3a:	d1e9      	bne.n	8025f10 <__adddf3+0x10c>
 8025f3c:	f091 0f00 	teq	r1, #0
 8025f40:	bf04      	itt	eq
 8025f42:	4601      	moveq	r1, r0
 8025f44:	2000      	moveq	r0, #0
 8025f46:	fab1 f381 	clz	r3, r1
 8025f4a:	bf08      	it	eq
 8025f4c:	3320      	addeq	r3, #32
 8025f4e:	f1a3 030b 	sub.w	r3, r3, #11
 8025f52:	f1b3 0220 	subs.w	r2, r3, #32
 8025f56:	da0c      	bge.n	8025f72 <__adddf3+0x16e>
 8025f58:	320c      	adds	r2, #12
 8025f5a:	dd08      	ble.n	8025f6e <__adddf3+0x16a>
 8025f5c:	f102 0c14 	add.w	ip, r2, #20
 8025f60:	f1c2 020c 	rsb	r2, r2, #12
 8025f64:	fa01 f00c 	lsl.w	r0, r1, ip
 8025f68:	fa21 f102 	lsr.w	r1, r1, r2
 8025f6c:	e00c      	b.n	8025f88 <__adddf3+0x184>
 8025f6e:	f102 0214 	add.w	r2, r2, #20
 8025f72:	bfd8      	it	le
 8025f74:	f1c2 0c20 	rsble	ip, r2, #32
 8025f78:	fa01 f102 	lsl.w	r1, r1, r2
 8025f7c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8025f80:	bfdc      	itt	le
 8025f82:	ea41 010c 	orrle.w	r1, r1, ip
 8025f86:	4090      	lslle	r0, r2
 8025f88:	1ae4      	subs	r4, r4, r3
 8025f8a:	bfa2      	ittt	ge
 8025f8c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8025f90:	4329      	orrge	r1, r5
 8025f92:	bd30      	popge	{r4, r5, pc}
 8025f94:	ea6f 0404 	mvn.w	r4, r4
 8025f98:	3c1f      	subs	r4, #31
 8025f9a:	da1c      	bge.n	8025fd6 <__adddf3+0x1d2>
 8025f9c:	340c      	adds	r4, #12
 8025f9e:	dc0e      	bgt.n	8025fbe <__adddf3+0x1ba>
 8025fa0:	f104 0414 	add.w	r4, r4, #20
 8025fa4:	f1c4 0220 	rsb	r2, r4, #32
 8025fa8:	fa20 f004 	lsr.w	r0, r0, r4
 8025fac:	fa01 f302 	lsl.w	r3, r1, r2
 8025fb0:	ea40 0003 	orr.w	r0, r0, r3
 8025fb4:	fa21 f304 	lsr.w	r3, r1, r4
 8025fb8:	ea45 0103 	orr.w	r1, r5, r3
 8025fbc:	bd30      	pop	{r4, r5, pc}
 8025fbe:	f1c4 040c 	rsb	r4, r4, #12
 8025fc2:	f1c4 0220 	rsb	r2, r4, #32
 8025fc6:	fa20 f002 	lsr.w	r0, r0, r2
 8025fca:	fa01 f304 	lsl.w	r3, r1, r4
 8025fce:	ea40 0003 	orr.w	r0, r0, r3
 8025fd2:	4629      	mov	r1, r5
 8025fd4:	bd30      	pop	{r4, r5, pc}
 8025fd6:	fa21 f004 	lsr.w	r0, r1, r4
 8025fda:	4629      	mov	r1, r5
 8025fdc:	bd30      	pop	{r4, r5, pc}
 8025fde:	f094 0f00 	teq	r4, #0
 8025fe2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8025fe6:	bf06      	itte	eq
 8025fe8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8025fec:	3401      	addeq	r4, #1
 8025fee:	3d01      	subne	r5, #1
 8025ff0:	e74e      	b.n	8025e90 <__adddf3+0x8c>
 8025ff2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8025ff6:	bf18      	it	ne
 8025ff8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8025ffc:	d029      	beq.n	8026052 <__adddf3+0x24e>
 8025ffe:	ea94 0f05 	teq	r4, r5
 8026002:	bf08      	it	eq
 8026004:	ea90 0f02 	teqeq	r0, r2
 8026008:	d005      	beq.n	8026016 <__adddf3+0x212>
 802600a:	ea54 0c00 	orrs.w	ip, r4, r0
 802600e:	bf04      	itt	eq
 8026010:	4619      	moveq	r1, r3
 8026012:	4610      	moveq	r0, r2
 8026014:	bd30      	pop	{r4, r5, pc}
 8026016:	ea91 0f03 	teq	r1, r3
 802601a:	bf1e      	ittt	ne
 802601c:	2100      	movne	r1, #0
 802601e:	2000      	movne	r0, #0
 8026020:	bd30      	popne	{r4, r5, pc}
 8026022:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8026026:	d105      	bne.n	8026034 <__adddf3+0x230>
 8026028:	0040      	lsls	r0, r0, #1
 802602a:	4149      	adcs	r1, r1
 802602c:	bf28      	it	cs
 802602e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8026032:	bd30      	pop	{r4, r5, pc}
 8026034:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8026038:	bf3c      	itt	cc
 802603a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 802603e:	bd30      	popcc	{r4, r5, pc}
 8026040:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8026044:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8026048:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 802604c:	f04f 0000 	mov.w	r0, #0
 8026050:	bd30      	pop	{r4, r5, pc}
 8026052:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8026056:	bf1a      	itte	ne
 8026058:	4619      	movne	r1, r3
 802605a:	4610      	movne	r0, r2
 802605c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8026060:	bf1c      	itt	ne
 8026062:	460b      	movne	r3, r1
 8026064:	4602      	movne	r2, r0
 8026066:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 802606a:	bf06      	itte	eq
 802606c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8026070:	ea91 0f03 	teqeq	r1, r3
 8026074:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8026078:	bd30      	pop	{r4, r5, pc}
 802607a:	bf00      	nop

0802607c <__aeabi_ui2d>:
 802607c:	f090 0f00 	teq	r0, #0
 8026080:	bf04      	itt	eq
 8026082:	2100      	moveq	r1, #0
 8026084:	4770      	bxeq	lr
 8026086:	b530      	push	{r4, r5, lr}
 8026088:	f44f 6480 	mov.w	r4, #1024	; 0x400
 802608c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8026090:	f04f 0500 	mov.w	r5, #0
 8026094:	f04f 0100 	mov.w	r1, #0
 8026098:	e750      	b.n	8025f3c <__adddf3+0x138>
 802609a:	bf00      	nop

0802609c <__aeabi_i2d>:
 802609c:	f090 0f00 	teq	r0, #0
 80260a0:	bf04      	itt	eq
 80260a2:	2100      	moveq	r1, #0
 80260a4:	4770      	bxeq	lr
 80260a6:	b530      	push	{r4, r5, lr}
 80260a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80260ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80260b0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80260b4:	bf48      	it	mi
 80260b6:	4240      	negmi	r0, r0
 80260b8:	f04f 0100 	mov.w	r1, #0
 80260bc:	e73e      	b.n	8025f3c <__adddf3+0x138>
 80260be:	bf00      	nop

080260c0 <__aeabi_f2d>:
 80260c0:	0042      	lsls	r2, r0, #1
 80260c2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80260c6:	ea4f 0131 	mov.w	r1, r1, rrx
 80260ca:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80260ce:	bf1f      	itttt	ne
 80260d0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80260d4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80260d8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80260dc:	4770      	bxne	lr
 80260de:	f092 0f00 	teq	r2, #0
 80260e2:	bf14      	ite	ne
 80260e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80260e8:	4770      	bxeq	lr
 80260ea:	b530      	push	{r4, r5, lr}
 80260ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80260f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80260f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80260f8:	e720      	b.n	8025f3c <__adddf3+0x138>
 80260fa:	bf00      	nop

080260fc <__aeabi_ul2d>:
 80260fc:	ea50 0201 	orrs.w	r2, r0, r1
 8026100:	bf08      	it	eq
 8026102:	4770      	bxeq	lr
 8026104:	b530      	push	{r4, r5, lr}
 8026106:	f04f 0500 	mov.w	r5, #0
 802610a:	e00a      	b.n	8026122 <__aeabi_l2d+0x16>

0802610c <__aeabi_l2d>:
 802610c:	ea50 0201 	orrs.w	r2, r0, r1
 8026110:	bf08      	it	eq
 8026112:	4770      	bxeq	lr
 8026114:	b530      	push	{r4, r5, lr}
 8026116:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 802611a:	d502      	bpl.n	8026122 <__aeabi_l2d+0x16>
 802611c:	4240      	negs	r0, r0
 802611e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8026122:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8026126:	f104 0432 	add.w	r4, r4, #50	; 0x32
 802612a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 802612e:	f43f aedc 	beq.w	8025eea <__adddf3+0xe6>
 8026132:	f04f 0203 	mov.w	r2, #3
 8026136:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 802613a:	bf18      	it	ne
 802613c:	3203      	addne	r2, #3
 802613e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8026142:	bf18      	it	ne
 8026144:	3203      	addne	r2, #3
 8026146:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 802614a:	f1c2 0320 	rsb	r3, r2, #32
 802614e:	fa00 fc03 	lsl.w	ip, r0, r3
 8026152:	fa20 f002 	lsr.w	r0, r0, r2
 8026156:	fa01 fe03 	lsl.w	lr, r1, r3
 802615a:	ea40 000e 	orr.w	r0, r0, lr
 802615e:	fa21 f102 	lsr.w	r1, r1, r2
 8026162:	4414      	add	r4, r2
 8026164:	e6c1      	b.n	8025eea <__adddf3+0xe6>
 8026166:	bf00      	nop

08026168 <__aeabi_dmul>:
 8026168:	b570      	push	{r4, r5, r6, lr}
 802616a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 802616e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8026172:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8026176:	bf1d      	ittte	ne
 8026178:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 802617c:	ea94 0f0c 	teqne	r4, ip
 8026180:	ea95 0f0c 	teqne	r5, ip
 8026184:	f000 f8de 	bleq	8026344 <__aeabi_dmul+0x1dc>
 8026188:	442c      	add	r4, r5
 802618a:	ea81 0603 	eor.w	r6, r1, r3
 802618e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8026192:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8026196:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 802619a:	bf18      	it	ne
 802619c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80261a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80261a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80261a8:	d038      	beq.n	802621c <__aeabi_dmul+0xb4>
 80261aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80261ae:	f04f 0500 	mov.w	r5, #0
 80261b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80261b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80261ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80261be:	f04f 0600 	mov.w	r6, #0
 80261c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80261c6:	f09c 0f00 	teq	ip, #0
 80261ca:	bf18      	it	ne
 80261cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80261d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80261d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80261d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80261dc:	d204      	bcs.n	80261e8 <__aeabi_dmul+0x80>
 80261de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80261e2:	416d      	adcs	r5, r5
 80261e4:	eb46 0606 	adc.w	r6, r6, r6
 80261e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80261ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80261f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80261f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80261f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80261fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8026200:	bf88      	it	hi
 8026202:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8026206:	d81e      	bhi.n	8026246 <__aeabi_dmul+0xde>
 8026208:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 802620c:	bf08      	it	eq
 802620e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8026212:	f150 0000 	adcs.w	r0, r0, #0
 8026216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 802621a:	bd70      	pop	{r4, r5, r6, pc}
 802621c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8026220:	ea46 0101 	orr.w	r1, r6, r1
 8026224:	ea40 0002 	orr.w	r0, r0, r2
 8026228:	ea81 0103 	eor.w	r1, r1, r3
 802622c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8026230:	bfc2      	ittt	gt
 8026232:	ebd4 050c 	rsbsgt	r5, r4, ip
 8026236:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 802623a:	bd70      	popgt	{r4, r5, r6, pc}
 802623c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8026240:	f04f 0e00 	mov.w	lr, #0
 8026244:	3c01      	subs	r4, #1
 8026246:	f300 80ab 	bgt.w	80263a0 <__aeabi_dmul+0x238>
 802624a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 802624e:	bfde      	ittt	le
 8026250:	2000      	movle	r0, #0
 8026252:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8026256:	bd70      	pople	{r4, r5, r6, pc}
 8026258:	f1c4 0400 	rsb	r4, r4, #0
 802625c:	3c20      	subs	r4, #32
 802625e:	da35      	bge.n	80262cc <__aeabi_dmul+0x164>
 8026260:	340c      	adds	r4, #12
 8026262:	dc1b      	bgt.n	802629c <__aeabi_dmul+0x134>
 8026264:	f104 0414 	add.w	r4, r4, #20
 8026268:	f1c4 0520 	rsb	r5, r4, #32
 802626c:	fa00 f305 	lsl.w	r3, r0, r5
 8026270:	fa20 f004 	lsr.w	r0, r0, r4
 8026274:	fa01 f205 	lsl.w	r2, r1, r5
 8026278:	ea40 0002 	orr.w	r0, r0, r2
 802627c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8026280:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8026284:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8026288:	fa21 f604 	lsr.w	r6, r1, r4
 802628c:	eb42 0106 	adc.w	r1, r2, r6
 8026290:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8026294:	bf08      	it	eq
 8026296:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 802629a:	bd70      	pop	{r4, r5, r6, pc}
 802629c:	f1c4 040c 	rsb	r4, r4, #12
 80262a0:	f1c4 0520 	rsb	r5, r4, #32
 80262a4:	fa00 f304 	lsl.w	r3, r0, r4
 80262a8:	fa20 f005 	lsr.w	r0, r0, r5
 80262ac:	fa01 f204 	lsl.w	r2, r1, r4
 80262b0:	ea40 0002 	orr.w	r0, r0, r2
 80262b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80262b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80262bc:	f141 0100 	adc.w	r1, r1, #0
 80262c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80262c4:	bf08      	it	eq
 80262c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80262ca:	bd70      	pop	{r4, r5, r6, pc}
 80262cc:	f1c4 0520 	rsb	r5, r4, #32
 80262d0:	fa00 f205 	lsl.w	r2, r0, r5
 80262d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80262d8:	fa20 f304 	lsr.w	r3, r0, r4
 80262dc:	fa01 f205 	lsl.w	r2, r1, r5
 80262e0:	ea43 0302 	orr.w	r3, r3, r2
 80262e4:	fa21 f004 	lsr.w	r0, r1, r4
 80262e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80262ec:	fa21 f204 	lsr.w	r2, r1, r4
 80262f0:	ea20 0002 	bic.w	r0, r0, r2
 80262f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80262f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80262fc:	bf08      	it	eq
 80262fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8026302:	bd70      	pop	{r4, r5, r6, pc}
 8026304:	f094 0f00 	teq	r4, #0
 8026308:	d10f      	bne.n	802632a <__aeabi_dmul+0x1c2>
 802630a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 802630e:	0040      	lsls	r0, r0, #1
 8026310:	eb41 0101 	adc.w	r1, r1, r1
 8026314:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8026318:	bf08      	it	eq
 802631a:	3c01      	subeq	r4, #1
 802631c:	d0f7      	beq.n	802630e <__aeabi_dmul+0x1a6>
 802631e:	ea41 0106 	orr.w	r1, r1, r6
 8026322:	f095 0f00 	teq	r5, #0
 8026326:	bf18      	it	ne
 8026328:	4770      	bxne	lr
 802632a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 802632e:	0052      	lsls	r2, r2, #1
 8026330:	eb43 0303 	adc.w	r3, r3, r3
 8026334:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8026338:	bf08      	it	eq
 802633a:	3d01      	subeq	r5, #1
 802633c:	d0f7      	beq.n	802632e <__aeabi_dmul+0x1c6>
 802633e:	ea43 0306 	orr.w	r3, r3, r6
 8026342:	4770      	bx	lr
 8026344:	ea94 0f0c 	teq	r4, ip
 8026348:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 802634c:	bf18      	it	ne
 802634e:	ea95 0f0c 	teqne	r5, ip
 8026352:	d00c      	beq.n	802636e <__aeabi_dmul+0x206>
 8026354:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8026358:	bf18      	it	ne
 802635a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 802635e:	d1d1      	bne.n	8026304 <__aeabi_dmul+0x19c>
 8026360:	ea81 0103 	eor.w	r1, r1, r3
 8026364:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8026368:	f04f 0000 	mov.w	r0, #0
 802636c:	bd70      	pop	{r4, r5, r6, pc}
 802636e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8026372:	bf06      	itte	eq
 8026374:	4610      	moveq	r0, r2
 8026376:	4619      	moveq	r1, r3
 8026378:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 802637c:	d019      	beq.n	80263b2 <__aeabi_dmul+0x24a>
 802637e:	ea94 0f0c 	teq	r4, ip
 8026382:	d102      	bne.n	802638a <__aeabi_dmul+0x222>
 8026384:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8026388:	d113      	bne.n	80263b2 <__aeabi_dmul+0x24a>
 802638a:	ea95 0f0c 	teq	r5, ip
 802638e:	d105      	bne.n	802639c <__aeabi_dmul+0x234>
 8026390:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8026394:	bf1c      	itt	ne
 8026396:	4610      	movne	r0, r2
 8026398:	4619      	movne	r1, r3
 802639a:	d10a      	bne.n	80263b2 <__aeabi_dmul+0x24a>
 802639c:	ea81 0103 	eor.w	r1, r1, r3
 80263a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80263a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80263a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80263ac:	f04f 0000 	mov.w	r0, #0
 80263b0:	bd70      	pop	{r4, r5, r6, pc}
 80263b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80263b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80263ba:	bd70      	pop	{r4, r5, r6, pc}

080263bc <__aeabi_ddiv>:
 80263bc:	b570      	push	{r4, r5, r6, lr}
 80263be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80263c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80263c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80263ca:	bf1d      	ittte	ne
 80263cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80263d0:	ea94 0f0c 	teqne	r4, ip
 80263d4:	ea95 0f0c 	teqne	r5, ip
 80263d8:	f000 f8a7 	bleq	802652a <__aeabi_ddiv+0x16e>
 80263dc:	eba4 0405 	sub.w	r4, r4, r5
 80263e0:	ea81 0e03 	eor.w	lr, r1, r3
 80263e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80263e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80263ec:	f000 8088 	beq.w	8026500 <__aeabi_ddiv+0x144>
 80263f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80263f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80263f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80263fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8026400:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8026404:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8026408:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 802640c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8026410:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8026414:	429d      	cmp	r5, r3
 8026416:	bf08      	it	eq
 8026418:	4296      	cmpeq	r6, r2
 802641a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 802641e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8026422:	d202      	bcs.n	802642a <__aeabi_ddiv+0x6e>
 8026424:	085b      	lsrs	r3, r3, #1
 8026426:	ea4f 0232 	mov.w	r2, r2, rrx
 802642a:	1ab6      	subs	r6, r6, r2
 802642c:	eb65 0503 	sbc.w	r5, r5, r3
 8026430:	085b      	lsrs	r3, r3, #1
 8026432:	ea4f 0232 	mov.w	r2, r2, rrx
 8026436:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 802643a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 802643e:	ebb6 0e02 	subs.w	lr, r6, r2
 8026442:	eb75 0e03 	sbcs.w	lr, r5, r3
 8026446:	bf22      	ittt	cs
 8026448:	1ab6      	subcs	r6, r6, r2
 802644a:	4675      	movcs	r5, lr
 802644c:	ea40 000c 	orrcs.w	r0, r0, ip
 8026450:	085b      	lsrs	r3, r3, #1
 8026452:	ea4f 0232 	mov.w	r2, r2, rrx
 8026456:	ebb6 0e02 	subs.w	lr, r6, r2
 802645a:	eb75 0e03 	sbcs.w	lr, r5, r3
 802645e:	bf22      	ittt	cs
 8026460:	1ab6      	subcs	r6, r6, r2
 8026462:	4675      	movcs	r5, lr
 8026464:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8026468:	085b      	lsrs	r3, r3, #1
 802646a:	ea4f 0232 	mov.w	r2, r2, rrx
 802646e:	ebb6 0e02 	subs.w	lr, r6, r2
 8026472:	eb75 0e03 	sbcs.w	lr, r5, r3
 8026476:	bf22      	ittt	cs
 8026478:	1ab6      	subcs	r6, r6, r2
 802647a:	4675      	movcs	r5, lr
 802647c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8026480:	085b      	lsrs	r3, r3, #1
 8026482:	ea4f 0232 	mov.w	r2, r2, rrx
 8026486:	ebb6 0e02 	subs.w	lr, r6, r2
 802648a:	eb75 0e03 	sbcs.w	lr, r5, r3
 802648e:	bf22      	ittt	cs
 8026490:	1ab6      	subcs	r6, r6, r2
 8026492:	4675      	movcs	r5, lr
 8026494:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8026498:	ea55 0e06 	orrs.w	lr, r5, r6
 802649c:	d018      	beq.n	80264d0 <__aeabi_ddiv+0x114>
 802649e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80264a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80264a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80264aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80264ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80264b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80264b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80264ba:	d1c0      	bne.n	802643e <__aeabi_ddiv+0x82>
 80264bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80264c0:	d10b      	bne.n	80264da <__aeabi_ddiv+0x11e>
 80264c2:	ea41 0100 	orr.w	r1, r1, r0
 80264c6:	f04f 0000 	mov.w	r0, #0
 80264ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80264ce:	e7b6      	b.n	802643e <__aeabi_ddiv+0x82>
 80264d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80264d4:	bf04      	itt	eq
 80264d6:	4301      	orreq	r1, r0
 80264d8:	2000      	moveq	r0, #0
 80264da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80264de:	bf88      	it	hi
 80264e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80264e4:	f63f aeaf 	bhi.w	8026246 <__aeabi_dmul+0xde>
 80264e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80264ec:	bf04      	itt	eq
 80264ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80264f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80264f6:	f150 0000 	adcs.w	r0, r0, #0
 80264fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80264fe:	bd70      	pop	{r4, r5, r6, pc}
 8026500:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8026504:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8026508:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 802650c:	bfc2      	ittt	gt
 802650e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8026512:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8026516:	bd70      	popgt	{r4, r5, r6, pc}
 8026518:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 802651c:	f04f 0e00 	mov.w	lr, #0
 8026520:	3c01      	subs	r4, #1
 8026522:	e690      	b.n	8026246 <__aeabi_dmul+0xde>
 8026524:	ea45 0e06 	orr.w	lr, r5, r6
 8026528:	e68d      	b.n	8026246 <__aeabi_dmul+0xde>
 802652a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 802652e:	ea94 0f0c 	teq	r4, ip
 8026532:	bf08      	it	eq
 8026534:	ea95 0f0c 	teqeq	r5, ip
 8026538:	f43f af3b 	beq.w	80263b2 <__aeabi_dmul+0x24a>
 802653c:	ea94 0f0c 	teq	r4, ip
 8026540:	d10a      	bne.n	8026558 <__aeabi_ddiv+0x19c>
 8026542:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8026546:	f47f af34 	bne.w	80263b2 <__aeabi_dmul+0x24a>
 802654a:	ea95 0f0c 	teq	r5, ip
 802654e:	f47f af25 	bne.w	802639c <__aeabi_dmul+0x234>
 8026552:	4610      	mov	r0, r2
 8026554:	4619      	mov	r1, r3
 8026556:	e72c      	b.n	80263b2 <__aeabi_dmul+0x24a>
 8026558:	ea95 0f0c 	teq	r5, ip
 802655c:	d106      	bne.n	802656c <__aeabi_ddiv+0x1b0>
 802655e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8026562:	f43f aefd 	beq.w	8026360 <__aeabi_dmul+0x1f8>
 8026566:	4610      	mov	r0, r2
 8026568:	4619      	mov	r1, r3
 802656a:	e722      	b.n	80263b2 <__aeabi_dmul+0x24a>
 802656c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8026570:	bf18      	it	ne
 8026572:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8026576:	f47f aec5 	bne.w	8026304 <__aeabi_dmul+0x19c>
 802657a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 802657e:	f47f af0d 	bne.w	802639c <__aeabi_dmul+0x234>
 8026582:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8026586:	f47f aeeb 	bne.w	8026360 <__aeabi_dmul+0x1f8>
 802658a:	e712      	b.n	80263b2 <__aeabi_dmul+0x24a>

0802658c <__gedf2>:
 802658c:	f04f 3cff 	mov.w	ip, #4294967295
 8026590:	e006      	b.n	80265a0 <__cmpdf2+0x4>
 8026592:	bf00      	nop

08026594 <__ledf2>:
 8026594:	f04f 0c01 	mov.w	ip, #1
 8026598:	e002      	b.n	80265a0 <__cmpdf2+0x4>
 802659a:	bf00      	nop

0802659c <__cmpdf2>:
 802659c:	f04f 0c01 	mov.w	ip, #1
 80265a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80265a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80265a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80265ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80265b0:	bf18      	it	ne
 80265b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80265b6:	d01b      	beq.n	80265f0 <__cmpdf2+0x54>
 80265b8:	b001      	add	sp, #4
 80265ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80265be:	bf0c      	ite	eq
 80265c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80265c4:	ea91 0f03 	teqne	r1, r3
 80265c8:	bf02      	ittt	eq
 80265ca:	ea90 0f02 	teqeq	r0, r2
 80265ce:	2000      	moveq	r0, #0
 80265d0:	4770      	bxeq	lr
 80265d2:	f110 0f00 	cmn.w	r0, #0
 80265d6:	ea91 0f03 	teq	r1, r3
 80265da:	bf58      	it	pl
 80265dc:	4299      	cmppl	r1, r3
 80265de:	bf08      	it	eq
 80265e0:	4290      	cmpeq	r0, r2
 80265e2:	bf2c      	ite	cs
 80265e4:	17d8      	asrcs	r0, r3, #31
 80265e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80265ea:	f040 0001 	orr.w	r0, r0, #1
 80265ee:	4770      	bx	lr
 80265f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80265f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80265f8:	d102      	bne.n	8026600 <__cmpdf2+0x64>
 80265fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80265fe:	d107      	bne.n	8026610 <__cmpdf2+0x74>
 8026600:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8026604:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8026608:	d1d6      	bne.n	80265b8 <__cmpdf2+0x1c>
 802660a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 802660e:	d0d3      	beq.n	80265b8 <__cmpdf2+0x1c>
 8026610:	f85d 0b04 	ldr.w	r0, [sp], #4
 8026614:	4770      	bx	lr
 8026616:	bf00      	nop

08026618 <__aeabi_cdrcmple>:
 8026618:	4684      	mov	ip, r0
 802661a:	4610      	mov	r0, r2
 802661c:	4662      	mov	r2, ip
 802661e:	468c      	mov	ip, r1
 8026620:	4619      	mov	r1, r3
 8026622:	4663      	mov	r3, ip
 8026624:	e000      	b.n	8026628 <__aeabi_cdcmpeq>
 8026626:	bf00      	nop

08026628 <__aeabi_cdcmpeq>:
 8026628:	b501      	push	{r0, lr}
 802662a:	f7ff ffb7 	bl	802659c <__cmpdf2>
 802662e:	2800      	cmp	r0, #0
 8026630:	bf48      	it	mi
 8026632:	f110 0f00 	cmnmi.w	r0, #0
 8026636:	bd01      	pop	{r0, pc}

08026638 <__aeabi_dcmpeq>:
 8026638:	f84d ed08 	str.w	lr, [sp, #-8]!
 802663c:	f7ff fff4 	bl	8026628 <__aeabi_cdcmpeq>
 8026640:	bf0c      	ite	eq
 8026642:	2001      	moveq	r0, #1
 8026644:	2000      	movne	r0, #0
 8026646:	f85d fb08 	ldr.w	pc, [sp], #8
 802664a:	bf00      	nop

0802664c <__aeabi_dcmplt>:
 802664c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8026650:	f7ff ffea 	bl	8026628 <__aeabi_cdcmpeq>
 8026654:	bf34      	ite	cc
 8026656:	2001      	movcc	r0, #1
 8026658:	2000      	movcs	r0, #0
 802665a:	f85d fb08 	ldr.w	pc, [sp], #8
 802665e:	bf00      	nop

08026660 <__aeabi_dcmple>:
 8026660:	f84d ed08 	str.w	lr, [sp, #-8]!
 8026664:	f7ff ffe0 	bl	8026628 <__aeabi_cdcmpeq>
 8026668:	bf94      	ite	ls
 802666a:	2001      	movls	r0, #1
 802666c:	2000      	movhi	r0, #0
 802666e:	f85d fb08 	ldr.w	pc, [sp], #8
 8026672:	bf00      	nop

08026674 <__aeabi_dcmpge>:
 8026674:	f84d ed08 	str.w	lr, [sp, #-8]!
 8026678:	f7ff ffce 	bl	8026618 <__aeabi_cdrcmple>
 802667c:	bf94      	ite	ls
 802667e:	2001      	movls	r0, #1
 8026680:	2000      	movhi	r0, #0
 8026682:	f85d fb08 	ldr.w	pc, [sp], #8
 8026686:	bf00      	nop

08026688 <__aeabi_dcmpgt>:
 8026688:	f84d ed08 	str.w	lr, [sp, #-8]!
 802668c:	f7ff ffc4 	bl	8026618 <__aeabi_cdrcmple>
 8026690:	bf34      	ite	cc
 8026692:	2001      	movcc	r0, #1
 8026694:	2000      	movcs	r0, #0
 8026696:	f85d fb08 	ldr.w	pc, [sp], #8
 802669a:	bf00      	nop

0802669c <__aeabi_d2iz>:
 802669c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80266a0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80266a4:	d215      	bcs.n	80266d2 <__aeabi_d2iz+0x36>
 80266a6:	d511      	bpl.n	80266cc <__aeabi_d2iz+0x30>
 80266a8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80266ac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80266b0:	d912      	bls.n	80266d8 <__aeabi_d2iz+0x3c>
 80266b2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80266b6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80266ba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80266be:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80266c2:	fa23 f002 	lsr.w	r0, r3, r2
 80266c6:	bf18      	it	ne
 80266c8:	4240      	negne	r0, r0
 80266ca:	4770      	bx	lr
 80266cc:	f04f 0000 	mov.w	r0, #0
 80266d0:	4770      	bx	lr
 80266d2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80266d6:	d105      	bne.n	80266e4 <__aeabi_d2iz+0x48>
 80266d8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80266dc:	bf08      	it	eq
 80266de:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80266e2:	4770      	bx	lr
 80266e4:	f04f 0000 	mov.w	r0, #0
 80266e8:	4770      	bx	lr
 80266ea:	bf00      	nop

080266ec <__aeabi_d2uiz>:
 80266ec:	004a      	lsls	r2, r1, #1
 80266ee:	d211      	bcs.n	8026714 <__aeabi_d2uiz+0x28>
 80266f0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80266f4:	d211      	bcs.n	802671a <__aeabi_d2uiz+0x2e>
 80266f6:	d50d      	bpl.n	8026714 <__aeabi_d2uiz+0x28>
 80266f8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80266fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8026700:	d40e      	bmi.n	8026720 <__aeabi_d2uiz+0x34>
 8026702:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8026706:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802670a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 802670e:	fa23 f002 	lsr.w	r0, r3, r2
 8026712:	4770      	bx	lr
 8026714:	f04f 0000 	mov.w	r0, #0
 8026718:	4770      	bx	lr
 802671a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 802671e:	d102      	bne.n	8026726 <__aeabi_d2uiz+0x3a>
 8026720:	f04f 30ff 	mov.w	r0, #4294967295
 8026724:	4770      	bx	lr
 8026726:	f04f 0000 	mov.w	r0, #0
 802672a:	4770      	bx	lr

0802672c <__aeabi_d2f>:
 802672c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8026730:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8026734:	bf24      	itt	cs
 8026736:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 802673a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 802673e:	d90d      	bls.n	802675c <__aeabi_d2f+0x30>
 8026740:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8026744:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8026748:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 802674c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8026750:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8026754:	bf08      	it	eq
 8026756:	f020 0001 	biceq.w	r0, r0, #1
 802675a:	4770      	bx	lr
 802675c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8026760:	d121      	bne.n	80267a6 <__aeabi_d2f+0x7a>
 8026762:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8026766:	bfbc      	itt	lt
 8026768:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 802676c:	4770      	bxlt	lr
 802676e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8026772:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8026776:	f1c2 0218 	rsb	r2, r2, #24
 802677a:	f1c2 0c20 	rsb	ip, r2, #32
 802677e:	fa10 f30c 	lsls.w	r3, r0, ip
 8026782:	fa20 f002 	lsr.w	r0, r0, r2
 8026786:	bf18      	it	ne
 8026788:	f040 0001 	orrne.w	r0, r0, #1
 802678c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8026790:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8026794:	fa03 fc0c 	lsl.w	ip, r3, ip
 8026798:	ea40 000c 	orr.w	r0, r0, ip
 802679c:	fa23 f302 	lsr.w	r3, r3, r2
 80267a0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80267a4:	e7cc      	b.n	8026740 <__aeabi_d2f+0x14>
 80267a6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80267aa:	d107      	bne.n	80267bc <__aeabi_d2f+0x90>
 80267ac:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80267b0:	bf1e      	ittt	ne
 80267b2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80267b6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80267ba:	4770      	bxne	lr
 80267bc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80267c0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80267c4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80267c8:	4770      	bx	lr
 80267ca:	bf00      	nop

080267cc <__aeabi_frsub>:
 80267cc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80267d0:	e002      	b.n	80267d8 <__addsf3>
 80267d2:	bf00      	nop

080267d4 <__aeabi_fsub>:
 80267d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080267d8 <__addsf3>:
 80267d8:	0042      	lsls	r2, r0, #1
 80267da:	bf1f      	itttt	ne
 80267dc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80267e0:	ea92 0f03 	teqne	r2, r3
 80267e4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80267e8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80267ec:	d06a      	beq.n	80268c4 <__addsf3+0xec>
 80267ee:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80267f2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80267f6:	bfc1      	itttt	gt
 80267f8:	18d2      	addgt	r2, r2, r3
 80267fa:	4041      	eorgt	r1, r0
 80267fc:	4048      	eorgt	r0, r1
 80267fe:	4041      	eorgt	r1, r0
 8026800:	bfb8      	it	lt
 8026802:	425b      	neglt	r3, r3
 8026804:	2b19      	cmp	r3, #25
 8026806:	bf88      	it	hi
 8026808:	4770      	bxhi	lr
 802680a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 802680e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8026812:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8026816:	bf18      	it	ne
 8026818:	4240      	negne	r0, r0
 802681a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 802681e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8026822:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8026826:	bf18      	it	ne
 8026828:	4249      	negne	r1, r1
 802682a:	ea92 0f03 	teq	r2, r3
 802682e:	d03f      	beq.n	80268b0 <__addsf3+0xd8>
 8026830:	f1a2 0201 	sub.w	r2, r2, #1
 8026834:	fa41 fc03 	asr.w	ip, r1, r3
 8026838:	eb10 000c 	adds.w	r0, r0, ip
 802683c:	f1c3 0320 	rsb	r3, r3, #32
 8026840:	fa01 f103 	lsl.w	r1, r1, r3
 8026844:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8026848:	d502      	bpl.n	8026850 <__addsf3+0x78>
 802684a:	4249      	negs	r1, r1
 802684c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8026850:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8026854:	d313      	bcc.n	802687e <__addsf3+0xa6>
 8026856:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 802685a:	d306      	bcc.n	802686a <__addsf3+0x92>
 802685c:	0840      	lsrs	r0, r0, #1
 802685e:	ea4f 0131 	mov.w	r1, r1, rrx
 8026862:	f102 0201 	add.w	r2, r2, #1
 8026866:	2afe      	cmp	r2, #254	; 0xfe
 8026868:	d251      	bcs.n	802690e <__addsf3+0x136>
 802686a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 802686e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8026872:	bf08      	it	eq
 8026874:	f020 0001 	biceq.w	r0, r0, #1
 8026878:	ea40 0003 	orr.w	r0, r0, r3
 802687c:	4770      	bx	lr
 802687e:	0049      	lsls	r1, r1, #1
 8026880:	eb40 0000 	adc.w	r0, r0, r0
 8026884:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8026888:	f1a2 0201 	sub.w	r2, r2, #1
 802688c:	d1ed      	bne.n	802686a <__addsf3+0x92>
 802688e:	fab0 fc80 	clz	ip, r0
 8026892:	f1ac 0c08 	sub.w	ip, ip, #8
 8026896:	ebb2 020c 	subs.w	r2, r2, ip
 802689a:	fa00 f00c 	lsl.w	r0, r0, ip
 802689e:	bfaa      	itet	ge
 80268a0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80268a4:	4252      	neglt	r2, r2
 80268a6:	4318      	orrge	r0, r3
 80268a8:	bfbc      	itt	lt
 80268aa:	40d0      	lsrlt	r0, r2
 80268ac:	4318      	orrlt	r0, r3
 80268ae:	4770      	bx	lr
 80268b0:	f092 0f00 	teq	r2, #0
 80268b4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80268b8:	bf06      	itte	eq
 80268ba:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80268be:	3201      	addeq	r2, #1
 80268c0:	3b01      	subne	r3, #1
 80268c2:	e7b5      	b.n	8026830 <__addsf3+0x58>
 80268c4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80268c8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80268cc:	bf18      	it	ne
 80268ce:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80268d2:	d021      	beq.n	8026918 <__addsf3+0x140>
 80268d4:	ea92 0f03 	teq	r2, r3
 80268d8:	d004      	beq.n	80268e4 <__addsf3+0x10c>
 80268da:	f092 0f00 	teq	r2, #0
 80268de:	bf08      	it	eq
 80268e0:	4608      	moveq	r0, r1
 80268e2:	4770      	bx	lr
 80268e4:	ea90 0f01 	teq	r0, r1
 80268e8:	bf1c      	itt	ne
 80268ea:	2000      	movne	r0, #0
 80268ec:	4770      	bxne	lr
 80268ee:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80268f2:	d104      	bne.n	80268fe <__addsf3+0x126>
 80268f4:	0040      	lsls	r0, r0, #1
 80268f6:	bf28      	it	cs
 80268f8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80268fc:	4770      	bx	lr
 80268fe:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8026902:	bf3c      	itt	cc
 8026904:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8026908:	4770      	bxcc	lr
 802690a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 802690e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8026912:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8026916:	4770      	bx	lr
 8026918:	ea7f 6222 	mvns.w	r2, r2, asr #24
 802691c:	bf16      	itet	ne
 802691e:	4608      	movne	r0, r1
 8026920:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8026924:	4601      	movne	r1, r0
 8026926:	0242      	lsls	r2, r0, #9
 8026928:	bf06      	itte	eq
 802692a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 802692e:	ea90 0f01 	teqeq	r0, r1
 8026932:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8026936:	4770      	bx	lr

08026938 <__aeabi_ui2f>:
 8026938:	f04f 0300 	mov.w	r3, #0
 802693c:	e004      	b.n	8026948 <__aeabi_i2f+0x8>
 802693e:	bf00      	nop

08026940 <__aeabi_i2f>:
 8026940:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8026944:	bf48      	it	mi
 8026946:	4240      	negmi	r0, r0
 8026948:	ea5f 0c00 	movs.w	ip, r0
 802694c:	bf08      	it	eq
 802694e:	4770      	bxeq	lr
 8026950:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8026954:	4601      	mov	r1, r0
 8026956:	f04f 0000 	mov.w	r0, #0
 802695a:	e01c      	b.n	8026996 <__aeabi_l2f+0x2a>

0802695c <__aeabi_ul2f>:
 802695c:	ea50 0201 	orrs.w	r2, r0, r1
 8026960:	bf08      	it	eq
 8026962:	4770      	bxeq	lr
 8026964:	f04f 0300 	mov.w	r3, #0
 8026968:	e00a      	b.n	8026980 <__aeabi_l2f+0x14>
 802696a:	bf00      	nop

0802696c <__aeabi_l2f>:
 802696c:	ea50 0201 	orrs.w	r2, r0, r1
 8026970:	bf08      	it	eq
 8026972:	4770      	bxeq	lr
 8026974:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8026978:	d502      	bpl.n	8026980 <__aeabi_l2f+0x14>
 802697a:	4240      	negs	r0, r0
 802697c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8026980:	ea5f 0c01 	movs.w	ip, r1
 8026984:	bf02      	ittt	eq
 8026986:	4684      	moveq	ip, r0
 8026988:	4601      	moveq	r1, r0
 802698a:	2000      	moveq	r0, #0
 802698c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8026990:	bf08      	it	eq
 8026992:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8026996:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 802699a:	fabc f28c 	clz	r2, ip
 802699e:	3a08      	subs	r2, #8
 80269a0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80269a4:	db10      	blt.n	80269c8 <__aeabi_l2f+0x5c>
 80269a6:	fa01 fc02 	lsl.w	ip, r1, r2
 80269aa:	4463      	add	r3, ip
 80269ac:	fa00 fc02 	lsl.w	ip, r0, r2
 80269b0:	f1c2 0220 	rsb	r2, r2, #32
 80269b4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80269b8:	fa20 f202 	lsr.w	r2, r0, r2
 80269bc:	eb43 0002 	adc.w	r0, r3, r2
 80269c0:	bf08      	it	eq
 80269c2:	f020 0001 	biceq.w	r0, r0, #1
 80269c6:	4770      	bx	lr
 80269c8:	f102 0220 	add.w	r2, r2, #32
 80269cc:	fa01 fc02 	lsl.w	ip, r1, r2
 80269d0:	f1c2 0220 	rsb	r2, r2, #32
 80269d4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80269d8:	fa21 f202 	lsr.w	r2, r1, r2
 80269dc:	eb43 0002 	adc.w	r0, r3, r2
 80269e0:	bf08      	it	eq
 80269e2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80269e6:	4770      	bx	lr

080269e8 <__aeabi_fmul>:
 80269e8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80269ec:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80269f0:	bf1e      	ittt	ne
 80269f2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80269f6:	ea92 0f0c 	teqne	r2, ip
 80269fa:	ea93 0f0c 	teqne	r3, ip
 80269fe:	d06f      	beq.n	8026ae0 <__aeabi_fmul+0xf8>
 8026a00:	441a      	add	r2, r3
 8026a02:	ea80 0c01 	eor.w	ip, r0, r1
 8026a06:	0240      	lsls	r0, r0, #9
 8026a08:	bf18      	it	ne
 8026a0a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8026a0e:	d01e      	beq.n	8026a4e <__aeabi_fmul+0x66>
 8026a10:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8026a14:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8026a18:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8026a1c:	fba0 3101 	umull	r3, r1, r0, r1
 8026a20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8026a24:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8026a28:	bf3e      	ittt	cc
 8026a2a:	0049      	lslcc	r1, r1, #1
 8026a2c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8026a30:	005b      	lslcc	r3, r3, #1
 8026a32:	ea40 0001 	orr.w	r0, r0, r1
 8026a36:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8026a3a:	2afd      	cmp	r2, #253	; 0xfd
 8026a3c:	d81d      	bhi.n	8026a7a <__aeabi_fmul+0x92>
 8026a3e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8026a42:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8026a46:	bf08      	it	eq
 8026a48:	f020 0001 	biceq.w	r0, r0, #1
 8026a4c:	4770      	bx	lr
 8026a4e:	f090 0f00 	teq	r0, #0
 8026a52:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8026a56:	bf08      	it	eq
 8026a58:	0249      	lsleq	r1, r1, #9
 8026a5a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8026a5e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8026a62:	3a7f      	subs	r2, #127	; 0x7f
 8026a64:	bfc2      	ittt	gt
 8026a66:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8026a6a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8026a6e:	4770      	bxgt	lr
 8026a70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8026a74:	f04f 0300 	mov.w	r3, #0
 8026a78:	3a01      	subs	r2, #1
 8026a7a:	dc5d      	bgt.n	8026b38 <__aeabi_fmul+0x150>
 8026a7c:	f112 0f19 	cmn.w	r2, #25
 8026a80:	bfdc      	itt	le
 8026a82:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8026a86:	4770      	bxle	lr
 8026a88:	f1c2 0200 	rsb	r2, r2, #0
 8026a8c:	0041      	lsls	r1, r0, #1
 8026a8e:	fa21 f102 	lsr.w	r1, r1, r2
 8026a92:	f1c2 0220 	rsb	r2, r2, #32
 8026a96:	fa00 fc02 	lsl.w	ip, r0, r2
 8026a9a:	ea5f 0031 	movs.w	r0, r1, rrx
 8026a9e:	f140 0000 	adc.w	r0, r0, #0
 8026aa2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8026aa6:	bf08      	it	eq
 8026aa8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8026aac:	4770      	bx	lr
 8026aae:	f092 0f00 	teq	r2, #0
 8026ab2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8026ab6:	bf02      	ittt	eq
 8026ab8:	0040      	lsleq	r0, r0, #1
 8026aba:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8026abe:	3a01      	subeq	r2, #1
 8026ac0:	d0f9      	beq.n	8026ab6 <__aeabi_fmul+0xce>
 8026ac2:	ea40 000c 	orr.w	r0, r0, ip
 8026ac6:	f093 0f00 	teq	r3, #0
 8026aca:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8026ace:	bf02      	ittt	eq
 8026ad0:	0049      	lsleq	r1, r1, #1
 8026ad2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8026ad6:	3b01      	subeq	r3, #1
 8026ad8:	d0f9      	beq.n	8026ace <__aeabi_fmul+0xe6>
 8026ada:	ea41 010c 	orr.w	r1, r1, ip
 8026ade:	e78f      	b.n	8026a00 <__aeabi_fmul+0x18>
 8026ae0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8026ae4:	ea92 0f0c 	teq	r2, ip
 8026ae8:	bf18      	it	ne
 8026aea:	ea93 0f0c 	teqne	r3, ip
 8026aee:	d00a      	beq.n	8026b06 <__aeabi_fmul+0x11e>
 8026af0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8026af4:	bf18      	it	ne
 8026af6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8026afa:	d1d8      	bne.n	8026aae <__aeabi_fmul+0xc6>
 8026afc:	ea80 0001 	eor.w	r0, r0, r1
 8026b00:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8026b04:	4770      	bx	lr
 8026b06:	f090 0f00 	teq	r0, #0
 8026b0a:	bf17      	itett	ne
 8026b0c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8026b10:	4608      	moveq	r0, r1
 8026b12:	f091 0f00 	teqne	r1, #0
 8026b16:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8026b1a:	d014      	beq.n	8026b46 <__aeabi_fmul+0x15e>
 8026b1c:	ea92 0f0c 	teq	r2, ip
 8026b20:	d101      	bne.n	8026b26 <__aeabi_fmul+0x13e>
 8026b22:	0242      	lsls	r2, r0, #9
 8026b24:	d10f      	bne.n	8026b46 <__aeabi_fmul+0x15e>
 8026b26:	ea93 0f0c 	teq	r3, ip
 8026b2a:	d103      	bne.n	8026b34 <__aeabi_fmul+0x14c>
 8026b2c:	024b      	lsls	r3, r1, #9
 8026b2e:	bf18      	it	ne
 8026b30:	4608      	movne	r0, r1
 8026b32:	d108      	bne.n	8026b46 <__aeabi_fmul+0x15e>
 8026b34:	ea80 0001 	eor.w	r0, r0, r1
 8026b38:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8026b3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8026b40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8026b44:	4770      	bx	lr
 8026b46:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8026b4a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8026b4e:	4770      	bx	lr

08026b50 <__aeabi_fdiv>:
 8026b50:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8026b54:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8026b58:	bf1e      	ittt	ne
 8026b5a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8026b5e:	ea92 0f0c 	teqne	r2, ip
 8026b62:	ea93 0f0c 	teqne	r3, ip
 8026b66:	d069      	beq.n	8026c3c <__aeabi_fdiv+0xec>
 8026b68:	eba2 0203 	sub.w	r2, r2, r3
 8026b6c:	ea80 0c01 	eor.w	ip, r0, r1
 8026b70:	0249      	lsls	r1, r1, #9
 8026b72:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8026b76:	d037      	beq.n	8026be8 <__aeabi_fdiv+0x98>
 8026b78:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8026b7c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8026b80:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8026b84:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8026b88:	428b      	cmp	r3, r1
 8026b8a:	bf38      	it	cc
 8026b8c:	005b      	lslcc	r3, r3, #1
 8026b8e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8026b92:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8026b96:	428b      	cmp	r3, r1
 8026b98:	bf24      	itt	cs
 8026b9a:	1a5b      	subcs	r3, r3, r1
 8026b9c:	ea40 000c 	orrcs.w	r0, r0, ip
 8026ba0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8026ba4:	bf24      	itt	cs
 8026ba6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8026baa:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8026bae:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8026bb2:	bf24      	itt	cs
 8026bb4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8026bb8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8026bbc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8026bc0:	bf24      	itt	cs
 8026bc2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8026bc6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8026bca:	011b      	lsls	r3, r3, #4
 8026bcc:	bf18      	it	ne
 8026bce:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8026bd2:	d1e0      	bne.n	8026b96 <__aeabi_fdiv+0x46>
 8026bd4:	2afd      	cmp	r2, #253	; 0xfd
 8026bd6:	f63f af50 	bhi.w	8026a7a <__aeabi_fmul+0x92>
 8026bda:	428b      	cmp	r3, r1
 8026bdc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8026be0:	bf08      	it	eq
 8026be2:	f020 0001 	biceq.w	r0, r0, #1
 8026be6:	4770      	bx	lr
 8026be8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8026bec:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8026bf0:	327f      	adds	r2, #127	; 0x7f
 8026bf2:	bfc2      	ittt	gt
 8026bf4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8026bf8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8026bfc:	4770      	bxgt	lr
 8026bfe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8026c02:	f04f 0300 	mov.w	r3, #0
 8026c06:	3a01      	subs	r2, #1
 8026c08:	e737      	b.n	8026a7a <__aeabi_fmul+0x92>
 8026c0a:	f092 0f00 	teq	r2, #0
 8026c0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8026c12:	bf02      	ittt	eq
 8026c14:	0040      	lsleq	r0, r0, #1
 8026c16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8026c1a:	3a01      	subeq	r2, #1
 8026c1c:	d0f9      	beq.n	8026c12 <__aeabi_fdiv+0xc2>
 8026c1e:	ea40 000c 	orr.w	r0, r0, ip
 8026c22:	f093 0f00 	teq	r3, #0
 8026c26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8026c2a:	bf02      	ittt	eq
 8026c2c:	0049      	lsleq	r1, r1, #1
 8026c2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8026c32:	3b01      	subeq	r3, #1
 8026c34:	d0f9      	beq.n	8026c2a <__aeabi_fdiv+0xda>
 8026c36:	ea41 010c 	orr.w	r1, r1, ip
 8026c3a:	e795      	b.n	8026b68 <__aeabi_fdiv+0x18>
 8026c3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8026c40:	ea92 0f0c 	teq	r2, ip
 8026c44:	d108      	bne.n	8026c58 <__aeabi_fdiv+0x108>
 8026c46:	0242      	lsls	r2, r0, #9
 8026c48:	f47f af7d 	bne.w	8026b46 <__aeabi_fmul+0x15e>
 8026c4c:	ea93 0f0c 	teq	r3, ip
 8026c50:	f47f af70 	bne.w	8026b34 <__aeabi_fmul+0x14c>
 8026c54:	4608      	mov	r0, r1
 8026c56:	e776      	b.n	8026b46 <__aeabi_fmul+0x15e>
 8026c58:	ea93 0f0c 	teq	r3, ip
 8026c5c:	d104      	bne.n	8026c68 <__aeabi_fdiv+0x118>
 8026c5e:	024b      	lsls	r3, r1, #9
 8026c60:	f43f af4c 	beq.w	8026afc <__aeabi_fmul+0x114>
 8026c64:	4608      	mov	r0, r1
 8026c66:	e76e      	b.n	8026b46 <__aeabi_fmul+0x15e>
 8026c68:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8026c6c:	bf18      	it	ne
 8026c6e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8026c72:	d1ca      	bne.n	8026c0a <__aeabi_fdiv+0xba>
 8026c74:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8026c78:	f47f af5c 	bne.w	8026b34 <__aeabi_fmul+0x14c>
 8026c7c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8026c80:	f47f af3c 	bne.w	8026afc <__aeabi_fmul+0x114>
 8026c84:	e75f      	b.n	8026b46 <__aeabi_fmul+0x15e>
 8026c86:	bf00      	nop

08026c88 <__gesf2>:
 8026c88:	f04f 3cff 	mov.w	ip, #4294967295
 8026c8c:	e006      	b.n	8026c9c <__cmpsf2+0x4>
 8026c8e:	bf00      	nop

08026c90 <__lesf2>:
 8026c90:	f04f 0c01 	mov.w	ip, #1
 8026c94:	e002      	b.n	8026c9c <__cmpsf2+0x4>
 8026c96:	bf00      	nop

08026c98 <__cmpsf2>:
 8026c98:	f04f 0c01 	mov.w	ip, #1
 8026c9c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8026ca0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8026ca4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8026ca8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8026cac:	bf18      	it	ne
 8026cae:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8026cb2:	d011      	beq.n	8026cd8 <__cmpsf2+0x40>
 8026cb4:	b001      	add	sp, #4
 8026cb6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8026cba:	bf18      	it	ne
 8026cbc:	ea90 0f01 	teqne	r0, r1
 8026cc0:	bf58      	it	pl
 8026cc2:	ebb2 0003 	subspl.w	r0, r2, r3
 8026cc6:	bf88      	it	hi
 8026cc8:	17c8      	asrhi	r0, r1, #31
 8026cca:	bf38      	it	cc
 8026ccc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8026cd0:	bf18      	it	ne
 8026cd2:	f040 0001 	orrne.w	r0, r0, #1
 8026cd6:	4770      	bx	lr
 8026cd8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8026cdc:	d102      	bne.n	8026ce4 <__cmpsf2+0x4c>
 8026cde:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8026ce2:	d105      	bne.n	8026cf0 <__cmpsf2+0x58>
 8026ce4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8026ce8:	d1e4      	bne.n	8026cb4 <__cmpsf2+0x1c>
 8026cea:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8026cee:	d0e1      	beq.n	8026cb4 <__cmpsf2+0x1c>
 8026cf0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8026cf4:	4770      	bx	lr
 8026cf6:	bf00      	nop

08026cf8 <__aeabi_cfrcmple>:
 8026cf8:	4684      	mov	ip, r0
 8026cfa:	4608      	mov	r0, r1
 8026cfc:	4661      	mov	r1, ip
 8026cfe:	e7ff      	b.n	8026d00 <__aeabi_cfcmpeq>

08026d00 <__aeabi_cfcmpeq>:
 8026d00:	b50f      	push	{r0, r1, r2, r3, lr}
 8026d02:	f7ff ffc9 	bl	8026c98 <__cmpsf2>
 8026d06:	2800      	cmp	r0, #0
 8026d08:	bf48      	it	mi
 8026d0a:	f110 0f00 	cmnmi.w	r0, #0
 8026d0e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08026d10 <__aeabi_fcmpeq>:
 8026d10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8026d14:	f7ff fff4 	bl	8026d00 <__aeabi_cfcmpeq>
 8026d18:	bf0c      	ite	eq
 8026d1a:	2001      	moveq	r0, #1
 8026d1c:	2000      	movne	r0, #0
 8026d1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8026d22:	bf00      	nop

08026d24 <__aeabi_fcmplt>:
 8026d24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8026d28:	f7ff ffea 	bl	8026d00 <__aeabi_cfcmpeq>
 8026d2c:	bf34      	ite	cc
 8026d2e:	2001      	movcc	r0, #1
 8026d30:	2000      	movcs	r0, #0
 8026d32:	f85d fb08 	ldr.w	pc, [sp], #8
 8026d36:	bf00      	nop

08026d38 <__aeabi_fcmple>:
 8026d38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8026d3c:	f7ff ffe0 	bl	8026d00 <__aeabi_cfcmpeq>
 8026d40:	bf94      	ite	ls
 8026d42:	2001      	movls	r0, #1
 8026d44:	2000      	movhi	r0, #0
 8026d46:	f85d fb08 	ldr.w	pc, [sp], #8
 8026d4a:	bf00      	nop

08026d4c <__aeabi_fcmpge>:
 8026d4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8026d50:	f7ff ffd2 	bl	8026cf8 <__aeabi_cfrcmple>
 8026d54:	bf94      	ite	ls
 8026d56:	2001      	movls	r0, #1
 8026d58:	2000      	movhi	r0, #0
 8026d5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8026d5e:	bf00      	nop

08026d60 <__aeabi_fcmpgt>:
 8026d60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8026d64:	f7ff ffc8 	bl	8026cf8 <__aeabi_cfrcmple>
 8026d68:	bf34      	ite	cc
 8026d6a:	2001      	movcc	r0, #1
 8026d6c:	2000      	movcs	r0, #0
 8026d6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8026d72:	bf00      	nop

08026d74 <__aeabi_f2iz>:
 8026d74:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8026d78:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8026d7c:	d30f      	bcc.n	8026d9e <__aeabi_f2iz+0x2a>
 8026d7e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8026d82:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8026d86:	d90d      	bls.n	8026da4 <__aeabi_f2iz+0x30>
 8026d88:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8026d8c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8026d90:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8026d94:	fa23 f002 	lsr.w	r0, r3, r2
 8026d98:	bf18      	it	ne
 8026d9a:	4240      	negne	r0, r0
 8026d9c:	4770      	bx	lr
 8026d9e:	f04f 0000 	mov.w	r0, #0
 8026da2:	4770      	bx	lr
 8026da4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8026da8:	d101      	bne.n	8026dae <__aeabi_f2iz+0x3a>
 8026daa:	0242      	lsls	r2, r0, #9
 8026dac:	d105      	bne.n	8026dba <__aeabi_f2iz+0x46>
 8026dae:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8026db2:	bf08      	it	eq
 8026db4:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8026db8:	4770      	bx	lr
 8026dba:	f04f 0000 	mov.w	r0, #0
 8026dbe:	4770      	bx	lr

08026dc0 <__errno>:
 8026dc0:	f240 6310 	movw	r3, #1552	; 0x610
 8026dc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8026dc8:	6818      	ldr	r0, [r3, #0]
 8026dca:	4770      	bx	lr

08026dcc <__libc_init_array>:
 8026dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8026dce:	4f20      	ldr	r7, [pc, #128]	; (8026e50 <__libc_init_array+0x84>)
 8026dd0:	4c20      	ldr	r4, [pc, #128]	; (8026e54 <__libc_init_array+0x88>)
 8026dd2:	1b38      	subs	r0, r7, r4
 8026dd4:	1087      	asrs	r7, r0, #2
 8026dd6:	d017      	beq.n	8026e08 <__libc_init_array+0x3c>
 8026dd8:	1e7a      	subs	r2, r7, #1
 8026dda:	6823      	ldr	r3, [r4, #0]
 8026ddc:	2501      	movs	r5, #1
 8026dde:	f002 0601 	and.w	r6, r2, #1
 8026de2:	4798      	blx	r3
 8026de4:	42af      	cmp	r7, r5
 8026de6:	d00f      	beq.n	8026e08 <__libc_init_array+0x3c>
 8026de8:	b12e      	cbz	r6, 8026df6 <__libc_init_array+0x2a>
 8026dea:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8026dee:	2502      	movs	r5, #2
 8026df0:	4788      	blx	r1
 8026df2:	42af      	cmp	r7, r5
 8026df4:	d008      	beq.n	8026e08 <__libc_init_array+0x3c>
 8026df6:	6860      	ldr	r0, [r4, #4]
 8026df8:	4780      	blx	r0
 8026dfa:	3502      	adds	r5, #2
 8026dfc:	68a2      	ldr	r2, [r4, #8]
 8026dfe:	1d26      	adds	r6, r4, #4
 8026e00:	4790      	blx	r2
 8026e02:	3408      	adds	r4, #8
 8026e04:	42af      	cmp	r7, r5
 8026e06:	d1f6      	bne.n	8026df6 <__libc_init_array+0x2a>
 8026e08:	4f13      	ldr	r7, [pc, #76]	; (8026e58 <__libc_init_array+0x8c>)
 8026e0a:	4c14      	ldr	r4, [pc, #80]	; (8026e5c <__libc_init_array+0x90>)
 8026e0c:	f7e0 fa5c 	bl	80072c8 <_init>
 8026e10:	1b3b      	subs	r3, r7, r4
 8026e12:	109f      	asrs	r7, r3, #2
 8026e14:	d018      	beq.n	8026e48 <__libc_init_array+0x7c>
 8026e16:	1e7d      	subs	r5, r7, #1
 8026e18:	6821      	ldr	r1, [r4, #0]
 8026e1a:	f005 0601 	and.w	r6, r5, #1
 8026e1e:	2501      	movs	r5, #1
 8026e20:	4788      	blx	r1
 8026e22:	42af      	cmp	r7, r5
 8026e24:	d011      	beq.n	8026e4a <__libc_init_array+0x7e>
 8026e26:	b12e      	cbz	r6, 8026e34 <__libc_init_array+0x68>
 8026e28:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8026e2c:	2502      	movs	r5, #2
 8026e2e:	4780      	blx	r0
 8026e30:	42af      	cmp	r7, r5
 8026e32:	d00b      	beq.n	8026e4c <__libc_init_array+0x80>
 8026e34:	6862      	ldr	r2, [r4, #4]
 8026e36:	4790      	blx	r2
 8026e38:	3502      	adds	r5, #2
 8026e3a:	68a3      	ldr	r3, [r4, #8]
 8026e3c:	1d26      	adds	r6, r4, #4
 8026e3e:	4798      	blx	r3
 8026e40:	3408      	adds	r4, #8
 8026e42:	42af      	cmp	r7, r5
 8026e44:	d1f6      	bne.n	8026e34 <__libc_init_array+0x68>
 8026e46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8026e48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8026e4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8026e4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8026e4e:	bf00      	nop
 8026e50:	0802ccc0 	.word	0x0802ccc0
 8026e54:	0802ccc0 	.word	0x0802ccc0
 8026e58:	0802ccc0 	.word	0x0802ccc0
 8026e5c:	0802ccc0 	.word	0x0802ccc0

08026e60 <malloc>:
 8026e60:	f240 6310 	movw	r3, #1552	; 0x610
 8026e64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8026e68:	4601      	mov	r1, r0
 8026e6a:	6818      	ldr	r0, [r3, #0]
 8026e6c:	f7f4 b9cc 	b.w	801b208 <_malloc_r>

08026e70 <free>:
 8026e70:	f240 6310 	movw	r3, #1552	; 0x610
 8026e74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8026e78:	4601      	mov	r1, r0
 8026e7a:	6818      	ldr	r0, [r3, #0]
 8026e7c:	f7f4 b9f4 	b.w	801b268 <_free_r>

08026e80 <memcmp>:
 8026e80:	2a03      	cmp	r2, #3
 8026e82:	b4f0      	push	{r4, r5, r6, r7}
 8026e84:	d931      	bls.n	8026eea <memcmp+0x6a>
 8026e86:	ea41 0300 	orr.w	r3, r1, r0
 8026e8a:	079c      	lsls	r4, r3, #30
 8026e8c:	d12e      	bne.n	8026eec <memcmp+0x6c>
 8026e8e:	6806      	ldr	r6, [r0, #0]
 8026e90:	680f      	ldr	r7, [r1, #0]
 8026e92:	1f15      	subs	r5, r2, #4
 8026e94:	1d03      	adds	r3, r0, #4
 8026e96:	1d0c      	adds	r4, r1, #4
 8026e98:	42be      	cmp	r6, r7
 8026e9a:	f3c5 0c80 	ubfx	ip, r5, #2, #1
 8026e9e:	d124      	bne.n	8026eea <memcmp+0x6a>
 8026ea0:	2d03      	cmp	r5, #3
 8026ea2:	462a      	mov	r2, r5
 8026ea4:	d91f      	bls.n	8026ee6 <memcmp+0x66>
 8026ea6:	f1bc 0f00 	cmp.w	ip, #0
 8026eaa:	d008      	beq.n	8026ebe <memcmp+0x3e>
 8026eac:	6825      	ldr	r5, [r4, #0]
 8026eae:	681e      	ldr	r6, [r3, #0]
 8026eb0:	4621      	mov	r1, r4
 8026eb2:	4618      	mov	r0, r3
 8026eb4:	3404      	adds	r4, #4
 8026eb6:	3304      	adds	r3, #4
 8026eb8:	42ae      	cmp	r6, r5
 8026eba:	d011      	beq.n	8026ee0 <memcmp+0x60>
 8026ebc:	e015      	b.n	8026eea <memcmp+0x6a>
 8026ebe:	4618      	mov	r0, r3
 8026ec0:	4621      	mov	r1, r4
 8026ec2:	6823      	ldr	r3, [r4, #0]
 8026ec4:	6804      	ldr	r4, [r0, #0]
 8026ec6:	1d05      	adds	r5, r0, #4
 8026ec8:	1d0e      	adds	r6, r1, #4
 8026eca:	429c      	cmp	r4, r3
 8026ecc:	d10d      	bne.n	8026eea <memcmp+0x6a>
 8026ece:	4628      	mov	r0, r5
 8026ed0:	4631      	mov	r1, r6
 8026ed2:	6835      	ldr	r5, [r6, #0]
 8026ed4:	6806      	ldr	r6, [r0, #0]
 8026ed6:	3a04      	subs	r2, #4
 8026ed8:	1d03      	adds	r3, r0, #4
 8026eda:	1d0c      	adds	r4, r1, #4
 8026edc:	42ae      	cmp	r6, r5
 8026ede:	d104      	bne.n	8026eea <memcmp+0x6a>
 8026ee0:	3a04      	subs	r2, #4
 8026ee2:	2a03      	cmp	r2, #3
 8026ee4:	d8eb      	bhi.n	8026ebe <memcmp+0x3e>
 8026ee6:	4621      	mov	r1, r4
 8026ee8:	4618      	mov	r0, r3
 8026eea:	b31a      	cbz	r2, 8026f34 <memcmp+0xb4>
 8026eec:	7803      	ldrb	r3, [r0, #0]
 8026eee:	780c      	ldrb	r4, [r1, #0]
 8026ef0:	42a3      	cmp	r3, r4
 8026ef2:	d10a      	bne.n	8026f0a <memcmp+0x8a>
 8026ef4:	1e55      	subs	r5, r2, #1
 8026ef6:	2200      	movs	r2, #0
 8026ef8:	07eb      	lsls	r3, r5, #31
 8026efa:	d514      	bpl.n	8026f26 <memcmp+0xa6>
 8026efc:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8026f00:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8026f04:	2201      	movs	r2, #1
 8026f06:	42a3      	cmp	r3, r4
 8026f08:	d00d      	beq.n	8026f26 <memcmp+0xa6>
 8026f0a:	1b18      	subs	r0, r3, r4
 8026f0c:	e010      	b.n	8026f30 <memcmp+0xb0>
 8026f0e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8026f12:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8026f16:	42a3      	cmp	r3, r4
 8026f18:	d1f7      	bne.n	8026f0a <memcmp+0x8a>
 8026f1a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8026f1e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8026f22:	42a3      	cmp	r3, r4
 8026f24:	d1f1      	bne.n	8026f0a <memcmp+0x8a>
 8026f26:	42aa      	cmp	r2, r5
 8026f28:	f102 0202 	add.w	r2, r2, #2
 8026f2c:	d1ef      	bne.n	8026f0e <memcmp+0x8e>
 8026f2e:	2000      	movs	r0, #0
 8026f30:	bcf0      	pop	{r4, r5, r6, r7}
 8026f32:	4770      	bx	lr
 8026f34:	4610      	mov	r0, r2
 8026f36:	e7fb      	b.n	8026f30 <memcmp+0xb0>

08026f38 <memcpy>:
 8026f38:	2a0f      	cmp	r2, #15
 8026f3a:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8026f3e:	f240 8095 	bls.w	802706c <memcpy+0x134>
 8026f42:	ea41 0300 	orr.w	r3, r1, r0
 8026f46:	079b      	lsls	r3, r3, #30
 8026f48:	f040 8092 	bne.w	8027070 <memcpy+0x138>
 8026f4c:	680c      	ldr	r4, [r1, #0]
 8026f4e:	6004      	str	r4, [r0, #0]
 8026f50:	684d      	ldr	r5, [r1, #4]
 8026f52:	6045      	str	r5, [r0, #4]
 8026f54:	688e      	ldr	r6, [r1, #8]
 8026f56:	f1a2 0310 	sub.w	r3, r2, #16
 8026f5a:	6086      	str	r6, [r0, #8]
 8026f5c:	68cc      	ldr	r4, [r1, #12]
 8026f5e:	461d      	mov	r5, r3
 8026f60:	2d0f      	cmp	r5, #15
 8026f62:	60c4      	str	r4, [r0, #12]
 8026f64:	f3c3 1600 	ubfx	r6, r3, #4, #1
 8026f68:	f101 0410 	add.w	r4, r1, #16
 8026f6c:	f100 0310 	add.w	r3, r0, #16
 8026f70:	d922      	bls.n	8026fb8 <memcpy+0x80>
 8026f72:	b166      	cbz	r6, 8026f8e <memcpy+0x56>
 8026f74:	6826      	ldr	r6, [r4, #0]
 8026f76:	601e      	str	r6, [r3, #0]
 8026f78:	6866      	ldr	r6, [r4, #4]
 8026f7a:	605e      	str	r6, [r3, #4]
 8026f7c:	68a6      	ldr	r6, [r4, #8]
 8026f7e:	609e      	str	r6, [r3, #8]
 8026f80:	68e6      	ldr	r6, [r4, #12]
 8026f82:	3d10      	subs	r5, #16
 8026f84:	60de      	str	r6, [r3, #12]
 8026f86:	3410      	adds	r4, #16
 8026f88:	3310      	adds	r3, #16
 8026f8a:	2d0f      	cmp	r5, #15
 8026f8c:	d914      	bls.n	8026fb8 <memcpy+0x80>
 8026f8e:	6826      	ldr	r6, [r4, #0]
 8026f90:	601e      	str	r6, [r3, #0]
 8026f92:	6866      	ldr	r6, [r4, #4]
 8026f94:	605e      	str	r6, [r3, #4]
 8026f96:	68a6      	ldr	r6, [r4, #8]
 8026f98:	609e      	str	r6, [r3, #8]
 8026f9a:	68e6      	ldr	r6, [r4, #12]
 8026f9c:	60de      	str	r6, [r3, #12]
 8026f9e:	6926      	ldr	r6, [r4, #16]
 8026fa0:	611e      	str	r6, [r3, #16]
 8026fa2:	6966      	ldr	r6, [r4, #20]
 8026fa4:	615e      	str	r6, [r3, #20]
 8026fa6:	69a6      	ldr	r6, [r4, #24]
 8026fa8:	619e      	str	r6, [r3, #24]
 8026faa:	69e6      	ldr	r6, [r4, #28]
 8026fac:	3d20      	subs	r5, #32
 8026fae:	61de      	str	r6, [r3, #28]
 8026fb0:	3420      	adds	r4, #32
 8026fb2:	3320      	adds	r3, #32
 8026fb4:	2d0f      	cmp	r5, #15
 8026fb6:	d8ea      	bhi.n	8026f8e <memcpy+0x56>
 8026fb8:	f1a2 0310 	sub.w	r3, r2, #16
 8026fbc:	f023 040f 	bic.w	r4, r3, #15
 8026fc0:	f002 030f 	and.w	r3, r2, #15
 8026fc4:	3410      	adds	r4, #16
 8026fc6:	2b03      	cmp	r3, #3
 8026fc8:	eb00 0804 	add.w	r8, r0, r4
 8026fcc:	4421      	add	r1, r4
 8026fce:	d951      	bls.n	8027074 <memcpy+0x13c>
 8026fd0:	f1a3 0904 	sub.w	r9, r3, #4
 8026fd4:	460b      	mov	r3, r1
 8026fd6:	ea4f 0999 	mov.w	r9, r9, lsr #2
 8026fda:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 8026fde:	f853 6b04 	ldr.w	r6, [r3], #4
 8026fe2:	ebc1 050c 	rsb	r5, r1, ip
 8026fe6:	4644      	mov	r4, r8
 8026fe8:	f10c 0c04 	add.w	ip, ip, #4
 8026fec:	4563      	cmp	r3, ip
 8026fee:	f844 6b04 	str.w	r6, [r4], #4
 8026ff2:	f3c5 0580 	ubfx	r5, r5, #2, #1
 8026ff6:	d012      	beq.n	802701e <memcpy+0xe6>
 8026ff8:	b12d      	cbz	r5, 8027006 <memcpy+0xce>
 8026ffa:	f853 5b04 	ldr.w	r5, [r3], #4
 8026ffe:	4563      	cmp	r3, ip
 8027000:	f844 5b04 	str.w	r5, [r4], #4
 8027004:	d00b      	beq.n	802701e <memcpy+0xe6>
 8027006:	461e      	mov	r6, r3
 8027008:	4625      	mov	r5, r4
 802700a:	f856 7b04 	ldr.w	r7, [r6], #4
 802700e:	f845 7b04 	str.w	r7, [r5], #4
 8027012:	685f      	ldr	r7, [r3, #4]
 8027014:	1d33      	adds	r3, r6, #4
 8027016:	6067      	str	r7, [r4, #4]
 8027018:	1d2c      	adds	r4, r5, #4
 802701a:	4563      	cmp	r3, ip
 802701c:	d1f3      	bne.n	8027006 <memcpy+0xce>
 802701e:	f109 0301 	add.w	r3, r9, #1
 8027022:	009c      	lsls	r4, r3, #2
 8027024:	1909      	adds	r1, r1, r4
 8027026:	f002 0203 	and.w	r2, r2, #3
 802702a:	4444      	add	r4, r8
 802702c:	b1da      	cbz	r2, 8027066 <memcpy+0x12e>
 802702e:	4623      	mov	r3, r4
 8027030:	780d      	ldrb	r5, [r1, #0]
 8027032:	f803 5b01 	strb.w	r5, [r3], #1
 8027036:	18a2      	adds	r2, r4, r2
 8027038:	43e4      	mvns	r4, r4
 802703a:	1914      	adds	r4, r2, r4
 802703c:	4293      	cmp	r3, r2
 802703e:	f004 0401 	and.w	r4, r4, #1
 8027042:	d010      	beq.n	8027066 <memcpy+0x12e>
 8027044:	b12c      	cbz	r4, 8027052 <memcpy+0x11a>
 8027046:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 802704a:	f803 4b01 	strb.w	r4, [r3], #1
 802704e:	4293      	cmp	r3, r2
 8027050:	d009      	beq.n	8027066 <memcpy+0x12e>
 8027052:	784d      	ldrb	r5, [r1, #1]
 8027054:	461c      	mov	r4, r3
 8027056:	f804 5b01 	strb.w	r5, [r4], #1
 802705a:	788d      	ldrb	r5, [r1, #2]
 802705c:	705d      	strb	r5, [r3, #1]
 802705e:	1c63      	adds	r3, r4, #1
 8027060:	3102      	adds	r1, #2
 8027062:	4293      	cmp	r3, r2
 8027064:	d1f5      	bne.n	8027052 <memcpy+0x11a>
 8027066:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 802706a:	4770      	bx	lr
 802706c:	4604      	mov	r4, r0
 802706e:	e7dd      	b.n	802702c <memcpy+0xf4>
 8027070:	4604      	mov	r4, r0
 8027072:	e7dc      	b.n	802702e <memcpy+0xf6>
 8027074:	4644      	mov	r4, r8
 8027076:	461a      	mov	r2, r3
 8027078:	e7d8      	b.n	802702c <memcpy+0xf4>
 802707a:	bf00      	nop

0802707c <memmove>:
 802707c:	4288      	cmp	r0, r1
 802707e:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8027082:	d926      	bls.n	80270d2 <memmove+0x56>
 8027084:	188c      	adds	r4, r1, r2
 8027086:	42a0      	cmp	r0, r4
 8027088:	d223      	bcs.n	80270d2 <memmove+0x56>
 802708a:	1883      	adds	r3, r0, r2
 802708c:	1e55      	subs	r5, r2, #1
 802708e:	b1ea      	cbz	r2, 80270cc <memmove+0x50>
 8027090:	4622      	mov	r2, r4
 8027092:	f005 0401 	and.w	r4, r5, #1
 8027096:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
 802709a:	f803 1d01 	strb.w	r1, [r3, #-1]!
 802709e:	1e69      	subs	r1, r5, #1
 80270a0:	b1a5      	cbz	r5, 80270cc <memmove+0x50>
 80270a2:	b13c      	cbz	r4, 80270b4 <memmove+0x38>
 80270a4:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 80270a8:	3901      	subs	r1, #1
 80270aa:	f1b1 3fff 	cmp.w	r1, #4294967295
 80270ae:	f803 4d01 	strb.w	r4, [r3, #-1]!
 80270b2:	d00b      	beq.n	80270cc <memmove+0x50>
 80270b4:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 80270b8:	f803 4d01 	strb.w	r4, [r3, #-1]!
 80270bc:	3902      	subs	r1, #2
 80270be:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 80270c2:	f1b1 3fff 	cmp.w	r1, #4294967295
 80270c6:	f803 4d01 	strb.w	r4, [r3, #-1]!
 80270ca:	d1f3      	bne.n	80270b4 <memmove+0x38>
 80270cc:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80270d0:	4770      	bx	lr
 80270d2:	2a0f      	cmp	r2, #15
 80270d4:	f240 8096 	bls.w	8027204 <memmove+0x188>
 80270d8:	ea41 0300 	orr.w	r3, r1, r0
 80270dc:	079b      	lsls	r3, r3, #30
 80270de:	f040 8093 	bne.w	8027208 <memmove+0x18c>
 80270e2:	680c      	ldr	r4, [r1, #0]
 80270e4:	6004      	str	r4, [r0, #0]
 80270e6:	684d      	ldr	r5, [r1, #4]
 80270e8:	6045      	str	r5, [r0, #4]
 80270ea:	688e      	ldr	r6, [r1, #8]
 80270ec:	f1a2 0310 	sub.w	r3, r2, #16
 80270f0:	6086      	str	r6, [r0, #8]
 80270f2:	68cc      	ldr	r4, [r1, #12]
 80270f4:	461d      	mov	r5, r3
 80270f6:	2d0f      	cmp	r5, #15
 80270f8:	60c4      	str	r4, [r0, #12]
 80270fa:	f3c3 1600 	ubfx	r6, r3, #4, #1
 80270fe:	f101 0410 	add.w	r4, r1, #16
 8027102:	f100 0310 	add.w	r3, r0, #16
 8027106:	d922      	bls.n	802714e <memmove+0xd2>
 8027108:	b166      	cbz	r6, 8027124 <memmove+0xa8>
 802710a:	6826      	ldr	r6, [r4, #0]
 802710c:	601e      	str	r6, [r3, #0]
 802710e:	6866      	ldr	r6, [r4, #4]
 8027110:	605e      	str	r6, [r3, #4]
 8027112:	68a6      	ldr	r6, [r4, #8]
 8027114:	609e      	str	r6, [r3, #8]
 8027116:	68e6      	ldr	r6, [r4, #12]
 8027118:	3d10      	subs	r5, #16
 802711a:	60de      	str	r6, [r3, #12]
 802711c:	3410      	adds	r4, #16
 802711e:	3310      	adds	r3, #16
 8027120:	2d0f      	cmp	r5, #15
 8027122:	d914      	bls.n	802714e <memmove+0xd2>
 8027124:	6826      	ldr	r6, [r4, #0]
 8027126:	601e      	str	r6, [r3, #0]
 8027128:	6866      	ldr	r6, [r4, #4]
 802712a:	605e      	str	r6, [r3, #4]
 802712c:	68a6      	ldr	r6, [r4, #8]
 802712e:	609e      	str	r6, [r3, #8]
 8027130:	68e6      	ldr	r6, [r4, #12]
 8027132:	60de      	str	r6, [r3, #12]
 8027134:	6926      	ldr	r6, [r4, #16]
 8027136:	611e      	str	r6, [r3, #16]
 8027138:	6966      	ldr	r6, [r4, #20]
 802713a:	615e      	str	r6, [r3, #20]
 802713c:	69a6      	ldr	r6, [r4, #24]
 802713e:	619e      	str	r6, [r3, #24]
 8027140:	69e6      	ldr	r6, [r4, #28]
 8027142:	3d20      	subs	r5, #32
 8027144:	61de      	str	r6, [r3, #28]
 8027146:	3420      	adds	r4, #32
 8027148:	3320      	adds	r3, #32
 802714a:	2d0f      	cmp	r5, #15
 802714c:	d8ea      	bhi.n	8027124 <memmove+0xa8>
 802714e:	f1a2 0310 	sub.w	r3, r2, #16
 8027152:	f023 040f 	bic.w	r4, r3, #15
 8027156:	f002 030f 	and.w	r3, r2, #15
 802715a:	3410      	adds	r4, #16
 802715c:	2b03      	cmp	r3, #3
 802715e:	eb00 0804 	add.w	r8, r0, r4
 8027162:	4421      	add	r1, r4
 8027164:	d952      	bls.n	802720c <memmove+0x190>
 8027166:	f1a3 0904 	sub.w	r9, r3, #4
 802716a:	460b      	mov	r3, r1
 802716c:	ea4f 0999 	mov.w	r9, r9, lsr #2
 8027170:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 8027174:	f853 6b04 	ldr.w	r6, [r3], #4
 8027178:	ebc1 050c 	rsb	r5, r1, ip
 802717c:	4644      	mov	r4, r8
 802717e:	f10c 0c04 	add.w	ip, ip, #4
 8027182:	4563      	cmp	r3, ip
 8027184:	f844 6b04 	str.w	r6, [r4], #4
 8027188:	f3c5 0580 	ubfx	r5, r5, #2, #1
 802718c:	d012      	beq.n	80271b4 <memmove+0x138>
 802718e:	b12d      	cbz	r5, 802719c <memmove+0x120>
 8027190:	f853 5b04 	ldr.w	r5, [r3], #4
 8027194:	4563      	cmp	r3, ip
 8027196:	f844 5b04 	str.w	r5, [r4], #4
 802719a:	d00b      	beq.n	80271b4 <memmove+0x138>
 802719c:	461e      	mov	r6, r3
 802719e:	4625      	mov	r5, r4
 80271a0:	f856 7b04 	ldr.w	r7, [r6], #4
 80271a4:	f845 7b04 	str.w	r7, [r5], #4
 80271a8:	685f      	ldr	r7, [r3, #4]
 80271aa:	1d33      	adds	r3, r6, #4
 80271ac:	6067      	str	r7, [r4, #4]
 80271ae:	1d2c      	adds	r4, r5, #4
 80271b0:	4563      	cmp	r3, ip
 80271b2:	d1f3      	bne.n	802719c <memmove+0x120>
 80271b4:	f109 0301 	add.w	r3, r9, #1
 80271b8:	009c      	lsls	r4, r3, #2
 80271ba:	1909      	adds	r1, r1, r4
 80271bc:	f002 0203 	and.w	r2, r2, #3
 80271c0:	4444      	add	r4, r8
 80271c2:	2a00      	cmp	r2, #0
 80271c4:	d082      	beq.n	80270cc <memmove+0x50>
 80271c6:	4623      	mov	r3, r4
 80271c8:	780d      	ldrb	r5, [r1, #0]
 80271ca:	f803 5b01 	strb.w	r5, [r3], #1
 80271ce:	18a2      	adds	r2, r4, r2
 80271d0:	43e4      	mvns	r4, r4
 80271d2:	1914      	adds	r4, r2, r4
 80271d4:	4293      	cmp	r3, r2
 80271d6:	f004 0401 	and.w	r4, r4, #1
 80271da:	f43f af77 	beq.w	80270cc <memmove+0x50>
 80271de:	b134      	cbz	r4, 80271ee <memmove+0x172>
 80271e0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80271e4:	f803 4b01 	strb.w	r4, [r3], #1
 80271e8:	4293      	cmp	r3, r2
 80271ea:	f43f af6f 	beq.w	80270cc <memmove+0x50>
 80271ee:	784d      	ldrb	r5, [r1, #1]
 80271f0:	461c      	mov	r4, r3
 80271f2:	f804 5b01 	strb.w	r5, [r4], #1
 80271f6:	788d      	ldrb	r5, [r1, #2]
 80271f8:	705d      	strb	r5, [r3, #1]
 80271fa:	1c63      	adds	r3, r4, #1
 80271fc:	3102      	adds	r1, #2
 80271fe:	4293      	cmp	r3, r2
 8027200:	d1f5      	bne.n	80271ee <memmove+0x172>
 8027202:	e763      	b.n	80270cc <memmove+0x50>
 8027204:	4604      	mov	r4, r0
 8027206:	e7dc      	b.n	80271c2 <memmove+0x146>
 8027208:	4604      	mov	r4, r0
 802720a:	e7dc      	b.n	80271c6 <memmove+0x14a>
 802720c:	4644      	mov	r4, r8
 802720e:	461a      	mov	r2, r3
 8027210:	e7d7      	b.n	80271c2 <memmove+0x146>
 8027212:	bf00      	nop

08027214 <memset>:
 8027214:	b4f0      	push	{r4, r5, r6, r7}
 8027216:	0784      	lsls	r4, r0, #30
 8027218:	4603      	mov	r3, r0
 802721a:	f000 808e 	beq.w	802733a <memset+0x126>
 802721e:	1e54      	subs	r4, r2, #1
 8027220:	2a00      	cmp	r2, #0
 8027222:	f000 8088 	beq.w	8027336 <memset+0x122>
 8027226:	07e5      	lsls	r5, r4, #31
 8027228:	b2ce      	uxtb	r6, r1
 802722a:	d411      	bmi.n	8027250 <memset+0x3c>
 802722c:	461a      	mov	r2, r3
 802722e:	1e67      	subs	r7, r4, #1
 8027230:	f802 6b01 	strb.w	r6, [r2], #1
 8027234:	4613      	mov	r3, r2
 8027236:	4615      	mov	r5, r2
 8027238:	0792      	lsls	r2, r2, #30
 802723a:	d00f      	beq.n	802725c <memset+0x48>
 802723c:	2c00      	cmp	r4, #0
 802723e:	d07a      	beq.n	8027336 <memset+0x122>
 8027240:	f803 6b01 	strb.w	r6, [r3], #1
 8027244:	079a      	lsls	r2, r3, #30
 8027246:	463c      	mov	r4, r7
 8027248:	461d      	mov	r5, r3
 802724a:	d007      	beq.n	802725c <memset+0x48>
 802724c:	3c01      	subs	r4, #1
 802724e:	e7ed      	b.n	802722c <memset+0x18>
 8027250:	4603      	mov	r3, r0
 8027252:	f803 6b01 	strb.w	r6, [r3], #1
 8027256:	079a      	lsls	r2, r3, #30
 8027258:	461d      	mov	r5, r3
 802725a:	d1f7      	bne.n	802724c <memset+0x38>
 802725c:	2c03      	cmp	r4, #3
 802725e:	d952      	bls.n	8027306 <memset+0xf2>
 8027260:	b2ce      	uxtb	r6, r1
 8027262:	ea46 2706 	orr.w	r7, r6, r6, lsl #8
 8027266:	2c0f      	cmp	r4, #15
 8027268:	ea47 4307 	orr.w	r3, r7, r7, lsl #16
 802726c:	d92d      	bls.n	80272ca <memset+0xb6>
 802726e:	f1a4 0210 	sub.w	r2, r4, #16
 8027272:	4617      	mov	r7, r2
 8027274:	2f0f      	cmp	r7, #15
 8027276:	f3c2 1600 	ubfx	r6, r2, #4, #1
 802727a:	602b      	str	r3, [r5, #0]
 802727c:	606b      	str	r3, [r5, #4]
 802727e:	60ab      	str	r3, [r5, #8]
 8027280:	60eb      	str	r3, [r5, #12]
 8027282:	f105 0210 	add.w	r2, r5, #16
 8027286:	d916      	bls.n	80272b6 <memset+0xa2>
 8027288:	b13e      	cbz	r6, 802729a <memset+0x86>
 802728a:	3f10      	subs	r7, #16
 802728c:	6013      	str	r3, [r2, #0]
 802728e:	6053      	str	r3, [r2, #4]
 8027290:	6093      	str	r3, [r2, #8]
 8027292:	60d3      	str	r3, [r2, #12]
 8027294:	3210      	adds	r2, #16
 8027296:	2f0f      	cmp	r7, #15
 8027298:	d90d      	bls.n	80272b6 <memset+0xa2>
 802729a:	3f20      	subs	r7, #32
 802729c:	f102 0610 	add.w	r6, r2, #16
 80272a0:	6013      	str	r3, [r2, #0]
 80272a2:	6053      	str	r3, [r2, #4]
 80272a4:	6093      	str	r3, [r2, #8]
 80272a6:	60d3      	str	r3, [r2, #12]
 80272a8:	6113      	str	r3, [r2, #16]
 80272aa:	6153      	str	r3, [r2, #20]
 80272ac:	6193      	str	r3, [r2, #24]
 80272ae:	61d3      	str	r3, [r2, #28]
 80272b0:	3220      	adds	r2, #32
 80272b2:	2f0f      	cmp	r7, #15
 80272b4:	d8f1      	bhi.n	802729a <memset+0x86>
 80272b6:	f1a4 0210 	sub.w	r2, r4, #16
 80272ba:	f022 020f 	bic.w	r2, r2, #15
 80272be:	f004 040f 	and.w	r4, r4, #15
 80272c2:	3210      	adds	r2, #16
 80272c4:	2c03      	cmp	r4, #3
 80272c6:	4415      	add	r5, r2
 80272c8:	d91d      	bls.n	8027306 <memset+0xf2>
 80272ca:	1f27      	subs	r7, r4, #4
 80272cc:	463e      	mov	r6, r7
 80272ce:	462a      	mov	r2, r5
 80272d0:	2e03      	cmp	r6, #3
 80272d2:	f842 3b04 	str.w	r3, [r2], #4
 80272d6:	f3c7 0780 	ubfx	r7, r7, #2, #1
 80272da:	d90d      	bls.n	80272f8 <memset+0xe4>
 80272dc:	b127      	cbz	r7, 80272e8 <memset+0xd4>
 80272de:	3e04      	subs	r6, #4
 80272e0:	2e03      	cmp	r6, #3
 80272e2:	f842 3b04 	str.w	r3, [r2], #4
 80272e6:	d907      	bls.n	80272f8 <memset+0xe4>
 80272e8:	4617      	mov	r7, r2
 80272ea:	3e08      	subs	r6, #8
 80272ec:	f847 3b04 	str.w	r3, [r7], #4
 80272f0:	6053      	str	r3, [r2, #4]
 80272f2:	1d3a      	adds	r2, r7, #4
 80272f4:	2e03      	cmp	r6, #3
 80272f6:	d8f7      	bhi.n	80272e8 <memset+0xd4>
 80272f8:	1f23      	subs	r3, r4, #4
 80272fa:	f023 0203 	bic.w	r2, r3, #3
 80272fe:	1d13      	adds	r3, r2, #4
 8027300:	f004 0403 	and.w	r4, r4, #3
 8027304:	18ed      	adds	r5, r5, r3
 8027306:	b1b4      	cbz	r4, 8027336 <memset+0x122>
 8027308:	462b      	mov	r3, r5
 802730a:	b2c9      	uxtb	r1, r1
 802730c:	f803 1b01 	strb.w	r1, [r3], #1
 8027310:	192c      	adds	r4, r5, r4
 8027312:	43ed      	mvns	r5, r5
 8027314:	1962      	adds	r2, r4, r5
 8027316:	42a3      	cmp	r3, r4
 8027318:	f002 0501 	and.w	r5, r2, #1
 802731c:	d00b      	beq.n	8027336 <memset+0x122>
 802731e:	b11d      	cbz	r5, 8027328 <memset+0x114>
 8027320:	f803 1b01 	strb.w	r1, [r3], #1
 8027324:	42a3      	cmp	r3, r4
 8027326:	d006      	beq.n	8027336 <memset+0x122>
 8027328:	461a      	mov	r2, r3
 802732a:	f802 1b01 	strb.w	r1, [r2], #1
 802732e:	7059      	strb	r1, [r3, #1]
 8027330:	1c53      	adds	r3, r2, #1
 8027332:	42a3      	cmp	r3, r4
 8027334:	d1f8      	bne.n	8027328 <memset+0x114>
 8027336:	bcf0      	pop	{r4, r5, r6, r7}
 8027338:	4770      	bx	lr
 802733a:	4605      	mov	r5, r0
 802733c:	4614      	mov	r4, r2
 802733e:	e78d      	b.n	802725c <memset+0x48>

08027340 <_sprintf_r>:
 8027340:	b40c      	push	{r2, r3}
 8027342:	b5f0      	push	{r4, r5, r6, r7, lr}
 8027344:	b09d      	sub	sp, #116	; 0x74
 8027346:	ac22      	add	r4, sp, #136	; 0x88
 8027348:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 802734c:	f854 2b04 	ldr.w	r2, [r4], #4
 8027350:	9102      	str	r1, [sp, #8]
 8027352:	460e      	mov	r6, r1
 8027354:	4623      	mov	r3, r4
 8027356:	9504      	str	r5, [sp, #16]
 8027358:	9507      	str	r5, [sp, #28]
 802735a:	a902      	add	r1, sp, #8
 802735c:	f44f 7702 	mov.w	r7, #520	; 0x208
 8027360:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8027364:	f8ad 7014 	strh.w	r7, [sp, #20]
 8027368:	9606      	str	r6, [sp, #24]
 802736a:	f8ad 5016 	strh.w	r5, [sp, #22]
 802736e:	9401      	str	r4, [sp, #4]
 8027370:	f000 fa3c 	bl	80277ec <_svfprintf_r>
 8027374:	9b02      	ldr	r3, [sp, #8]
 8027376:	2200      	movs	r2, #0
 8027378:	701a      	strb	r2, [r3, #0]
 802737a:	b01d      	add	sp, #116	; 0x74
 802737c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8027380:	b002      	add	sp, #8
 8027382:	4770      	bx	lr

08027384 <sprintf>:
 8027384:	b40e      	push	{r1, r2, r3}
 8027386:	b570      	push	{r4, r5, r6, lr}
 8027388:	b09d      	sub	sp, #116	; 0x74
 802738a:	ac21      	add	r4, sp, #132	; 0x84
 802738c:	f240 6310 	movw	r3, #1552	; 0x610
 8027390:	f854 2b04 	ldr.w	r2, [r4], #4
 8027394:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8027398:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 802739c:	f44f 7102 	mov.w	r1, #520	; 0x208
 80273a0:	4606      	mov	r6, r0
 80273a2:	f8ad 1014 	strh.w	r1, [sp, #20]
 80273a6:	9504      	str	r5, [sp, #16]
 80273a8:	9507      	str	r5, [sp, #28]
 80273aa:	6818      	ldr	r0, [r3, #0]
 80273ac:	9602      	str	r6, [sp, #8]
 80273ae:	4623      	mov	r3, r4
 80273b0:	a902      	add	r1, sp, #8
 80273b2:	f64f 75ff 	movw	r5, #65535	; 0xffff
 80273b6:	9606      	str	r6, [sp, #24]
 80273b8:	f8ad 5016 	strh.w	r5, [sp, #22]
 80273bc:	9401      	str	r4, [sp, #4]
 80273be:	f000 fa15 	bl	80277ec <_svfprintf_r>
 80273c2:	9b02      	ldr	r3, [sp, #8]
 80273c4:	2200      	movs	r2, #0
 80273c6:	701a      	strb	r2, [r3, #0]
 80273c8:	b01d      	add	sp, #116	; 0x74
 80273ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80273ce:	b003      	add	sp, #12
 80273d0:	4770      	bx	lr
 80273d2:	bf00      	nop

080273d4 <strcmp>:
 80273d4:	ea80 0201 	eor.w	r2, r0, r1
 80273d8:	f012 0f03 	tst.w	r2, #3
 80273dc:	f040 803a 	bne.w	8027454 <strcmp_unaligned>
 80273e0:	f010 0203 	ands.w	r2, r0, #3
 80273e4:	f020 0003 	bic.w	r0, r0, #3
 80273e8:	f021 0103 	bic.w	r1, r1, #3
 80273ec:	f850 cb04 	ldr.w	ip, [r0], #4
 80273f0:	bf08      	it	eq
 80273f2:	f851 3b04 	ldreq.w	r3, [r1], #4
 80273f6:	d00d      	beq.n	8027414 <strcmp+0x40>
 80273f8:	f082 0203 	eor.w	r2, r2, #3
 80273fc:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8027400:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8027404:	fa23 f202 	lsr.w	r2, r3, r2
 8027408:	f851 3b04 	ldr.w	r3, [r1], #4
 802740c:	ea4c 0c02 	orr.w	ip, ip, r2
 8027410:	ea43 0302 	orr.w	r3, r3, r2
 8027414:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
 8027418:	459c      	cmp	ip, r3
 802741a:	bf01      	itttt	eq
 802741c:	ea22 020c 	biceq.w	r2, r2, ip
 8027420:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
 8027424:	f850 cb04 	ldreq.w	ip, [r0], #4
 8027428:	f851 3b04 	ldreq.w	r3, [r1], #4
 802742c:	d0f2      	beq.n	8027414 <strcmp+0x40>
 802742e:	ea4f 600c 	mov.w	r0, ip, lsl #24
 8027432:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 8027436:	2801      	cmp	r0, #1
 8027438:	bf28      	it	cs
 802743a:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
 802743e:	bf08      	it	eq
 8027440:	0a1b      	lsreq	r3, r3, #8
 8027442:	d0f4      	beq.n	802742e <strcmp+0x5a>
 8027444:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8027448:	ea4f 6010 	mov.w	r0, r0, lsr #24
 802744c:	eba0 0003 	sub.w	r0, r0, r3
 8027450:	4770      	bx	lr
 8027452:	bf00      	nop

08027454 <strcmp_unaligned>:
 8027454:	f010 0f03 	tst.w	r0, #3
 8027458:	d00a      	beq.n	8027470 <strcmp_unaligned+0x1c>
 802745a:	f810 2b01 	ldrb.w	r2, [r0], #1
 802745e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8027462:	2a01      	cmp	r2, #1
 8027464:	bf28      	it	cs
 8027466:	429a      	cmpcs	r2, r3
 8027468:	d0f4      	beq.n	8027454 <strcmp_unaligned>
 802746a:	eba2 0003 	sub.w	r0, r2, r3
 802746e:	4770      	bx	lr
 8027470:	f84d 5d04 	str.w	r5, [sp, #-4]!
 8027474:	f84d 4d04 	str.w	r4, [sp, #-4]!
 8027478:	f04f 0201 	mov.w	r2, #1
 802747c:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
 8027480:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
 8027484:	f001 0c03 	and.w	ip, r1, #3
 8027488:	f021 0103 	bic.w	r1, r1, #3
 802748c:	f850 4b04 	ldr.w	r4, [r0], #4
 8027490:	f851 5b04 	ldr.w	r5, [r1], #4
 8027494:	f1bc 0f02 	cmp.w	ip, #2
 8027498:	d026      	beq.n	80274e8 <strcmp_unaligned+0x94>
 802749a:	d84b      	bhi.n	8027534 <strcmp_unaligned+0xe0>
 802749c:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
 80274a0:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
 80274a4:	eba4 0302 	sub.w	r3, r4, r2
 80274a8:	ea23 0304 	bic.w	r3, r3, r4
 80274ac:	d10d      	bne.n	80274ca <strcmp_unaligned+0x76>
 80274ae:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 80274b2:	bf08      	it	eq
 80274b4:	f851 5b04 	ldreq.w	r5, [r1], #4
 80274b8:	d10a      	bne.n	80274d0 <strcmp_unaligned+0x7c>
 80274ba:	ea8c 0c04 	eor.w	ip, ip, r4
 80274be:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
 80274c2:	d10c      	bne.n	80274de <strcmp_unaligned+0x8a>
 80274c4:	f850 4b04 	ldr.w	r4, [r0], #4
 80274c8:	e7e8      	b.n	802749c <strcmp_unaligned+0x48>
 80274ca:	ea4f 2515 	mov.w	r5, r5, lsr #8
 80274ce:	e05c      	b.n	802758a <strcmp_unaligned+0x136>
 80274d0:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
 80274d4:	d152      	bne.n	802757c <strcmp_unaligned+0x128>
 80274d6:	780d      	ldrb	r5, [r1, #0]
 80274d8:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 80274dc:	e055      	b.n	802758a <strcmp_unaligned+0x136>
 80274de:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 80274e2:	f005 05ff 	and.w	r5, r5, #255	; 0xff
 80274e6:	e050      	b.n	802758a <strcmp_unaligned+0x136>
 80274e8:	ea4f 4c04 	mov.w	ip, r4, lsl #16
 80274ec:	eba4 0302 	sub.w	r3, r4, r2
 80274f0:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80274f4:	ea23 0304 	bic.w	r3, r3, r4
 80274f8:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
 80274fc:	d117      	bne.n	802752e <strcmp_unaligned+0xda>
 80274fe:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8027502:	bf08      	it	eq
 8027504:	f851 5b04 	ldreq.w	r5, [r1], #4
 8027508:	d107      	bne.n	802751a <strcmp_unaligned+0xc6>
 802750a:	ea8c 0c04 	eor.w	ip, ip, r4
 802750e:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
 8027512:	d108      	bne.n	8027526 <strcmp_unaligned+0xd2>
 8027514:	f850 4b04 	ldr.w	r4, [r0], #4
 8027518:	e7e6      	b.n	80274e8 <strcmp_unaligned+0x94>
 802751a:	041b      	lsls	r3, r3, #16
 802751c:	d12e      	bne.n	802757c <strcmp_unaligned+0x128>
 802751e:	880d      	ldrh	r5, [r1, #0]
 8027520:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8027524:	e031      	b.n	802758a <strcmp_unaligned+0x136>
 8027526:	ea4f 4505 	mov.w	r5, r5, lsl #16
 802752a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 802752e:	ea4f 4515 	mov.w	r5, r5, lsr #16
 8027532:	e02a      	b.n	802758a <strcmp_unaligned+0x136>
 8027534:	f004 0cff 	and.w	ip, r4, #255	; 0xff
 8027538:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
 802753c:	eba4 0302 	sub.w	r3, r4, r2
 8027540:	ea23 0304 	bic.w	r3, r3, r4
 8027544:	d10d      	bne.n	8027562 <strcmp_unaligned+0x10e>
 8027546:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 802754a:	bf08      	it	eq
 802754c:	f851 5b04 	ldreq.w	r5, [r1], #4
 8027550:	d10a      	bne.n	8027568 <strcmp_unaligned+0x114>
 8027552:	ea8c 0c04 	eor.w	ip, ip, r4
 8027556:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
 802755a:	d10a      	bne.n	8027572 <strcmp_unaligned+0x11e>
 802755c:	f850 4b04 	ldr.w	r4, [r0], #4
 8027560:	e7e8      	b.n	8027534 <strcmp_unaligned+0xe0>
 8027562:	ea4f 6515 	mov.w	r5, r5, lsr #24
 8027566:	e010      	b.n	802758a <strcmp_unaligned+0x136>
 8027568:	f014 0fff 	tst.w	r4, #255	; 0xff
 802756c:	d006      	beq.n	802757c <strcmp_unaligned+0x128>
 802756e:	f851 5b04 	ldr.w	r5, [r1], #4
 8027572:	ea4f 2c14 	mov.w	ip, r4, lsr #8
 8027576:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 802757a:	e006      	b.n	802758a <strcmp_unaligned+0x136>
 802757c:	f04f 0000 	mov.w	r0, #0
 8027580:	f85d 4b04 	ldr.w	r4, [sp], #4
 8027584:	f85d 5b04 	ldr.w	r5, [sp], #4
 8027588:	4770      	bx	lr
 802758a:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
 802758e:	f005 00ff 	and.w	r0, r5, #255	; 0xff
 8027592:	2801      	cmp	r0, #1
 8027594:	bf28      	it	cs
 8027596:	4290      	cmpcs	r0, r2
 8027598:	bf04      	itt	eq
 802759a:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
 802759e:	0a2d      	lsreq	r5, r5, #8
 80275a0:	d0f3      	beq.n	802758a <strcmp_unaligned+0x136>
 80275a2:	eba2 0000 	sub.w	r0, r2, r0
 80275a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80275aa:	f85d 5b04 	ldr.w	r5, [sp], #4
 80275ae:	4770      	bx	lr

080275b0 <strcpy>:
 80275b0:	ea80 0201 	eor.w	r2, r0, r1
 80275b4:	4684      	mov	ip, r0
 80275b6:	f012 0f03 	tst.w	r2, #3
 80275ba:	d14f      	bne.n	802765c <strcpy+0xac>
 80275bc:	f011 0f03 	tst.w	r1, #3
 80275c0:	d132      	bne.n	8027628 <strcpy+0x78>
 80275c2:	f84d 4d04 	str.w	r4, [sp, #-4]!
 80275c6:	f011 0f04 	tst.w	r1, #4
 80275ca:	f851 3b04 	ldr.w	r3, [r1], #4
 80275ce:	d00b      	beq.n	80275e8 <strcpy+0x38>
 80275d0:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 80275d4:	439a      	bics	r2, r3
 80275d6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80275da:	bf04      	itt	eq
 80275dc:	f84c 3b04 	streq.w	r3, [ip], #4
 80275e0:	f851 3b04 	ldreq.w	r3, [r1], #4
 80275e4:	d116      	bne.n	8027614 <strcpy+0x64>
 80275e6:	bf00      	nop
 80275e8:	f851 4b04 	ldr.w	r4, [r1], #4
 80275ec:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 80275f0:	439a      	bics	r2, r3
 80275f2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80275f6:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 80275fa:	d10b      	bne.n	8027614 <strcpy+0x64>
 80275fc:	f84c 3b04 	str.w	r3, [ip], #4
 8027600:	43a2      	bics	r2, r4
 8027602:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8027606:	bf04      	itt	eq
 8027608:	f851 3b04 	ldreq.w	r3, [r1], #4
 802760c:	f84c 4b04 	streq.w	r4, [ip], #4
 8027610:	d0ea      	beq.n	80275e8 <strcpy+0x38>
 8027612:	4623      	mov	r3, r4
 8027614:	f80c 3b01 	strb.w	r3, [ip], #1
 8027618:	f013 0fff 	tst.w	r3, #255	; 0xff
 802761c:	ea4f 2333 	mov.w	r3, r3, ror #8
 8027620:	d1f8      	bne.n	8027614 <strcpy+0x64>
 8027622:	f85d 4b04 	ldr.w	r4, [sp], #4
 8027626:	4770      	bx	lr
 8027628:	f011 0f01 	tst.w	r1, #1
 802762c:	d006      	beq.n	802763c <strcpy+0x8c>
 802762e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8027632:	f80c 2b01 	strb.w	r2, [ip], #1
 8027636:	2a00      	cmp	r2, #0
 8027638:	bf08      	it	eq
 802763a:	4770      	bxeq	lr
 802763c:	f011 0f02 	tst.w	r1, #2
 8027640:	d0bf      	beq.n	80275c2 <strcpy+0x12>
 8027642:	f831 2b02 	ldrh.w	r2, [r1], #2
 8027646:	f012 0fff 	tst.w	r2, #255	; 0xff
 802764a:	bf16      	itet	ne
 802764c:	f82c 2b02 	strhne.w	r2, [ip], #2
 8027650:	f88c 2000 	strbeq.w	r2, [ip]
 8027654:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
 8027658:	d1b3      	bne.n	80275c2 <strcpy+0x12>
 802765a:	4770      	bx	lr
 802765c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8027660:	f80c 2b01 	strb.w	r2, [ip], #1
 8027664:	2a00      	cmp	r2, #0
 8027666:	d1f9      	bne.n	802765c <strcpy+0xac>
 8027668:	4770      	bx	lr
 802766a:	bf00      	nop

0802766c <strlen>:
 802766c:	f020 0103 	bic.w	r1, r0, #3
 8027670:	f010 0003 	ands.w	r0, r0, #3
 8027674:	f1c0 0000 	rsb	r0, r0, #0
 8027678:	f851 3b04 	ldr.w	r3, [r1], #4
 802767c:	f100 0c04 	add.w	ip, r0, #4
 8027680:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8027684:	f06f 0200 	mvn.w	r2, #0
 8027688:	bf1c      	itt	ne
 802768a:	fa22 f20c 	lsrne.w	r2, r2, ip
 802768e:	4313      	orrne	r3, r2
 8027690:	f04f 0c01 	mov.w	ip, #1
 8027694:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8027698:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 802769c:	eba3 020c 	sub.w	r2, r3, ip
 80276a0:	ea22 0203 	bic.w	r2, r2, r3
 80276a4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 80276a8:	bf04      	itt	eq
 80276aa:	f851 3b04 	ldreq.w	r3, [r1], #4
 80276ae:	3004      	addeq	r0, #4
 80276b0:	d0f4      	beq.n	802769c <strlen+0x30>
 80276b2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80276b6:	bf1f      	itttt	ne
 80276b8:	3001      	addne	r0, #1
 80276ba:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 80276be:	3001      	addne	r0, #1
 80276c0:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 80276c4:	bf18      	it	ne
 80276c6:	3001      	addne	r0, #1
 80276c8:	4770      	bx	lr
 80276ca:	bf00      	nop

080276cc <strncmp>:
 80276cc:	b4f0      	push	{r4, r5, r6, r7}
 80276ce:	2a00      	cmp	r2, #0
 80276d0:	f000 8083 	beq.w	80277da <strncmp+0x10e>
 80276d4:	ea41 0300 	orr.w	r3, r1, r0
 80276d8:	f013 0503 	ands.w	r5, r3, #3
 80276dc:	d02e      	beq.n	802773c <strncmp+0x70>
 80276de:	1e55      	subs	r5, r2, #1
 80276e0:	7803      	ldrb	r3, [r0, #0]
 80276e2:	780a      	ldrb	r2, [r1, #0]
 80276e4:	4293      	cmp	r3, r2
 80276e6:	d126      	bne.n	8027736 <strncmp+0x6a>
 80276e8:	2d00      	cmp	r5, #0
 80276ea:	d07a      	beq.n	80277e2 <strncmp+0x116>
 80276ec:	2b00      	cmp	r3, #0
 80276ee:	d07a      	beq.n	80277e6 <strncmp+0x11a>
 80276f0:	3501      	adds	r5, #1
 80276f2:	1c8c      	adds	r4, r1, #2
 80276f4:	194d      	adds	r5, r1, r5
 80276f6:	1b2b      	subs	r3, r5, r4
 80276f8:	07db      	lsls	r3, r3, #31
 80276fa:	d516      	bpl.n	802772a <strncmp+0x5e>
 80276fc:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8027700:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8027704:	4293      	cmp	r3, r2
 8027706:	d116      	bne.n	8027736 <strncmp+0x6a>
 8027708:	1ccc      	adds	r4, r1, #3
 802770a:	b973      	cbnz	r3, 802772a <strncmp+0x5e>
 802770c:	e036      	b.n	802777c <strncmp+0xb0>
 802770e:	42ac      	cmp	r4, r5
 8027710:	d034      	beq.n	802777c <strncmp+0xb0>
 8027712:	3401      	adds	r4, #1
 8027714:	2b00      	cmp	r3, #0
 8027716:	d031      	beq.n	802777c <strncmp+0xb0>
 8027718:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 802771c:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8027720:	4293      	cmp	r3, r2
 8027722:	d108      	bne.n	8027736 <strncmp+0x6a>
 8027724:	3401      	adds	r4, #1
 8027726:	2b00      	cmp	r3, #0
 8027728:	d028      	beq.n	802777c <strncmp+0xb0>
 802772a:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 802772e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8027732:	4293      	cmp	r3, r2
 8027734:	d0eb      	beq.n	802770e <strncmp+0x42>
 8027736:	1a98      	subs	r0, r3, r2
 8027738:	bcf0      	pop	{r4, r5, r6, r7}
 802773a:	4770      	bx	lr
 802773c:	2a03      	cmp	r2, #3
 802773e:	d9ce      	bls.n	80276de <strncmp+0x12>
 8027740:	6804      	ldr	r4, [r0, #0]
 8027742:	680b      	ldr	r3, [r1, #0]
 8027744:	429c      	cmp	r4, r3
 8027746:	d1ca      	bne.n	80276de <strncmp+0x12>
 8027748:	1f13      	subs	r3, r2, #4
 802774a:	d04c      	beq.n	80277e6 <strncmp+0x11a>
 802774c:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 8027750:	ea22 0404 	bic.w	r4, r2, r4
 8027754:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 8027758:	d143      	bne.n	80277e2 <strncmp+0x116>
 802775a:	075a      	lsls	r2, r3, #29
 802775c:	d52f      	bpl.n	80277be <strncmp+0xf2>
 802775e:	684c      	ldr	r4, [r1, #4]
 8027760:	6842      	ldr	r2, [r0, #4]
 8027762:	3104      	adds	r1, #4
 8027764:	3004      	adds	r0, #4
 8027766:	42a2      	cmp	r2, r4
 8027768:	d139      	bne.n	80277de <strncmp+0x112>
 802776a:	3b04      	subs	r3, #4
 802776c:	d006      	beq.n	802777c <strncmp+0xb0>
 802776e:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 8027772:	ea24 0202 	bic.w	r2, r4, r2
 8027776:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 802777a:	d020      	beq.n	80277be <strncmp+0xf2>
 802777c:	2000      	movs	r0, #0
 802777e:	e7db      	b.n	8027738 <strncmp+0x6c>
 8027780:	6872      	ldr	r2, [r6, #4]
 8027782:	6864      	ldr	r4, [r4, #4]
 8027784:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
 8027788:	42a2      	cmp	r2, r4
 802778a:	ea25 0502 	bic.w	r5, r5, r2
 802778e:	d126      	bne.n	80277de <strncmp+0x112>
 8027790:	3b04      	subs	r3, #4
 8027792:	f100 0004 	add.w	r0, r0, #4
 8027796:	f101 0104 	add.w	r1, r1, #4
 802779a:	d0ef      	beq.n	802777c <strncmp+0xb0>
 802779c:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
 80277a0:	d1ec      	bne.n	802777c <strncmp+0xb0>
 80277a2:	f8dc 2004 	ldr.w	r2, [ip, #4]
 80277a6:	687c      	ldr	r4, [r7, #4]
 80277a8:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
 80277ac:	42a2      	cmp	r2, r4
 80277ae:	ea25 0502 	bic.w	r5, r5, r2
 80277b2:	d114      	bne.n	80277de <strncmp+0x112>
 80277b4:	3b04      	subs	r3, #4
 80277b6:	d0e1      	beq.n	802777c <strncmp+0xb0>
 80277b8:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
 80277bc:	d1de      	bne.n	802777c <strncmp+0xb0>
 80277be:	460c      	mov	r4, r1
 80277c0:	4606      	mov	r6, r0
 80277c2:	3104      	adds	r1, #4
 80277c4:	3004      	adds	r0, #4
 80277c6:	2b03      	cmp	r3, #3
 80277c8:	4684      	mov	ip, r0
 80277ca:	460f      	mov	r7, r1
 80277cc:	d8d8      	bhi.n	8027780 <strncmp+0xb4>
 80277ce:	1e5d      	subs	r5, r3, #1
 80277d0:	2b00      	cmp	r3, #0
 80277d2:	d185      	bne.n	80276e0 <strncmp+0x14>
 80277d4:	7933      	ldrb	r3, [r6, #4]
 80277d6:	7922      	ldrb	r2, [r4, #4]
 80277d8:	e7ad      	b.n	8027736 <strncmp+0x6a>
 80277da:	4610      	mov	r0, r2
 80277dc:	e7ac      	b.n	8027738 <strncmp+0x6c>
 80277de:	1e5d      	subs	r5, r3, #1
 80277e0:	e77e      	b.n	80276e0 <strncmp+0x14>
 80277e2:	4628      	mov	r0, r5
 80277e4:	e7a8      	b.n	8027738 <strncmp+0x6c>
 80277e6:	4618      	mov	r0, r3
 80277e8:	e7a6      	b.n	8027738 <strncmp+0x6c>
 80277ea:	bf00      	nop

080277ec <_svfprintf_r>:
 80277ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80277f0:	b0c3      	sub	sp, #268	; 0x10c
 80277f2:	4614      	mov	r4, r2
 80277f4:	910a      	str	r1, [sp, #40]	; 0x28
 80277f6:	9310      	str	r3, [sp, #64]	; 0x40
 80277f8:	900c      	str	r0, [sp, #48]	; 0x30
 80277fa:	f003 f83d 	bl	802a878 <_localeconv_r>
 80277fe:	6800      	ldr	r0, [r0, #0]
 8027800:	9013      	str	r0, [sp, #76]	; 0x4c
 8027802:	f7ff ff33 	bl	802766c <strlen>
 8027806:	9015      	str	r0, [sp, #84]	; 0x54
 8027808:	980a      	ldr	r0, [sp, #40]	; 0x28
 802780a:	8983      	ldrh	r3, [r0, #12]
 802780c:	f003 0180 	and.w	r1, r3, #128	; 0x80
 8027810:	b20a      	sxth	r2, r1
 8027812:	2000      	movs	r0, #0
 8027814:	2100      	movs	r1, #0
 8027816:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 802781a:	b122      	cbz	r2, 8027826 <_svfprintf_r+0x3a>
 802781c:	980a      	ldr	r0, [sp, #40]	; 0x28
 802781e:	6903      	ldr	r3, [r0, #16]
 8027820:	2b00      	cmp	r3, #0
 8027822:	f001 82c4 	beq.w	8028dae <_svfprintf_r+0x15c2>
 8027826:	2000      	movs	r0, #0
 8027828:	ab32      	add	r3, sp, #200	; 0xc8
 802782a:	f8df 94fc 	ldr.w	r9, [pc, #1276]	; 8027d28 <_svfprintf_r+0x53c>
 802782e:	9011      	str	r0, [sp, #68]	; 0x44
 8027830:	9307      	str	r3, [sp, #28]
 8027832:	9325      	str	r3, [sp, #148]	; 0x94
 8027834:	9027      	str	r0, [sp, #156]	; 0x9c
 8027836:	9026      	str	r0, [sp, #152]	; 0x98
 8027838:	46a2      	mov	sl, r4
 802783a:	9018      	str	r0, [sp, #96]	; 0x60
 802783c:	9019      	str	r0, [sp, #100]	; 0x64
 802783e:	900f      	str	r0, [sp, #60]	; 0x3c
 8027840:	461e      	mov	r6, r3
 8027842:	f89a 4000 	ldrb.w	r4, [sl]
 8027846:	2c00      	cmp	r4, #0
 8027848:	f000 819c 	beq.w	8027b84 <_svfprintf_r+0x398>
 802784c:	2c25      	cmp	r4, #37	; 0x25
 802784e:	f000 8199 	beq.w	8027b84 <_svfprintf_r+0x398>
 8027852:	f10a 0501 	add.w	r5, sl, #1
 8027856:	e001      	b.n	802785c <_svfprintf_r+0x70>
 8027858:	2925      	cmp	r1, #37	; 0x25
 802785a:	d004      	beq.n	8027866 <_svfprintf_r+0x7a>
 802785c:	462c      	mov	r4, r5
 802785e:	3501      	adds	r5, #1
 8027860:	7821      	ldrb	r1, [r4, #0]
 8027862:	2900      	cmp	r1, #0
 8027864:	d1f8      	bne.n	8027858 <_svfprintf_r+0x6c>
 8027866:	ebca 0504 	rsb	r5, sl, r4
 802786a:	b17d      	cbz	r5, 802788c <_svfprintf_r+0xa0>
 802786c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 802786e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8027870:	f8c6 a000 	str.w	sl, [r6]
 8027874:	1c59      	adds	r1, r3, #1
 8027876:	1950      	adds	r0, r2, r5
 8027878:	2907      	cmp	r1, #7
 802787a:	6075      	str	r5, [r6, #4]
 802787c:	9027      	str	r0, [sp, #156]	; 0x9c
 802787e:	9126      	str	r1, [sp, #152]	; 0x98
 8027880:	f300 8164 	bgt.w	8027b4c <_svfprintf_r+0x360>
 8027884:	3608      	adds	r6, #8
 8027886:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8027888:	1950      	adds	r0, r2, r5
 802788a:	900f      	str	r0, [sp, #60]	; 0x3c
 802788c:	7823      	ldrb	r3, [r4, #0]
 802788e:	2b00      	cmp	r3, #0
 8027890:	f000 8164 	beq.w	8027b5c <_svfprintf_r+0x370>
 8027894:	2200      	movs	r2, #0
 8027896:	f04f 31ff 	mov.w	r1, #4294967295
 802789a:	f894 8001 	ldrb.w	r8, [r4, #1]
 802789e:	9109      	str	r1, [sp, #36]	; 0x24
 80278a0:	920d      	str	r2, [sp, #52]	; 0x34
 80278a2:	f104 0a01 	add.w	sl, r4, #1
 80278a6:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 80278aa:	9208      	str	r2, [sp, #32]
 80278ac:	2020      	movs	r0, #32
 80278ae:	212b      	movs	r1, #43	; 0x2b
 80278b0:	f10a 0a01 	add.w	sl, sl, #1
 80278b4:	f1a8 0320 	sub.w	r3, r8, #32
 80278b8:	2b58      	cmp	r3, #88	; 0x58
 80278ba:	f200 82b9 	bhi.w	8027e30 <_svfprintf_r+0x644>
 80278be:	e8df f013 	tbh	[pc, r3, lsl #1]
 80278c2:	01fb      	.short	0x01fb
 80278c4:	02b702b7 	.word	0x02b702b7
 80278c8:	02b70205 	.word	0x02b70205
 80278cc:	02b702b7 	.word	0x02b702b7
 80278d0:	02b702b7 	.word	0x02b702b7
 80278d4:	01b202b7 	.word	0x01b202b7
 80278d8:	02b7024e 	.word	0x02b7024e
 80278dc:	020c013e 	.word	0x020c013e
 80278e0:	02c502b7 	.word	0x02c502b7
 80278e4:	02cc02cc 	.word	0x02cc02cc
 80278e8:	02cc02cc 	.word	0x02cc02cc
 80278ec:	02cc02cc 	.word	0x02cc02cc
 80278f0:	02cc02cc 	.word	0x02cc02cc
 80278f4:	02b702cc 	.word	0x02b702cc
 80278f8:	02b702b7 	.word	0x02b702b7
 80278fc:	02b702b7 	.word	0x02b702b7
 8027900:	02b702b7 	.word	0x02b702b7
 8027904:	02b702b7 	.word	0x02b702b7
 8027908:	008402b7 	.word	0x008402b7
 802790c:	02b70180 	.word	0x02b70180
 8027910:	02b70180 	.word	0x02b70180
 8027914:	02b702b7 	.word	0x02b702b7
 8027918:	024702b7 	.word	0x024702b7
 802791c:	02b702b7 	.word	0x02b702b7
 8027920:	02b7006d 	.word	0x02b7006d
 8027924:	02b702b7 	.word	0x02b702b7
 8027928:	02b702b7 	.word	0x02b702b7
 802792c:	02b70059 	.word	0x02b70059
 8027930:	01dd02b7 	.word	0x01dd02b7
 8027934:	02b702b7 	.word	0x02b702b7
 8027938:	02b702b7 	.word	0x02b702b7
 802793c:	02b702b7 	.word	0x02b702b7
 8027940:	02b702b7 	.word	0x02b702b7
 8027944:	02b702b7 	.word	0x02b702b7
 8027948:	00880235 	.word	0x00880235
 802794c:	01800180 	.word	0x01800180
 8027950:	02870180 	.word	0x02870180
 8027954:	02b70088 	.word	0x02b70088
 8027958:	02ab02b7 	.word	0x02ab02b7
 802795c:	025302b7 	.word	0x025302b7
 8027960:	028e0071 	.word	0x028e0071
 8027964:	02b702a4 	.word	0x02b702a4
 8027968:	02b70261 	.word	0x02b70261
 802796c:	02b7005d 	.word	0x02b7005d
 8027970:	01bd02b7 	.word	0x01bd02b7
 8027974:	9d08      	ldr	r5, [sp, #32]
 8027976:	f045 0410 	orr.w	r4, r5, #16
 802797a:	9408      	str	r4, [sp, #32]
 802797c:	9b08      	ldr	r3, [sp, #32]
 802797e:	069d      	lsls	r5, r3, #26
 8027980:	f100 818f 	bmi.w	8027ca2 <_svfprintf_r+0x4b6>
 8027984:	9908      	ldr	r1, [sp, #32]
 8027986:	06cc      	lsls	r4, r1, #27
 8027988:	f141 8092 	bpl.w	8028ab0 <_svfprintf_r+0x12c4>
 802798c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 802798e:	6815      	ldr	r5, [r2, #0]
 8027990:	1d17      	adds	r7, r2, #4
 8027992:	462c      	mov	r4, r5
 8027994:	9710      	str	r7, [sp, #64]	; 0x40
 8027996:	2500      	movs	r5, #0
 8027998:	2301      	movs	r3, #1
 802799a:	e012      	b.n	80279c2 <_svfprintf_r+0x1d6>
 802799c:	9a08      	ldr	r2, [sp, #32]
 802799e:	f042 0510 	orr.w	r5, r2, #16
 80279a2:	9508      	str	r5, [sp, #32]
 80279a4:	9f08      	ldr	r7, [sp, #32]
 80279a6:	f017 0320 	ands.w	r3, r7, #32
 80279aa:	f040 80ff 	bne.w	8027bac <_svfprintf_r+0x3c0>
 80279ae:	9c08      	ldr	r4, [sp, #32]
 80279b0:	f014 0010 	ands.w	r0, r4, #16
 80279b4:	f001 806e 	beq.w	8028a94 <_svfprintf_r+0x12a8>
 80279b8:	9f10      	ldr	r7, [sp, #64]	; 0x40
 80279ba:	1d3a      	adds	r2, r7, #4
 80279bc:	683c      	ldr	r4, [r7, #0]
 80279be:	9210      	str	r2, [sp, #64]	; 0x40
 80279c0:	2500      	movs	r5, #0
 80279c2:	2700      	movs	r7, #0
 80279c4:	f88d 7073 	strb.w	r7, [sp, #115]	; 0x73
 80279c8:	e017      	b.n	80279fa <_svfprintf_r+0x20e>
 80279ca:	9d08      	ldr	r5, [sp, #32]
 80279cc:	f045 0310 	orr.w	r3, r5, #16
 80279d0:	9308      	str	r3, [sp, #32]
 80279d2:	9f08      	ldr	r7, [sp, #32]
 80279d4:	06bf      	lsls	r7, r7, #26
 80279d6:	f140 80d7 	bpl.w	8027b88 <_svfprintf_r+0x39c>
 80279da:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80279dc:	1deb      	adds	r3, r5, #7
 80279de:	f023 0007 	bic.w	r0, r3, #7
 80279e2:	e9d0 2300 	ldrd	r2, r3, [r0]
 80279e6:	3008      	adds	r0, #8
 80279e8:	9010      	str	r0, [sp, #64]	; 0x40
 80279ea:	4614      	mov	r4, r2
 80279ec:	461d      	mov	r5, r3
 80279ee:	2a00      	cmp	r2, #0
 80279f0:	f173 0000 	sbcs.w	r0, r3, #0
 80279f4:	f2c0 8733 	blt.w	802885e <_svfprintf_r+0x1072>
 80279f8:	2301      	movs	r3, #1
 80279fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80279fc:	2900      	cmp	r1, #0
 80279fe:	db03      	blt.n	8027a08 <_svfprintf_r+0x21c>
 8027a00:	9f08      	ldr	r7, [sp, #32]
 8027a02:	f027 0080 	bic.w	r0, r7, #128	; 0x80
 8027a06:	9008      	str	r0, [sp, #32]
 8027a08:	ea54 0205 	orrs.w	r2, r4, r5
 8027a0c:	f040 83f1 	bne.w	80281f2 <_svfprintf_r+0xa06>
 8027a10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8027a12:	2a00      	cmp	r2, #0
 8027a14:	f040 83ed 	bne.w	80281f2 <_svfprintf_r+0xa06>
 8027a18:	2b00      	cmp	r3, #0
 8027a1a:	f040 8657 	bne.w	80286cc <_svfprintf_r+0xee0>
 8027a1e:	9b08      	ldr	r3, [sp, #32]
 8027a20:	07d9      	lsls	r1, r3, #31
 8027a22:	f141 800c 	bpl.w	8028a3e <_svfprintf_r+0x1252>
 8027a26:	af42      	add	r7, sp, #264	; 0x108
 8027a28:	2030      	movs	r0, #48	; 0x30
 8027a2a:	f807 0d41 	strb.w	r0, [r7, #-65]!
 8027a2e:	9a07      	ldr	r2, [sp, #28]
 8027a30:	1bd4      	subs	r4, r2, r7
 8027a32:	940e      	str	r4, [sp, #56]	; 0x38
 8027a34:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8027a36:	980e      	ldr	r0, [sp, #56]	; 0x38
 8027a38:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8027a3c:	9412      	str	r4, [sp, #72]	; 0x48
 8027a3e:	42a0      	cmp	r0, r4
 8027a40:	bfb8      	it	lt
 8027a42:	4620      	movlt	r0, r4
 8027a44:	2200      	movs	r2, #0
 8027a46:	900b      	str	r0, [sp, #44]	; 0x2c
 8027a48:	9214      	str	r2, [sp, #80]	; 0x50
 8027a4a:	b113      	cbz	r3, 8027a52 <_svfprintf_r+0x266>
 8027a4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8027a4e:	1c59      	adds	r1, r3, #1
 8027a50:	910b      	str	r1, [sp, #44]	; 0x2c
 8027a52:	9b08      	ldr	r3, [sp, #32]
 8027a54:	f013 0002 	ands.w	r0, r3, #2
 8027a58:	9009      	str	r0, [sp, #36]	; 0x24
 8027a5a:	d002      	beq.n	8027a62 <_svfprintf_r+0x276>
 8027a5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8027a5e:	1c8c      	adds	r4, r1, #2
 8027a60:	940b      	str	r4, [sp, #44]	; 0x2c
 8027a62:	9a08      	ldr	r2, [sp, #32]
 8027a64:	f012 0b84 	ands.w	fp, r2, #132	; 0x84
 8027a68:	f040 8228 	bne.w	8027ebc <_svfprintf_r+0x6d0>
 8027a6c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8027a6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8027a70:	1aed      	subs	r5, r5, r3
 8027a72:	2d00      	cmp	r5, #0
 8027a74:	f340 8222 	ble.w	8027ebc <_svfprintf_r+0x6d0>
 8027a78:	2d10      	cmp	r5, #16
 8027a7a:	f341 8206 	ble.w	8028e8a <_svfprintf_r+0x169e>
 8027a7e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8027a80:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8027a82:	49a4      	ldr	r1, [pc, #656]	; (8027d14 <_svfprintf_r+0x528>)
 8027a84:	2410      	movs	r4, #16
 8027a86:	6031      	str	r1, [r6, #0]
 8027a88:	911a      	str	r1, [sp, #104]	; 0x68
 8027a8a:	1911      	adds	r1, r2, r4
 8027a8c:	1c5a      	adds	r2, r3, #1
 8027a8e:	f1a5 0e11 	sub.w	lr, r5, #17
 8027a92:	2a07      	cmp	r2, #7
 8027a94:	6074      	str	r4, [r6, #4]
 8027a96:	f3ce 1300 	ubfx	r3, lr, #4, #1
 8027a9a:	9127      	str	r1, [sp, #156]	; 0x9c
 8027a9c:	9226      	str	r2, [sp, #152]	; 0x98
 8027a9e:	f300 8570 	bgt.w	8028582 <_svfprintf_r+0xd96>
 8027aa2:	3608      	adds	r6, #8
 8027aa4:	3d10      	subs	r5, #16
 8027aa6:	2d10      	cmp	r5, #16
 8027aa8:	f340 81fc 	ble.w	8027ea4 <_svfprintf_r+0x6b8>
 8027aac:	b18b      	cbz	r3, 8027ad2 <_svfprintf_r+0x2e6>
 8027aae:	3201      	adds	r2, #1
 8027ab0:	f24d 631c 	movw	r3, #54812	; 0xd61c
 8027ab4:	3110      	adds	r1, #16
 8027ab6:	f6c0 0302 	movt	r3, #2050	; 0x802
 8027aba:	2a07      	cmp	r2, #7
 8027abc:	e886 0018 	stmia.w	r6, {r3, r4}
 8027ac0:	9127      	str	r1, [sp, #156]	; 0x9c
 8027ac2:	9226      	str	r2, [sp, #152]	; 0x98
 8027ac4:	f300 856c 	bgt.w	80285a0 <_svfprintf_r+0xdb4>
 8027ac8:	3608      	adds	r6, #8
 8027aca:	3d10      	subs	r5, #16
 8027acc:	2d10      	cmp	r5, #16
 8027ace:	f340 81e9 	ble.w	8027ea4 <_svfprintf_r+0x6b8>
 8027ad2:	4633      	mov	r3, r6
 8027ad4:	f8cd b06c 	str.w	fp, [sp, #108]	; 0x6c
 8027ad8:	462e      	mov	r6, r5
 8027ada:	46bb      	mov	fp, r7
 8027adc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8027ade:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8027ae0:	e013      	b.n	8027b0a <_svfprintf_r+0x31e>
 8027ae2:	3308      	adds	r3, #8
 8027ae4:	3201      	adds	r2, #1
 8027ae6:	f24d 601c 	movw	r0, #54812	; 0xd61c
 8027aea:	3110      	adds	r1, #16
 8027aec:	f6c0 0002 	movt	r0, #2050	; 0x802
 8027af0:	3e10      	subs	r6, #16
 8027af2:	2a07      	cmp	r2, #7
 8027af4:	e883 0011 	stmia.w	r3, {r0, r4}
 8027af8:	9127      	str	r1, [sp, #156]	; 0x9c
 8027afa:	9226      	str	r2, [sp, #152]	; 0x98
 8027afc:	f300 81be 	bgt.w	8027e7c <_svfprintf_r+0x690>
 8027b00:	3e10      	subs	r6, #16
 8027b02:	3308      	adds	r3, #8
 8027b04:	2e10      	cmp	r6, #16
 8027b06:	f340 81c8 	ble.w	8027e9a <_svfprintf_r+0x6ae>
 8027b0a:	3201      	adds	r2, #1
 8027b0c:	f24d 601c 	movw	r0, #54812	; 0xd61c
 8027b10:	3110      	adds	r1, #16
 8027b12:	f6c0 0002 	movt	r0, #2050	; 0x802
 8027b16:	2a07      	cmp	r2, #7
 8027b18:	e883 0011 	stmia.w	r3, {r0, r4}
 8027b1c:	9127      	str	r1, [sp, #156]	; 0x9c
 8027b1e:	9226      	str	r2, [sp, #152]	; 0x98
 8027b20:	dddf      	ble.n	8027ae2 <_svfprintf_r+0x2f6>
 8027b22:	4638      	mov	r0, r7
 8027b24:	4629      	mov	r1, r5
 8027b26:	aa25      	add	r2, sp, #148	; 0x94
 8027b28:	f003 fe74 	bl	802b814 <__ssprint_r>
 8027b2c:	b9e8      	cbnz	r0, 8027b6a <_svfprintf_r+0x37e>
 8027b2e:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8027b30:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8027b32:	ab32      	add	r3, sp, #200	; 0xc8
 8027b34:	e7d6      	b.n	8027ae4 <_svfprintf_r+0x2f8>
 8027b36:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8027b38:	9310      	str	r3, [sp, #64]	; 0x40
 8027b3a:	4252      	negs	r2, r2
 8027b3c:	920d      	str	r2, [sp, #52]	; 0x34
 8027b3e:	9b08      	ldr	r3, [sp, #32]
 8027b40:	f043 0204 	orr.w	r2, r3, #4
 8027b44:	9208      	str	r2, [sp, #32]
 8027b46:	f89a 8000 	ldrb.w	r8, [sl]
 8027b4a:	e6b1      	b.n	80278b0 <_svfprintf_r+0xc4>
 8027b4c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027b4e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027b50:	aa25      	add	r2, sp, #148	; 0x94
 8027b52:	f003 fe5f 	bl	802b814 <__ssprint_r>
 8027b56:	b940      	cbnz	r0, 8027b6a <_svfprintf_r+0x37e>
 8027b58:	ae32      	add	r6, sp, #200	; 0xc8
 8027b5a:	e694      	b.n	8027886 <_svfprintf_r+0x9a>
 8027b5c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8027b5e:	b123      	cbz	r3, 8027b6a <_svfprintf_r+0x37e>
 8027b60:	980c      	ldr	r0, [sp, #48]	; 0x30
 8027b62:	990a      	ldr	r1, [sp, #40]	; 0x28
 8027b64:	aa25      	add	r2, sp, #148	; 0x94
 8027b66:	f003 fe55 	bl	802b814 <__ssprint_r>
 8027b6a:	980a      	ldr	r0, [sp, #40]	; 0x28
 8027b6c:	8981      	ldrh	r1, [r0, #12]
 8027b6e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8027b70:	f001 0240 	and.w	r2, r1, #64	; 0x40
 8027b74:	b213      	sxth	r3, r2
 8027b76:	2b00      	cmp	r3, #0
 8027b78:	bf18      	it	ne
 8027b7a:	f04f 30ff 	movne.w	r0, #4294967295
 8027b7e:	b043      	add	sp, #268	; 0x10c
 8027b80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8027b84:	4654      	mov	r4, sl
 8027b86:	e681      	b.n	802788c <_svfprintf_r+0xa0>
 8027b88:	9808      	ldr	r0, [sp, #32]
 8027b8a:	06c5      	lsls	r5, r0, #27
 8027b8c:	f100 865b 	bmi.w	8028846 <_svfprintf_r+0x105a>
 8027b90:	9908      	ldr	r1, [sp, #32]
 8027b92:	064c      	lsls	r4, r1, #25
 8027b94:	f140 8657 	bpl.w	8028846 <_svfprintf_r+0x105a>
 8027b98:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8027b9a:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8027b9c:	f9b2 4000 	ldrsh.w	r4, [r2]
 8027ba0:	1d38      	adds	r0, r7, #4
 8027ba2:	17e5      	asrs	r5, r4, #31
 8027ba4:	4622      	mov	r2, r4
 8027ba6:	462b      	mov	r3, r5
 8027ba8:	9010      	str	r0, [sp, #64]	; 0x40
 8027baa:	e720      	b.n	80279ee <_svfprintf_r+0x202>
 8027bac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8027bae:	1ddd      	adds	r5, r3, #7
 8027bb0:	f025 0107 	bic.w	r1, r5, #7
 8027bb4:	f101 0008 	add.w	r0, r1, #8
 8027bb8:	9010      	str	r0, [sp, #64]	; 0x40
 8027bba:	e9d1 4500 	ldrd	r4, r5, [r1]
 8027bbe:	2300      	movs	r3, #0
 8027bc0:	e6ff      	b.n	80279c2 <_svfprintf_r+0x1d6>
 8027bc2:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8027bc4:	1de1      	adds	r1, r4, #7
 8027bc6:	f021 0007 	bic.w	r0, r1, #7
 8027bca:	f100 0708 	add.w	r7, r0, #8
 8027bce:	9710      	str	r7, [sp, #64]	; 0x40
 8027bd0:	6844      	ldr	r4, [r0, #4]
 8027bd2:	f8d0 b000 	ldr.w	fp, [r0]
 8027bd6:	4621      	mov	r1, r4
 8027bd8:	4658      	mov	r0, fp
 8027bda:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 8027bde:	4621      	mov	r1, r4
 8027be0:	4658      	mov	r0, fp
 8027be2:	f7fd ff73 	bl	8025acc <__fpclassifyd>
 8027be6:	2801      	cmp	r0, #1
 8027be8:	4621      	mov	r1, r4
 8027bea:	4658      	mov	r0, fp
 8027bec:	f040 8738 	bne.w	8028a60 <_svfprintf_r+0x1274>
 8027bf0:	2200      	movs	r2, #0
 8027bf2:	2300      	movs	r3, #0
 8027bf4:	f7fe fd2a 	bl	802664c <__aeabi_dcmplt>
 8027bf8:	2800      	cmp	r0, #0
 8027bfa:	f041 8237 	bne.w	802906c <_svfprintf_r+0x1880>
 8027bfe:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8027c02:	2700      	movs	r7, #0
 8027c04:	9908      	ldr	r1, [sp, #32]
 8027c06:	9712      	str	r7, [sp, #72]	; 0x48
 8027c08:	2403      	movs	r4, #3
 8027c0a:	4843      	ldr	r0, [pc, #268]	; (8027d18 <_svfprintf_r+0x52c>)
 8027c0c:	4f43      	ldr	r7, [pc, #268]	; (8027d1c <_svfprintf_r+0x530>)
 8027c0e:	940b      	str	r4, [sp, #44]	; 0x2c
 8027c10:	f021 0280 	bic.w	r2, r1, #128	; 0x80
 8027c14:	940e      	str	r4, [sp, #56]	; 0x38
 8027c16:	2400      	movs	r4, #0
 8027c18:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8027c1c:	bfd8      	it	le
 8027c1e:	4607      	movle	r7, r0
 8027c20:	9208      	str	r2, [sp, #32]
 8027c22:	9414      	str	r4, [sp, #80]	; 0x50
 8027c24:	e711      	b.n	8027a4a <_svfprintf_r+0x25e>
 8027c26:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8027c28:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8027c2a:	6812      	ldr	r2, [r2, #0]
 8027c2c:	3304      	adds	r3, #4
 8027c2e:	2a00      	cmp	r2, #0
 8027c30:	920d      	str	r2, [sp, #52]	; 0x34
 8027c32:	db80      	blt.n	8027b36 <_svfprintf_r+0x34a>
 8027c34:	f89a 8000 	ldrb.w	r8, [sl]
 8027c38:	9310      	str	r3, [sp, #64]	; 0x40
 8027c3a:	e639      	b.n	80278b0 <_svfprintf_r+0xc4>
 8027c3c:	4f38      	ldr	r7, [pc, #224]	; (8027d20 <_svfprintf_r+0x534>)
 8027c3e:	9718      	str	r7, [sp, #96]	; 0x60
 8027c40:	9f08      	ldr	r7, [sp, #32]
 8027c42:	06b9      	lsls	r1, r7, #26
 8027c44:	d51f      	bpl.n	8027c86 <_svfprintf_r+0x49a>
 8027c46:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8027c48:	1de0      	adds	r0, r4, #7
 8027c4a:	f020 0307 	bic.w	r3, r0, #7
 8027c4e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8027c52:	f103 0108 	add.w	r1, r3, #8
 8027c56:	9110      	str	r1, [sp, #64]	; 0x40
 8027c58:	9808      	ldr	r0, [sp, #32]
 8027c5a:	07c7      	lsls	r7, r0, #31
 8027c5c:	f140 8482 	bpl.w	8028564 <_svfprintf_r+0xd78>
 8027c60:	ea54 0205 	orrs.w	r2, r4, r5
 8027c64:	f000 847e 	beq.w	8028564 <_svfprintf_r+0xd78>
 8027c68:	2230      	movs	r2, #48	; 0x30
 8027c6a:	f040 0702 	orr.w	r7, r0, #2
 8027c6e:	f88d 2074 	strb.w	r2, [sp, #116]	; 0x74
 8027c72:	f88d 8075 	strb.w	r8, [sp, #117]	; 0x75
 8027c76:	9708      	str	r7, [sp, #32]
 8027c78:	2302      	movs	r3, #2
 8027c7a:	e6a2      	b.n	80279c2 <_svfprintf_r+0x1d6>
 8027c7c:	9f08      	ldr	r7, [sp, #32]
 8027c7e:	4d29      	ldr	r5, [pc, #164]	; (8027d24 <_svfprintf_r+0x538>)
 8027c80:	06b9      	lsls	r1, r7, #26
 8027c82:	9518      	str	r5, [sp, #96]	; 0x60
 8027c84:	d4df      	bmi.n	8027c46 <_svfprintf_r+0x45a>
 8027c86:	9c08      	ldr	r4, [sp, #32]
 8027c88:	06e2      	lsls	r2, r4, #27
 8027c8a:	f100 85f1 	bmi.w	8028870 <_svfprintf_r+0x1084>
 8027c8e:	9808      	ldr	r0, [sp, #32]
 8027c90:	0643      	lsls	r3, r0, #25
 8027c92:	f140 85ed 	bpl.w	8028870 <_svfprintf_r+0x1084>
 8027c96:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8027c98:	1d19      	adds	r1, r3, #4
 8027c9a:	881c      	ldrh	r4, [r3, #0]
 8027c9c:	9110      	str	r1, [sp, #64]	; 0x40
 8027c9e:	2500      	movs	r5, #0
 8027ca0:	e7da      	b.n	8027c58 <_svfprintf_r+0x46c>
 8027ca2:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8027ca4:	1de3      	adds	r3, r4, #7
 8027ca6:	f023 0107 	bic.w	r1, r3, #7
 8027caa:	f101 0008 	add.w	r0, r1, #8
 8027cae:	9010      	str	r0, [sp, #64]	; 0x40
 8027cb0:	e9d1 4500 	ldrd	r4, r5, [r1]
 8027cb4:	2301      	movs	r3, #1
 8027cb6:	e684      	b.n	80279c2 <_svfprintf_r+0x1d6>
 8027cb8:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8027cbc:	2b00      	cmp	r3, #0
 8027cbe:	f040 8703 	bne.w	8028ac8 <_svfprintf_r+0x12dc>
 8027cc2:	f88d 0073 	strb.w	r0, [sp, #115]	; 0x73
 8027cc6:	f89a 8000 	ldrb.w	r8, [sl]
 8027cca:	e5f1      	b.n	80278b0 <_svfprintf_r+0xc4>
 8027ccc:	9b08      	ldr	r3, [sp, #32]
 8027cce:	f043 0201 	orr.w	r2, r3, #1
 8027cd2:	9208      	str	r2, [sp, #32]
 8027cd4:	f89a 8000 	ldrb.w	r8, [sl]
 8027cd8:	e5ea      	b.n	80278b0 <_svfprintf_r+0xc4>
 8027cda:	4654      	mov	r4, sl
 8027cdc:	f814 8b01 	ldrb.w	r8, [r4], #1
 8027ce0:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
 8027ce4:	f001 82c9 	beq.w	802927a <_svfprintf_r+0x1a8e>
 8027ce8:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 8027cec:	2200      	movs	r2, #0
 8027cee:	2b09      	cmp	r3, #9
 8027cf0:	f201 8206 	bhi.w	8029100 <_svfprintf_r+0x1914>
 8027cf4:	f814 8b01 	ldrb.w	r8, [r4], #1
 8027cf8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8027cfc:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8027d00:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 8027d04:	2b09      	cmp	r3, #9
 8027d06:	46a2      	mov	sl, r4
 8027d08:	d9f4      	bls.n	8027cf4 <_svfprintf_r+0x508>
 8027d0a:	ea42 72e2 	orr.w	r2, r2, r2, asr #31
 8027d0e:	9209      	str	r2, [sp, #36]	; 0x24
 8027d10:	e5d0      	b.n	80278b4 <_svfprintf_r+0xc8>
 8027d12:	bf00      	nop
 8027d14:	0802d61c 	.word	0x0802d61c
 8027d18:	0802d5c8 	.word	0x0802d5c8
 8027d1c:	0802d5cc 	.word	0x0802d5cc
 8027d20:	0802d5ec 	.word	0x0802d5ec
 8027d24:	0802d5d8 	.word	0x0802d5d8
 8027d28:	0802d60c 	.word	0x0802d60c
 8027d2c:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8027d2e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8027d30:	683c      	ldr	r4, [r7, #0]
 8027d32:	2301      	movs	r3, #1
 8027d34:	2000      	movs	r0, #0
 8027d36:	1d0a      	adds	r2, r1, #4
 8027d38:	f88d 0073 	strb.w	r0, [sp, #115]	; 0x73
 8027d3c:	930b      	str	r3, [sp, #44]	; 0x2c
 8027d3e:	9210      	str	r2, [sp, #64]	; 0x40
 8027d40:	f88d 40a0 	strb.w	r4, [sp, #160]	; 0xa0
 8027d44:	930e      	str	r3, [sp, #56]	; 0x38
 8027d46:	af28      	add	r7, sp, #160	; 0xa0
 8027d48:	2200      	movs	r2, #0
 8027d4a:	9212      	str	r2, [sp, #72]	; 0x48
 8027d4c:	9214      	str	r2, [sp, #80]	; 0x50
 8027d4e:	e680      	b.n	8027a52 <_svfprintf_r+0x266>
 8027d50:	9a08      	ldr	r2, [sp, #32]
 8027d52:	f042 0308 	orr.w	r3, r2, #8
 8027d56:	9308      	str	r3, [sp, #32]
 8027d58:	f89a 8000 	ldrb.w	r8, [sl]
 8027d5c:	e5a8      	b.n	80278b0 <_svfprintf_r+0xc4>
 8027d5e:	f88d 1073 	strb.w	r1, [sp, #115]	; 0x73
 8027d62:	f89a 8000 	ldrb.w	r8, [sl]
 8027d66:	e5a3      	b.n	80278b0 <_svfprintf_r+0xc4>
 8027d68:	9c08      	ldr	r4, [sp, #32]
 8027d6a:	06a1      	lsls	r1, r4, #26
 8027d6c:	f140 86b0 	bpl.w	8028ad0 <_svfprintf_r+0x12e4>
 8027d70:	9910      	ldr	r1, [sp, #64]	; 0x40
 8027d72:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8027d74:	9810      	ldr	r0, [sp, #64]	; 0x40
 8027d76:	680b      	ldr	r3, [r1, #0]
 8027d78:	17d4      	asrs	r4, r2, #31
 8027d7a:	1d01      	adds	r1, r0, #4
 8027d7c:	601a      	str	r2, [r3, #0]
 8027d7e:	605c      	str	r4, [r3, #4]
 8027d80:	9110      	str	r1, [sp, #64]	; 0x40
 8027d82:	e55e      	b.n	8027842 <_svfprintf_r+0x56>
 8027d84:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8027d86:	2400      	movs	r4, #0
 8027d88:	f88d 4073 	strb.w	r4, [sp, #115]	; 0x73
 8027d8c:	682f      	ldr	r7, [r5, #0]
 8027d8e:	3504      	adds	r5, #4
 8027d90:	2f00      	cmp	r7, #0
 8027d92:	f001 80f4 	beq.w	8028f7e <_svfprintf_r+0x1792>
 8027d96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8027d98:	2a00      	cmp	r2, #0
 8027d9a:	4638      	mov	r0, r7
 8027d9c:	f2c1 8051 	blt.w	8028e42 <_svfprintf_r+0x1656>
 8027da0:	4621      	mov	r1, r4
 8027da2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8027da4:	f002 fd80 	bl	802a8a8 <memchr>
 8027da8:	2800      	cmp	r0, #0
 8027daa:	f001 818f 	beq.w	80290cc <_svfprintf_r+0x18e0>
 8027dae:	9909      	ldr	r1, [sp, #36]	; 0x24
 8027db0:	9412      	str	r4, [sp, #72]	; 0x48
 8027db2:	1bc0      	subs	r0, r0, r7
 8027db4:	4288      	cmp	r0, r1
 8027db6:	900e      	str	r0, [sp, #56]	; 0x38
 8027db8:	f340 87e3 	ble.w	8028d82 <_svfprintf_r+0x1596>
 8027dbc:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 8027dc0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8027dc2:	900b      	str	r0, [sp, #44]	; 0x2c
 8027dc4:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8027dc8:	9510      	str	r5, [sp, #64]	; 0x40
 8027dca:	910e      	str	r1, [sp, #56]	; 0x38
 8027dcc:	9414      	str	r4, [sp, #80]	; 0x50
 8027dce:	e63c      	b.n	8027a4a <_svfprintf_r+0x25e>
 8027dd0:	9b08      	ldr	r3, [sp, #32]
 8027dd2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8027dd6:	9208      	str	r2, [sp, #32]
 8027dd8:	f89a 8000 	ldrb.w	r8, [sl]
 8027ddc:	e568      	b.n	80278b0 <_svfprintf_r+0xc4>
 8027dde:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8027de0:	9910      	ldr	r1, [sp, #64]	; 0x40
 8027de2:	6828      	ldr	r0, [r5, #0]
 8027de4:	9b08      	ldr	r3, [sp, #32]
 8027de6:	1d0f      	adds	r7, r1, #4
 8027de8:	49aa      	ldr	r1, [pc, #680]	; (8028094 <_svfprintf_r+0x8a8>)
 8027dea:	9710      	str	r7, [sp, #64]	; 0x40
 8027dec:	f043 0202 	orr.w	r2, r3, #2
 8027df0:	f04f 0878 	mov.w	r8, #120	; 0x78
 8027df4:	4604      	mov	r4, r0
 8027df6:	2030      	movs	r0, #48	; 0x30
 8027df8:	f88d 8075 	strb.w	r8, [sp, #117]	; 0x75
 8027dfc:	2500      	movs	r5, #0
 8027dfe:	9208      	str	r2, [sp, #32]
 8027e00:	f88d 0074 	strb.w	r0, [sp, #116]	; 0x74
 8027e04:	9118      	str	r1, [sp, #96]	; 0x60
 8027e06:	2302      	movs	r3, #2
 8027e08:	e5db      	b.n	80279c2 <_svfprintf_r+0x1d6>
 8027e0a:	9b08      	ldr	r3, [sp, #32]
 8027e0c:	f043 0220 	orr.w	r2, r3, #32
 8027e10:	9208      	str	r2, [sp, #32]
 8027e12:	f89a 8000 	ldrb.w	r8, [sl]
 8027e16:	e54b      	b.n	80278b0 <_svfprintf_r+0xc4>
 8027e18:	f89a 8000 	ldrb.w	r8, [sl]
 8027e1c:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
 8027e20:	4653      	mov	r3, sl
 8027e22:	f000 8700 	beq.w	8028c26 <_svfprintf_r+0x143a>
 8027e26:	9a08      	ldr	r2, [sp, #32]
 8027e28:	f042 0310 	orr.w	r3, r2, #16
 8027e2c:	9308      	str	r3, [sp, #32]
 8027e2e:	e53f      	b.n	80278b0 <_svfprintf_r+0xc4>
 8027e30:	f1b8 0f00 	cmp.w	r8, #0
 8027e34:	f43f ae92 	beq.w	8027b5c <_svfprintf_r+0x370>
 8027e38:	2701      	movs	r7, #1
 8027e3a:	2400      	movs	r4, #0
 8027e3c:	970b      	str	r7, [sp, #44]	; 0x2c
 8027e3e:	970e      	str	r7, [sp, #56]	; 0x38
 8027e40:	f88d 80a0 	strb.w	r8, [sp, #160]	; 0xa0
 8027e44:	f88d 4073 	strb.w	r4, [sp, #115]	; 0x73
 8027e48:	af28      	add	r7, sp, #160	; 0xa0
 8027e4a:	e77d      	b.n	8027d48 <_svfprintf_r+0x55c>
 8027e4c:	9a08      	ldr	r2, [sp, #32]
 8027e4e:	f042 0380 	orr.w	r3, r2, #128	; 0x80
 8027e52:	9308      	str	r3, [sp, #32]
 8027e54:	f89a 8000 	ldrb.w	r8, [sl]
 8027e58:	e52a      	b.n	80278b0 <_svfprintf_r+0xc4>
 8027e5a:	4652      	mov	r2, sl
 8027e5c:	2300      	movs	r3, #0
 8027e5e:	f1a8 0530 	sub.w	r5, r8, #48	; 0x30
 8027e62:	f812 8b01 	ldrb.w	r8, [r2], #1
 8027e66:	f1a8 0430 	sub.w	r4, r8, #48	; 0x30
 8027e6a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8027e6e:	2c09      	cmp	r4, #9
 8027e70:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8027e74:	4692      	mov	sl, r2
 8027e76:	d9f2      	bls.n	8027e5e <_svfprintf_r+0x672>
 8027e78:	930d      	str	r3, [sp, #52]	; 0x34
 8027e7a:	e51b      	b.n	80278b4 <_svfprintf_r+0xc8>
 8027e7c:	4638      	mov	r0, r7
 8027e7e:	4629      	mov	r1, r5
 8027e80:	aa25      	add	r2, sp, #148	; 0x94
 8027e82:	f003 fcc7 	bl	802b814 <__ssprint_r>
 8027e86:	2800      	cmp	r0, #0
 8027e88:	f47f ae6f 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8027e8c:	3e10      	subs	r6, #16
 8027e8e:	2e10      	cmp	r6, #16
 8027e90:	ab32      	add	r3, sp, #200	; 0xc8
 8027e92:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8027e94:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8027e96:	f73f ae38 	bgt.w	8027b0a <_svfprintf_r+0x31e>
 8027e9a:	465f      	mov	r7, fp
 8027e9c:	f8dd b06c 	ldr.w	fp, [sp, #108]	; 0x6c
 8027ea0:	4635      	mov	r5, r6
 8027ea2:	461e      	mov	r6, r3
 8027ea4:	1c50      	adds	r0, r2, #1
 8027ea6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8027ea8:	194c      	adds	r4, r1, r5
 8027eaa:	2807      	cmp	r0, #7
 8027eac:	e886 0028 	stmia.w	r6, {r3, r5}
 8027eb0:	9427      	str	r4, [sp, #156]	; 0x9c
 8027eb2:	9026      	str	r0, [sp, #152]	; 0x98
 8027eb4:	f300 840f 	bgt.w	80286d6 <_svfprintf_r+0xeea>
 8027eb8:	3608      	adds	r6, #8
 8027eba:	e000      	b.n	8027ebe <_svfprintf_r+0x6d2>
 8027ebc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8027ebe:	f89d 1073 	ldrb.w	r1, [sp, #115]	; 0x73
 8027ec2:	b169      	cbz	r1, 8027ee0 <_svfprintf_r+0x6f4>
 8027ec4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8027ec6:	1c58      	adds	r0, r3, #1
 8027ec8:	3401      	adds	r4, #1
 8027eca:	2101      	movs	r1, #1
 8027ecc:	f10d 0273 	add.w	r2, sp, #115	; 0x73
 8027ed0:	2807      	cmp	r0, #7
 8027ed2:	6032      	str	r2, [r6, #0]
 8027ed4:	6071      	str	r1, [r6, #4]
 8027ed6:	9427      	str	r4, [sp, #156]	; 0x9c
 8027ed8:	9026      	str	r0, [sp, #152]	; 0x98
 8027eda:	f300 82fe 	bgt.w	80284da <_svfprintf_r+0xcee>
 8027ede:	3608      	adds	r6, #8
 8027ee0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8027ee2:	b163      	cbz	r3, 8027efe <_svfprintf_r+0x712>
 8027ee4:	9826      	ldr	r0, [sp, #152]	; 0x98
 8027ee6:	1c41      	adds	r1, r0, #1
 8027ee8:	3402      	adds	r4, #2
 8027eea:	2302      	movs	r3, #2
 8027eec:	aa1d      	add	r2, sp, #116	; 0x74
 8027eee:	2907      	cmp	r1, #7
 8027ef0:	6032      	str	r2, [r6, #0]
 8027ef2:	6073      	str	r3, [r6, #4]
 8027ef4:	9427      	str	r4, [sp, #156]	; 0x9c
 8027ef6:	9126      	str	r1, [sp, #152]	; 0x98
 8027ef8:	f300 82fa 	bgt.w	80284f0 <_svfprintf_r+0xd04>
 8027efc:	3608      	adds	r6, #8
 8027efe:	f1bb 0f80 	cmp.w	fp, #128	; 0x80
 8027f02:	f000 822d 	beq.w	8028360 <_svfprintf_r+0xb74>
 8027f06:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8027f08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8027f0a:	1aad      	subs	r5, r5, r2
 8027f0c:	2d00      	cmp	r5, #0
 8027f0e:	dd6f      	ble.n	8027ff0 <_svfprintf_r+0x804>
 8027f10:	2d10      	cmp	r5, #16
 8027f12:	f340 85fa 	ble.w	8028b0a <_svfprintf_r+0x131e>
 8027f16:	9926      	ldr	r1, [sp, #152]	; 0x98
 8027f18:	485f      	ldr	r0, [pc, #380]	; (8028098 <_svfprintf_r+0x8ac>)
 8027f1a:	f8c6 9000 	str.w	r9, [r6]
 8027f1e:	f04f 0b10 	mov.w	fp, #16
 8027f22:	1c4a      	adds	r2, r1, #1
 8027f24:	f1a5 0c11 	sub.w	ip, r5, #17
 8027f28:	445c      	add	r4, fp
 8027f2a:	2a07      	cmp	r2, #7
 8027f2c:	f8c6 b004 	str.w	fp, [r6, #4]
 8027f30:	9009      	str	r0, [sp, #36]	; 0x24
 8027f32:	9427      	str	r4, [sp, #156]	; 0x9c
 8027f34:	9226      	str	r2, [sp, #152]	; 0x98
 8027f36:	f3cc 1300 	ubfx	r3, ip, #4, #1
 8027f3a:	f300 82a9 	bgt.w	8028490 <_svfprintf_r+0xca4>
 8027f3e:	3608      	adds	r6, #8
 8027f40:	3d10      	subs	r5, #16
 8027f42:	2d10      	cmp	r5, #16
 8027f44:	dd49      	ble.n	8027fda <_svfprintf_r+0x7ee>
 8027f46:	b163      	cbz	r3, 8027f62 <_svfprintf_r+0x776>
 8027f48:	3201      	adds	r2, #1
 8027f4a:	3410      	adds	r4, #16
 8027f4c:	2a07      	cmp	r2, #7
 8027f4e:	e886 0a00 	stmia.w	r6, {r9, fp}
 8027f52:	9427      	str	r4, [sp, #156]	; 0x9c
 8027f54:	9226      	str	r2, [sp, #152]	; 0x98
 8027f56:	f300 82a9 	bgt.w	80284ac <_svfprintf_r+0xcc0>
 8027f5a:	3608      	adds	r6, #8
 8027f5c:	3d10      	subs	r5, #16
 8027f5e:	2d10      	cmp	r5, #16
 8027f60:	dd3b      	ble.n	8027fda <_svfprintf_r+0x7ee>
 8027f62:	4631      	mov	r1, r6
 8027f64:	4620      	mov	r0, r4
 8027f66:	4646      	mov	r6, r8
 8027f68:	463c      	mov	r4, r7
 8027f6a:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 8027f6e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8027f70:	e00d      	b.n	8027f8e <_svfprintf_r+0x7a2>
 8027f72:	3108      	adds	r1, #8
 8027f74:	3201      	adds	r2, #1
 8027f76:	3010      	adds	r0, #16
 8027f78:	3d10      	subs	r5, #16
 8027f7a:	2a07      	cmp	r2, #7
 8027f7c:	e881 0a00 	stmia.w	r1, {r9, fp}
 8027f80:	9226      	str	r2, [sp, #152]	; 0x98
 8027f82:	9027      	str	r0, [sp, #156]	; 0x9c
 8027f84:	dc17      	bgt.n	8027fb6 <_svfprintf_r+0x7ca>
 8027f86:	3d10      	subs	r5, #16
 8027f88:	3108      	adds	r1, #8
 8027f8a:	2d10      	cmp	r5, #16
 8027f8c:	dd21      	ble.n	8027fd2 <_svfprintf_r+0x7e6>
 8027f8e:	3201      	adds	r2, #1
 8027f90:	3010      	adds	r0, #16
 8027f92:	2a07      	cmp	r2, #7
 8027f94:	e881 0a00 	stmia.w	r1, {r9, fp}
 8027f98:	9027      	str	r0, [sp, #156]	; 0x9c
 8027f9a:	9226      	str	r2, [sp, #152]	; 0x98
 8027f9c:	dde9      	ble.n	8027f72 <_svfprintf_r+0x786>
 8027f9e:	4638      	mov	r0, r7
 8027fa0:	4641      	mov	r1, r8
 8027fa2:	aa25      	add	r2, sp, #148	; 0x94
 8027fa4:	f003 fc36 	bl	802b814 <__ssprint_r>
 8027fa8:	2800      	cmp	r0, #0
 8027faa:	f47f adde 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8027fae:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8027fb0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8027fb2:	a932      	add	r1, sp, #200	; 0xc8
 8027fb4:	e7de      	b.n	8027f74 <_svfprintf_r+0x788>
 8027fb6:	4638      	mov	r0, r7
 8027fb8:	4641      	mov	r1, r8
 8027fba:	aa25      	add	r2, sp, #148	; 0x94
 8027fbc:	f003 fc2a 	bl	802b814 <__ssprint_r>
 8027fc0:	2800      	cmp	r0, #0
 8027fc2:	f47f add2 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8027fc6:	3d10      	subs	r5, #16
 8027fc8:	2d10      	cmp	r5, #16
 8027fca:	a932      	add	r1, sp, #200	; 0xc8
 8027fcc:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8027fce:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8027fd0:	dcdd      	bgt.n	8027f8e <_svfprintf_r+0x7a2>
 8027fd2:	46b0      	mov	r8, r6
 8027fd4:	4627      	mov	r7, r4
 8027fd6:	460e      	mov	r6, r1
 8027fd8:	4604      	mov	r4, r0
 8027fda:	1c50      	adds	r0, r2, #1
 8027fdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8027fde:	1964      	adds	r4, r4, r5
 8027fe0:	2807      	cmp	r0, #7
 8027fe2:	e886 0028 	stmia.w	r6, {r3, r5}
 8027fe6:	9427      	str	r4, [sp, #156]	; 0x9c
 8027fe8:	9026      	str	r0, [sp, #152]	; 0x98
 8027fea:	f300 826b 	bgt.w	80284c4 <_svfprintf_r+0xcd8>
 8027fee:	3608      	adds	r6, #8
 8027ff0:	9b08      	ldr	r3, [sp, #32]
 8027ff2:	05da      	lsls	r2, r3, #23
 8027ff4:	f100 8128 	bmi.w	8028248 <_svfprintf_r+0xa5c>
 8027ff8:	9826      	ldr	r0, [sp, #152]	; 0x98
 8027ffa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8027ffc:	990e      	ldr	r1, [sp, #56]	; 0x38
 8027ffe:	6037      	str	r7, [r6, #0]
 8028000:	1c43      	adds	r3, r0, #1
 8028002:	18a4      	adds	r4, r4, r2
 8028004:	2b07      	cmp	r3, #7
 8028006:	6071      	str	r1, [r6, #4]
 8028008:	9427      	str	r4, [sp, #156]	; 0x9c
 802800a:	9326      	str	r3, [sp, #152]	; 0x98
 802800c:	f300 80b0 	bgt.w	8028170 <_svfprintf_r+0x984>
 8028010:	3608      	adds	r6, #8
 8028012:	9a08      	ldr	r2, [sp, #32]
 8028014:	0753      	lsls	r3, r2, #29
 8028016:	f140 80b9 	bpl.w	802818c <_svfprintf_r+0x9a0>
 802801a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 802801c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 802801e:	1a2d      	subs	r5, r5, r0
 8028020:	2d00      	cmp	r5, #0
 8028022:	f340 80b3 	ble.w	802818c <_svfprintf_r+0x9a0>
 8028026:	2d10      	cmp	r5, #16
 8028028:	f340 87cf 	ble.w	8028fca <_svfprintf_r+0x17de>
 802802c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 802802e:	f8df 806c 	ldr.w	r8, [pc, #108]	; 802809c <_svfprintf_r+0x8b0>
 8028032:	f24d 671c 	movw	r7, #54812	; 0xd61c
 8028036:	f6c0 0702 	movt	r7, #2050	; 0x802
 802803a:	6037      	str	r7, [r6, #0]
 802803c:	1c59      	adds	r1, r3, #1
 802803e:	2710      	movs	r7, #16
 8028040:	f1a5 0b11 	sub.w	fp, r5, #17
 8028044:	19e4      	adds	r4, r4, r7
 8028046:	2907      	cmp	r1, #7
 8028048:	6077      	str	r7, [r6, #4]
 802804a:	f3cb 1b00 	ubfx	fp, fp, #4, #1
 802804e:	9427      	str	r4, [sp, #156]	; 0x9c
 8028050:	9126      	str	r1, [sp, #152]	; 0x98
 8028052:	f300 83c6 	bgt.w	80287e2 <_svfprintf_r+0xff6>
 8028056:	3608      	adds	r6, #8
 8028058:	3d10      	subs	r5, #16
 802805a:	2d10      	cmp	r5, #16
 802805c:	f340 80b6 	ble.w	80281cc <_svfprintf_r+0x9e0>
 8028060:	f1bb 0f00 	cmp.w	fp, #0
 8028064:	d011      	beq.n	802808a <_svfprintf_r+0x89e>
 8028066:	3101      	adds	r1, #1
 8028068:	f24d 601c 	movw	r0, #54812	; 0xd61c
 802806c:	3410      	adds	r4, #16
 802806e:	f6c0 0002 	movt	r0, #2050	; 0x802
 8028072:	2907      	cmp	r1, #7
 8028074:	e886 0081 	stmia.w	r6, {r0, r7}
 8028078:	9427      	str	r4, [sp, #156]	; 0x9c
 802807a:	9126      	str	r1, [sp, #152]	; 0x98
 802807c:	f300 83d7 	bgt.w	802882e <_svfprintf_r+0x1042>
 8028080:	3608      	adds	r6, #8
 8028082:	3d10      	subs	r5, #16
 8028084:	2d10      	cmp	r5, #16
 8028086:	f340 80a1 	ble.w	80281cc <_svfprintf_r+0x9e0>
 802808a:	4632      	mov	r2, r6
 802808c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 8028090:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8028092:	e018      	b.n	80280c6 <_svfprintf_r+0x8da>
 8028094:	0802d5ec 	.word	0x0802d5ec
 8028098:	0802d60c 	.word	0x0802d60c
 802809c:	0802d61c 	.word	0x0802d61c
 80280a0:	3208      	adds	r2, #8
 80280a2:	1c41      	adds	r1, r0, #1
 80280a4:	f24d 601c 	movw	r0, #54812	; 0xd61c
 80280a8:	3410      	adds	r4, #16
 80280aa:	f6c0 0002 	movt	r0, #2050	; 0x802
 80280ae:	3d10      	subs	r5, #16
 80280b0:	2907      	cmp	r1, #7
 80280b2:	e882 0081 	stmia.w	r2, {r0, r7}
 80280b6:	9126      	str	r1, [sp, #152]	; 0x98
 80280b8:	9427      	str	r4, [sp, #156]	; 0x9c
 80280ba:	dc77      	bgt.n	80281ac <_svfprintf_r+0x9c0>
 80280bc:	3d10      	subs	r5, #16
 80280be:	3208      	adds	r2, #8
 80280c0:	2d10      	cmp	r5, #16
 80280c2:	f340 8082 	ble.w	80281ca <_svfprintf_r+0x9de>
 80280c6:	1c48      	adds	r0, r1, #1
 80280c8:	f24d 611c 	movw	r1, #54812	; 0xd61c
 80280cc:	3410      	adds	r4, #16
 80280ce:	f6c0 0102 	movt	r1, #2050	; 0x802
 80280d2:	2807      	cmp	r0, #7
 80280d4:	e882 0082 	stmia.w	r2, {r1, r7}
 80280d8:	9427      	str	r4, [sp, #156]	; 0x9c
 80280da:	9026      	str	r0, [sp, #152]	; 0x98
 80280dc:	dde0      	ble.n	80280a0 <_svfprintf_r+0x8b4>
 80280de:	4658      	mov	r0, fp
 80280e0:	4631      	mov	r1, r6
 80280e2:	aa25      	add	r2, sp, #148	; 0x94
 80280e4:	f003 fb96 	bl	802b814 <__ssprint_r>
 80280e8:	2800      	cmp	r0, #0
 80280ea:	f47f ad3e 	bne.w	8027b6a <_svfprintf_r+0x37e>
 80280ee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80280f0:	9826      	ldr	r0, [sp, #152]	; 0x98
 80280f2:	aa32      	add	r2, sp, #200	; 0xc8
 80280f4:	e7d5      	b.n	80280a2 <_svfprintf_r+0x8b6>
 80280f6:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80280f8:	2d01      	cmp	r5, #1
 80280fa:	f340 847b 	ble.w	80289f4 <_svfprintf_r+0x1208>
 80280fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8028100:	6037      	str	r7, [r6, #0]
 8028102:	1c5d      	adds	r5, r3, #1
 8028104:	3401      	adds	r4, #1
 8028106:	2101      	movs	r1, #1
 8028108:	2d07      	cmp	r5, #7
 802810a:	6071      	str	r1, [r6, #4]
 802810c:	9427      	str	r4, [sp, #156]	; 0x9c
 802810e:	9526      	str	r5, [sp, #152]	; 0x98
 8028110:	f300 847b 	bgt.w	8028a0a <_svfprintf_r+0x121e>
 8028114:	3608      	adds	r6, #8
 8028116:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8028118:	9813      	ldr	r0, [sp, #76]	; 0x4c
 802811a:	3501      	adds	r5, #1
 802811c:	18e4      	adds	r4, r4, r3
 802811e:	2d07      	cmp	r5, #7
 8028120:	e886 0009 	stmia.w	r6, {r0, r3}
 8028124:	9427      	str	r4, [sp, #156]	; 0x9c
 8028126:	9526      	str	r5, [sp, #152]	; 0x98
 8028128:	f300 847c 	bgt.w	8028a24 <_svfprintf_r+0x1238>
 802812c:	3608      	adds	r6, #8
 802812e:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8028132:	2200      	movs	r2, #0
 8028134:	2300      	movs	r3, #0
 8028136:	f7fe fa7f 	bl	8026638 <__aeabi_dcmpeq>
 802813a:	2800      	cmp	r0, #0
 802813c:	f040 82d7 	bne.w	80286ee <_svfprintf_r+0xf02>
 8028140:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8028142:	3701      	adds	r7, #1
 8028144:	1e50      	subs	r0, r2, #1
 8028146:	1824      	adds	r4, r4, r0
 8028148:	3501      	adds	r5, #1
 802814a:	6037      	str	r7, [r6, #0]
 802814c:	2d07      	cmp	r5, #7
 802814e:	6070      	str	r0, [r6, #4]
 8028150:	9427      	str	r4, [sp, #156]	; 0x9c
 8028152:	9526      	str	r5, [sp, #152]	; 0x98
 8028154:	f300 8186 	bgt.w	8028464 <_svfprintf_r+0xc78>
 8028158:	3608      	adds	r6, #8
 802815a:	9819      	ldr	r0, [sp, #100]	; 0x64
 802815c:	3501      	adds	r5, #1
 802815e:	1824      	adds	r4, r4, r0
 8028160:	ab21      	add	r3, sp, #132	; 0x84
 8028162:	2d07      	cmp	r5, #7
 8028164:	6033      	str	r3, [r6, #0]
 8028166:	6070      	str	r0, [r6, #4]
 8028168:	9427      	str	r4, [sp, #156]	; 0x9c
 802816a:	9526      	str	r5, [sp, #152]	; 0x98
 802816c:	f77f af50 	ble.w	8028010 <_svfprintf_r+0x824>
 8028170:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028172:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028174:	aa25      	add	r2, sp, #148	; 0x94
 8028176:	f003 fb4d 	bl	802b814 <__ssprint_r>
 802817a:	2800      	cmp	r0, #0
 802817c:	f47f acf5 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028180:	9a08      	ldr	r2, [sp, #32]
 8028182:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8028184:	0753      	lsls	r3, r2, #29
 8028186:	ae32      	add	r6, sp, #200	; 0xc8
 8028188:	f53f af47 	bmi.w	802801a <_svfprintf_r+0x82e>
 802818c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 802818e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8028190:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8028192:	4291      	cmp	r1, r2
 8028194:	bfac      	ite	ge
 8028196:	1840      	addge	r0, r0, r1
 8028198:	1880      	addlt	r0, r0, r2
 802819a:	900f      	str	r0, [sp, #60]	; 0x3c
 802819c:	2c00      	cmp	r4, #0
 802819e:	f040 816d 	bne.w	802847c <_svfprintf_r+0xc90>
 80281a2:	2400      	movs	r4, #0
 80281a4:	9426      	str	r4, [sp, #152]	; 0x98
 80281a6:	ae32      	add	r6, sp, #200	; 0xc8
 80281a8:	f7ff bb4b 	b.w	8027842 <_svfprintf_r+0x56>
 80281ac:	4658      	mov	r0, fp
 80281ae:	4631      	mov	r1, r6
 80281b0:	aa25      	add	r2, sp, #148	; 0x94
 80281b2:	f003 fb2f 	bl	802b814 <__ssprint_r>
 80281b6:	2800      	cmp	r0, #0
 80281b8:	f47f acd7 	bne.w	8027b6a <_svfprintf_r+0x37e>
 80281bc:	3d10      	subs	r5, #16
 80281be:	2d10      	cmp	r5, #16
 80281c0:	aa32      	add	r2, sp, #200	; 0xc8
 80281c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80281c4:	9926      	ldr	r1, [sp, #152]	; 0x98
 80281c6:	f73f af7e 	bgt.w	80280c6 <_svfprintf_r+0x8da>
 80281ca:	4616      	mov	r6, r2
 80281cc:	1c4b      	adds	r3, r1, #1
 80281ce:	192c      	adds	r4, r5, r4
 80281d0:	2b07      	cmp	r3, #7
 80281d2:	f8c6 8000 	str.w	r8, [r6]
 80281d6:	6075      	str	r5, [r6, #4]
 80281d8:	9427      	str	r4, [sp, #156]	; 0x9c
 80281da:	9326      	str	r3, [sp, #152]	; 0x98
 80281dc:	ddd6      	ble.n	802818c <_svfprintf_r+0x9a0>
 80281de:	980c      	ldr	r0, [sp, #48]	; 0x30
 80281e0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80281e2:	aa25      	add	r2, sp, #148	; 0x94
 80281e4:	f003 fb16 	bl	802b814 <__ssprint_r>
 80281e8:	2800      	cmp	r0, #0
 80281ea:	f47f acbe 	bne.w	8027b6a <_svfprintf_r+0x37e>
 80281ee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80281f0:	e7cc      	b.n	802818c <_svfprintf_r+0x9a0>
 80281f2:	2b01      	cmp	r3, #1
 80281f4:	f000 81a8 	beq.w	8028548 <_svfprintf_r+0xd5c>
 80281f8:	2b02      	cmp	r3, #2
 80281fa:	f10d 0cc7 	add.w	ip, sp, #199	; 0xc7
 80281fe:	f000 8187 	beq.w	8028510 <_svfprintf_r+0xd24>
 8028202:	2307      	movs	r3, #7
 8028204:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 8028208:	ea04 0003 	and.w	r0, r4, r3
 802820c:	ea4e 7b45 	orr.w	fp, lr, r5, lsl #29
 8028210:	08e9      	lsrs	r1, r5, #3
 8028212:	3030      	adds	r0, #48	; 0x30
 8028214:	465c      	mov	r4, fp
 8028216:	460d      	mov	r5, r1
 8028218:	b2c0      	uxtb	r0, r0
 802821a:	ea54 0105 	orrs.w	r1, r4, r5
 802821e:	4667      	mov	r7, ip
 8028220:	f88c 0000 	strb.w	r0, [ip]
 8028224:	f10c 3cff 	add.w	ip, ip, #4294967295
 8028228:	d1ec      	bne.n	8028204 <_svfprintf_r+0xa18>
 802822a:	9a08      	ldr	r2, [sp, #32]
 802822c:	07d4      	lsls	r4, r2, #31
 802822e:	463b      	mov	r3, r7
 8028230:	d505      	bpl.n	802823e <_svfprintf_r+0xa52>
 8028232:	2830      	cmp	r0, #48	; 0x30
 8028234:	d003      	beq.n	802823e <_svfprintf_r+0xa52>
 8028236:	2430      	movs	r4, #48	; 0x30
 8028238:	4667      	mov	r7, ip
 802823a:	f803 4c01 	strb.w	r4, [r3, #-1]
 802823e:	9c07      	ldr	r4, [sp, #28]
 8028240:	1be2      	subs	r2, r4, r7
 8028242:	920e      	str	r2, [sp, #56]	; 0x38
 8028244:	f7ff bbf6 	b.w	8027a34 <_svfprintf_r+0x248>
 8028248:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 802824c:	f77f af53 	ble.w	80280f6 <_svfprintf_r+0x90a>
 8028250:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8028254:	2200      	movs	r2, #0
 8028256:	2300      	movs	r3, #0
 8028258:	f7fe f9ee 	bl	8026638 <__aeabi_dcmpeq>
 802825c:	2800      	cmp	r0, #0
 802825e:	f000 81ac 	beq.w	80285ba <_svfprintf_r+0xdce>
 8028262:	9826      	ldr	r0, [sp, #152]	; 0x98
 8028264:	49a8      	ldr	r1, [pc, #672]	; (8028508 <_svfprintf_r+0xd1c>)
 8028266:	1c43      	adds	r3, r0, #1
 8028268:	3401      	adds	r4, #1
 802826a:	2201      	movs	r2, #1
 802826c:	2b07      	cmp	r3, #7
 802826e:	6031      	str	r1, [r6, #0]
 8028270:	6072      	str	r2, [r6, #4]
 8028272:	9427      	str	r4, [sp, #156]	; 0x9c
 8028274:	9326      	str	r3, [sp, #152]	; 0x98
 8028276:	f300 844d 	bgt.w	8028b14 <_svfprintf_r+0x1328>
 802827a:	3608      	adds	r6, #8
 802827c:	981e      	ldr	r0, [sp, #120]	; 0x78
 802827e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8028280:	4298      	cmp	r0, r3
 8028282:	db03      	blt.n	802828c <_svfprintf_r+0xaa0>
 8028284:	9908      	ldr	r1, [sp, #32]
 8028286:	07cb      	lsls	r3, r1, #31
 8028288:	f57f aec3 	bpl.w	8028012 <_svfprintf_r+0x826>
 802828c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 802828e:	9815      	ldr	r0, [sp, #84]	; 0x54
 8028290:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8028292:	6070      	str	r0, [r6, #4]
 8028294:	1c59      	adds	r1, r3, #1
 8028296:	1824      	adds	r4, r4, r0
 8028298:	2907      	cmp	r1, #7
 802829a:	6032      	str	r2, [r6, #0]
 802829c:	9427      	str	r4, [sp, #156]	; 0x9c
 802829e:	9126      	str	r1, [sp, #152]	; 0x98
 80282a0:	f300 8579 	bgt.w	8028d96 <_svfprintf_r+0x15aa>
 80282a4:	3608      	adds	r6, #8
 80282a6:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80282a8:	3d01      	subs	r5, #1
 80282aa:	2d00      	cmp	r5, #0
 80282ac:	f77f aeb1 	ble.w	8028012 <_svfprintf_r+0x826>
 80282b0:	2d10      	cmp	r5, #16
 80282b2:	f340 8288 	ble.w	80287c6 <_svfprintf_r+0xfda>
 80282b6:	9826      	ldr	r0, [sp, #152]	; 0x98
 80282b8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80282ba:	f8c6 9000 	str.w	r9, [r6]
 80282be:	2710      	movs	r7, #16
 80282c0:	1c41      	adds	r1, r0, #1
 80282c2:	f1a2 0e12 	sub.w	lr, r2, #18
 80282c6:	19e4      	adds	r4, r4, r7
 80282c8:	2907      	cmp	r1, #7
 80282ca:	6077      	str	r7, [r6, #4]
 80282cc:	f8df b23c 	ldr.w	fp, [pc, #572]	; 802850c <_svfprintf_r+0xd20>
 80282d0:	9427      	str	r4, [sp, #156]	; 0x9c
 80282d2:	9126      	str	r1, [sp, #152]	; 0x98
 80282d4:	f3ce 1800 	ubfx	r8, lr, #4, #1
 80282d8:	f300 8610 	bgt.w	8028efc <_svfprintf_r+0x1710>
 80282dc:	3608      	adds	r6, #8
 80282de:	3d10      	subs	r5, #16
 80282e0:	2d10      	cmp	r5, #16
 80282e2:	f340 8273 	ble.w	80287cc <_svfprintf_r+0xfe0>
 80282e6:	f1b8 0f00 	cmp.w	r8, #0
 80282ea:	d00e      	beq.n	802830a <_svfprintf_r+0xb1e>
 80282ec:	3101      	adds	r1, #1
 80282ee:	3410      	adds	r4, #16
 80282f0:	2907      	cmp	r1, #7
 80282f2:	f8c6 9000 	str.w	r9, [r6]
 80282f6:	6077      	str	r7, [r6, #4]
 80282f8:	9427      	str	r4, [sp, #156]	; 0x9c
 80282fa:	9126      	str	r1, [sp, #152]	; 0x98
 80282fc:	f300 860b 	bgt.w	8028f16 <_svfprintf_r+0x172a>
 8028300:	3608      	adds	r6, #8
 8028302:	3d10      	subs	r5, #16
 8028304:	2d10      	cmp	r5, #16
 8028306:	f340 8261 	ble.w	80287cc <_svfprintf_r+0xfe0>
 802830a:	4620      	mov	r0, r4
 802830c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8028310:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8028312:	e010      	b.n	8028336 <_svfprintf_r+0xb4a>
 8028314:	3608      	adds	r6, #8
 8028316:	1c59      	adds	r1, r3, #1
 8028318:	3010      	adds	r0, #16
 802831a:	3d10      	subs	r5, #16
 802831c:	2907      	cmp	r1, #7
 802831e:	f8c6 9000 	str.w	r9, [r6]
 8028322:	6077      	str	r7, [r6, #4]
 8028324:	9126      	str	r1, [sp, #152]	; 0x98
 8028326:	9027      	str	r0, [sp, #156]	; 0x9c
 8028328:	f300 811f 	bgt.w	802856a <_svfprintf_r+0xd7e>
 802832c:	3608      	adds	r6, #8
 802832e:	3d10      	subs	r5, #16
 8028330:	2d10      	cmp	r5, #16
 8028332:	f340 83e8 	ble.w	8028b06 <_svfprintf_r+0x131a>
 8028336:	1c4b      	adds	r3, r1, #1
 8028338:	3010      	adds	r0, #16
 802833a:	2b07      	cmp	r3, #7
 802833c:	f8c6 9000 	str.w	r9, [r6]
 8028340:	6077      	str	r7, [r6, #4]
 8028342:	9027      	str	r0, [sp, #156]	; 0x9c
 8028344:	9326      	str	r3, [sp, #152]	; 0x98
 8028346:	dde5      	ble.n	8028314 <_svfprintf_r+0xb28>
 8028348:	4640      	mov	r0, r8
 802834a:	4621      	mov	r1, r4
 802834c:	aa25      	add	r2, sp, #148	; 0x94
 802834e:	f003 fa61 	bl	802b814 <__ssprint_r>
 8028352:	2800      	cmp	r0, #0
 8028354:	f47f ac09 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028358:	9827      	ldr	r0, [sp, #156]	; 0x9c
 802835a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 802835c:	ae32      	add	r6, sp, #200	; 0xc8
 802835e:	e7da      	b.n	8028316 <_svfprintf_r+0xb2a>
 8028360:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8028362:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8028364:	1a2d      	subs	r5, r5, r0
 8028366:	2d00      	cmp	r5, #0
 8028368:	f77f adcd 	ble.w	8027f06 <_svfprintf_r+0x71a>
 802836c:	2d10      	cmp	r5, #16
 802836e:	f340 86a8 	ble.w	80290c2 <_svfprintf_r+0x18d6>
 8028372:	9826      	ldr	r0, [sp, #152]	; 0x98
 8028374:	4a65      	ldr	r2, [pc, #404]	; (802850c <_svfprintf_r+0xd20>)
 8028376:	f8c6 9000 	str.w	r9, [r6]
 802837a:	f04f 0b10 	mov.w	fp, #16
 802837e:	3001      	adds	r0, #1
 8028380:	f1a5 0311 	sub.w	r3, r5, #17
 8028384:	445c      	add	r4, fp
 8028386:	2807      	cmp	r0, #7
 8028388:	f8c6 b004 	str.w	fp, [r6, #4]
 802838c:	9209      	str	r2, [sp, #36]	; 0x24
 802838e:	9427      	str	r4, [sp, #156]	; 0x9c
 8028390:	9026      	str	r0, [sp, #152]	; 0x98
 8028392:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8028396:	f300 8313 	bgt.w	80289c0 <_svfprintf_r+0x11d4>
 802839a:	3608      	adds	r6, #8
 802839c:	3d10      	subs	r5, #16
 802839e:	2d10      	cmp	r5, #16
 80283a0:	dd48      	ble.n	8028434 <_svfprintf_r+0xc48>
 80283a2:	b163      	cbz	r3, 80283be <_svfprintf_r+0xbd2>
 80283a4:	3001      	adds	r0, #1
 80283a6:	3410      	adds	r4, #16
 80283a8:	2807      	cmp	r0, #7
 80283aa:	e886 0a00 	stmia.w	r6, {r9, fp}
 80283ae:	9427      	str	r4, [sp, #156]	; 0x9c
 80283b0:	9026      	str	r0, [sp, #152]	; 0x98
 80283b2:	f300 8313 	bgt.w	80289dc <_svfprintf_r+0x11f0>
 80283b6:	3608      	adds	r6, #8
 80283b8:	3d10      	subs	r5, #16
 80283ba:	2d10      	cmp	r5, #16
 80283bc:	dd3a      	ble.n	8028434 <_svfprintf_r+0xc48>
 80283be:	4621      	mov	r1, r4
 80283c0:	4632      	mov	r2, r6
 80283c2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80283c4:	462e      	mov	r6, r5
 80283c6:	4603      	mov	r3, r0
 80283c8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80283ca:	e00d      	b.n	80283e8 <_svfprintf_r+0xbfc>
 80283cc:	3208      	adds	r2, #8
 80283ce:	1c43      	adds	r3, r0, #1
 80283d0:	3110      	adds	r1, #16
 80283d2:	3e10      	subs	r6, #16
 80283d4:	2b07      	cmp	r3, #7
 80283d6:	e882 0a00 	stmia.w	r2, {r9, fp}
 80283da:	9326      	str	r3, [sp, #152]	; 0x98
 80283dc:	9127      	str	r1, [sp, #156]	; 0x9c
 80283de:	dc17      	bgt.n	8028410 <_svfprintf_r+0xc24>
 80283e0:	3e10      	subs	r6, #16
 80283e2:	3208      	adds	r2, #8
 80283e4:	2e10      	cmp	r6, #16
 80283e6:	dd21      	ble.n	802842c <_svfprintf_r+0xc40>
 80283e8:	1c58      	adds	r0, r3, #1
 80283ea:	3110      	adds	r1, #16
 80283ec:	2807      	cmp	r0, #7
 80283ee:	e882 0a00 	stmia.w	r2, {r9, fp}
 80283f2:	9127      	str	r1, [sp, #156]	; 0x9c
 80283f4:	9026      	str	r0, [sp, #152]	; 0x98
 80283f6:	dde9      	ble.n	80283cc <_svfprintf_r+0xbe0>
 80283f8:	4620      	mov	r0, r4
 80283fa:	4629      	mov	r1, r5
 80283fc:	aa25      	add	r2, sp, #148	; 0x94
 80283fe:	f003 fa09 	bl	802b814 <__ssprint_r>
 8028402:	2800      	cmp	r0, #0
 8028404:	f47f abb1 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028408:	9927      	ldr	r1, [sp, #156]	; 0x9c
 802840a:	9826      	ldr	r0, [sp, #152]	; 0x98
 802840c:	aa32      	add	r2, sp, #200	; 0xc8
 802840e:	e7de      	b.n	80283ce <_svfprintf_r+0xbe2>
 8028410:	4620      	mov	r0, r4
 8028412:	4629      	mov	r1, r5
 8028414:	aa25      	add	r2, sp, #148	; 0x94
 8028416:	f003 f9fd 	bl	802b814 <__ssprint_r>
 802841a:	2800      	cmp	r0, #0
 802841c:	f47f aba5 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028420:	3e10      	subs	r6, #16
 8028422:	2e10      	cmp	r6, #16
 8028424:	aa32      	add	r2, sp, #200	; 0xc8
 8028426:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8028428:	9b26      	ldr	r3, [sp, #152]	; 0x98
 802842a:	dcdd      	bgt.n	80283e8 <_svfprintf_r+0xbfc>
 802842c:	4635      	mov	r5, r6
 802842e:	460c      	mov	r4, r1
 8028430:	4616      	mov	r6, r2
 8028432:	4618      	mov	r0, r3
 8028434:	1c41      	adds	r1, r0, #1
 8028436:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8028438:	1964      	adds	r4, r4, r5
 802843a:	2907      	cmp	r1, #7
 802843c:	e886 0028 	stmia.w	r6, {r3, r5}
 8028440:	9427      	str	r4, [sp, #156]	; 0x9c
 8028442:	9126      	str	r1, [sp, #152]	; 0x98
 8028444:	f300 8300 	bgt.w	8028a48 <_svfprintf_r+0x125c>
 8028448:	3608      	adds	r6, #8
 802844a:	e55c      	b.n	8027f06 <_svfprintf_r+0x71a>
 802844c:	4a2f      	ldr	r2, [pc, #188]	; (802850c <_svfprintf_r+0xd20>)
 802844e:	9209      	str	r2, [sp, #36]	; 0x24
 8028450:	3501      	adds	r5, #1
 8028452:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8028454:	19e4      	adds	r4, r4, r7
 8028456:	2d07      	cmp	r5, #7
 8028458:	e886 0088 	stmia.w	r6, {r3, r7}
 802845c:	9427      	str	r4, [sp, #156]	; 0x9c
 802845e:	9526      	str	r5, [sp, #152]	; 0x98
 8028460:	f77f ae7a 	ble.w	8028158 <_svfprintf_r+0x96c>
 8028464:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028466:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028468:	aa25      	add	r2, sp, #148	; 0x94
 802846a:	f003 f9d3 	bl	802b814 <__ssprint_r>
 802846e:	2800      	cmp	r0, #0
 8028470:	f47f ab7b 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028474:	ae32      	add	r6, sp, #200	; 0xc8
 8028476:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8028478:	9d26      	ldr	r5, [sp, #152]	; 0x98
 802847a:	e66e      	b.n	802815a <_svfprintf_r+0x96e>
 802847c:	980c      	ldr	r0, [sp, #48]	; 0x30
 802847e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028480:	aa25      	add	r2, sp, #148	; 0x94
 8028482:	f003 f9c7 	bl	802b814 <__ssprint_r>
 8028486:	2800      	cmp	r0, #0
 8028488:	f43f ae8b 	beq.w	80281a2 <_svfprintf_r+0x9b6>
 802848c:	f7ff bb6d 	b.w	8027b6a <_svfprintf_r+0x37e>
 8028490:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028492:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028494:	9306      	str	r3, [sp, #24]
 8028496:	aa25      	add	r2, sp, #148	; 0x94
 8028498:	f003 f9bc 	bl	802b814 <__ssprint_r>
 802849c:	9b06      	ldr	r3, [sp, #24]
 802849e:	2800      	cmp	r0, #0
 80284a0:	f47f ab63 	bne.w	8027b6a <_svfprintf_r+0x37e>
 80284a4:	ae32      	add	r6, sp, #200	; 0xc8
 80284a6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80284a8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80284aa:	e549      	b.n	8027f40 <_svfprintf_r+0x754>
 80284ac:	980c      	ldr	r0, [sp, #48]	; 0x30
 80284ae:	990a      	ldr	r1, [sp, #40]	; 0x28
 80284b0:	aa25      	add	r2, sp, #148	; 0x94
 80284b2:	f003 f9af 	bl	802b814 <__ssprint_r>
 80284b6:	2800      	cmp	r0, #0
 80284b8:	f47f ab57 	bne.w	8027b6a <_svfprintf_r+0x37e>
 80284bc:	ae32      	add	r6, sp, #200	; 0xc8
 80284be:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80284c0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80284c2:	e54b      	b.n	8027f5c <_svfprintf_r+0x770>
 80284c4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80284c6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80284c8:	aa25      	add	r2, sp, #148	; 0x94
 80284ca:	f003 f9a3 	bl	802b814 <__ssprint_r>
 80284ce:	2800      	cmp	r0, #0
 80284d0:	f47f ab4b 	bne.w	8027b6a <_svfprintf_r+0x37e>
 80284d4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80284d6:	ae32      	add	r6, sp, #200	; 0xc8
 80284d8:	e58a      	b.n	8027ff0 <_svfprintf_r+0x804>
 80284da:	980c      	ldr	r0, [sp, #48]	; 0x30
 80284dc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80284de:	aa25      	add	r2, sp, #148	; 0x94
 80284e0:	f003 f998 	bl	802b814 <__ssprint_r>
 80284e4:	2800      	cmp	r0, #0
 80284e6:	f47f ab40 	bne.w	8027b6a <_svfprintf_r+0x37e>
 80284ea:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80284ec:	ae32      	add	r6, sp, #200	; 0xc8
 80284ee:	e4f7      	b.n	8027ee0 <_svfprintf_r+0x6f4>
 80284f0:	980c      	ldr	r0, [sp, #48]	; 0x30
 80284f2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80284f4:	aa25      	add	r2, sp, #148	; 0x94
 80284f6:	f003 f98d 	bl	802b814 <__ssprint_r>
 80284fa:	2800      	cmp	r0, #0
 80284fc:	f47f ab35 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028500:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8028502:	ae32      	add	r6, sp, #200	; 0xc8
 8028504:	e4fb      	b.n	8027efe <_svfprintf_r+0x712>
 8028506:	bf00      	nop
 8028508:	0802d608 	.word	0x0802d608
 802850c:	0802d60c 	.word	0x0802d60c
 8028510:	f8dd e060 	ldr.w	lr, [sp, #96]	; 0x60
 8028514:	960b      	str	r6, [sp, #44]	; 0x2c
 8028516:	210f      	movs	r1, #15
 8028518:	ea04 0601 	and.w	r6, r4, r1
 802851c:	eb0e 0006 	add.w	r0, lr, r6
 8028520:	0927      	lsrs	r7, r4, #4
 8028522:	092a      	lsrs	r2, r5, #4
 8028524:	ea47 7405 	orr.w	r4, r7, r5, lsl #28
 8028528:	7803      	ldrb	r3, [r0, #0]
 802852a:	4615      	mov	r5, r2
 802852c:	ea54 0205 	orrs.w	r2, r4, r5
 8028530:	4667      	mov	r7, ip
 8028532:	f88c 3000 	strb.w	r3, [ip]
 8028536:	f10c 3cff 	add.w	ip, ip, #4294967295
 802853a:	d1ed      	bne.n	8028518 <_svfprintf_r+0xd2c>
 802853c:	9907      	ldr	r1, [sp, #28]
 802853e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8028540:	1bc8      	subs	r0, r1, r7
 8028542:	900e      	str	r0, [sp, #56]	; 0x38
 8028544:	f7ff ba76 	b.w	8027a34 <_svfprintf_r+0x248>
 8028548:	2d00      	cmp	r5, #0
 802854a:	bf08      	it	eq
 802854c:	2c0a      	cmpeq	r4, #10
 802854e:	f080 8154 	bcs.w	80287fa <_svfprintf_r+0x100e>
 8028552:	af42      	add	r7, sp, #264	; 0x108
 8028554:	3430      	adds	r4, #48	; 0x30
 8028556:	f807 4d41 	strb.w	r4, [r7, #-65]!
 802855a:	9b07      	ldr	r3, [sp, #28]
 802855c:	1bd9      	subs	r1, r3, r7
 802855e:	910e      	str	r1, [sp, #56]	; 0x38
 8028560:	f7ff ba68 	b.w	8027a34 <_svfprintf_r+0x248>
 8028564:	2302      	movs	r3, #2
 8028566:	f7ff ba2c 	b.w	80279c2 <_svfprintf_r+0x1d6>
 802856a:	4640      	mov	r0, r8
 802856c:	4621      	mov	r1, r4
 802856e:	aa25      	add	r2, sp, #148	; 0x94
 8028570:	f003 f950 	bl	802b814 <__ssprint_r>
 8028574:	2800      	cmp	r0, #0
 8028576:	f47f aaf8 	bne.w	8027b6a <_svfprintf_r+0x37e>
 802857a:	ae32      	add	r6, sp, #200	; 0xc8
 802857c:	9827      	ldr	r0, [sp, #156]	; 0x9c
 802857e:	9926      	ldr	r1, [sp, #152]	; 0x98
 8028580:	e6d5      	b.n	802832e <_svfprintf_r+0xb42>
 8028582:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028584:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028586:	9306      	str	r3, [sp, #24]
 8028588:	aa25      	add	r2, sp, #148	; 0x94
 802858a:	f003 f943 	bl	802b814 <__ssprint_r>
 802858e:	9b06      	ldr	r3, [sp, #24]
 8028590:	2800      	cmp	r0, #0
 8028592:	f47f aaea 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028596:	ae32      	add	r6, sp, #200	; 0xc8
 8028598:	9927      	ldr	r1, [sp, #156]	; 0x9c
 802859a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 802859c:	f7ff ba82 	b.w	8027aa4 <_svfprintf_r+0x2b8>
 80285a0:	980c      	ldr	r0, [sp, #48]	; 0x30
 80285a2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80285a4:	aa25      	add	r2, sp, #148	; 0x94
 80285a6:	f003 f935 	bl	802b814 <__ssprint_r>
 80285aa:	2800      	cmp	r0, #0
 80285ac:	f47f aadd 	bne.w	8027b6a <_svfprintf_r+0x37e>
 80285b0:	ae32      	add	r6, sp, #200	; 0xc8
 80285b2:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80285b4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80285b6:	f7ff ba88 	b.w	8027aca <_svfprintf_r+0x2de>
 80285ba:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 80285bc:	2d00      	cmp	r5, #0
 80285be:	f340 82b5 	ble.w	8028b2c <_svfprintf_r+0x1340>
 80285c2:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80285c4:	9914      	ldr	r1, [sp, #80]	; 0x50
 80285c6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80285c8:	428d      	cmp	r5, r1
 80285ca:	bfa8      	it	ge
 80285cc:	460d      	movge	r5, r1
 80285ce:	18b8      	adds	r0, r7, r2
 80285d0:	2d00      	cmp	r5, #0
 80285d2:	9009      	str	r0, [sp, #36]	; 0x24
 80285d4:	dd0a      	ble.n	80285ec <_svfprintf_r+0xe00>
 80285d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80285d8:	6037      	str	r7, [r6, #0]
 80285da:	1c59      	adds	r1, r3, #1
 80285dc:	1964      	adds	r4, r4, r5
 80285de:	2907      	cmp	r1, #7
 80285e0:	6075      	str	r5, [r6, #4]
 80285e2:	9427      	str	r4, [sp, #156]	; 0x9c
 80285e4:	9126      	str	r1, [sp, #152]	; 0x98
 80285e6:	f300 847d 	bgt.w	8028ee4 <_svfprintf_r+0x16f8>
 80285ea:	3608      	adds	r6, #8
 80285ec:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80285ee:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 80285f2:	1b55      	subs	r5, r2, r5
 80285f4:	2d00      	cmp	r5, #0
 80285f6:	f340 814f 	ble.w	8028898 <_svfprintf_r+0x10ac>
 80285fa:	2d10      	cmp	r5, #16
 80285fc:	f340 8274 	ble.w	8028ae8 <_svfprintf_r+0x12fc>
 8028600:	9926      	ldr	r1, [sp, #152]	; 0x98
 8028602:	4b9f      	ldr	r3, [pc, #636]	; (8028880 <_svfprintf_r+0x1094>)
 8028604:	f8c6 9000 	str.w	r9, [r6]
 8028608:	f04f 0810 	mov.w	r8, #16
 802860c:	3101      	adds	r1, #1
 802860e:	f1a5 0e11 	sub.w	lr, r5, #17
 8028612:	4444      	add	r4, r8
 8028614:	2907      	cmp	r1, #7
 8028616:	f8c6 8004 	str.w	r8, [r6, #4]
 802861a:	930e      	str	r3, [sp, #56]	; 0x38
 802861c:	9427      	str	r4, [sp, #156]	; 0x9c
 802861e:	9126      	str	r1, [sp, #152]	; 0x98
 8028620:	f3ce 1b00 	ubfx	fp, lr, #4, #1
 8028624:	f300 8451 	bgt.w	8028eca <_svfprintf_r+0x16de>
 8028628:	3608      	adds	r6, #8
 802862a:	3d10      	subs	r5, #16
 802862c:	2d10      	cmp	r5, #16
 802862e:	f340 825e 	ble.w	8028aee <_svfprintf_r+0x1302>
 8028632:	f1bb 0f00 	cmp.w	fp, #0
 8028636:	d00f      	beq.n	8028658 <_svfprintf_r+0xe6c>
 8028638:	3101      	adds	r1, #1
 802863a:	3410      	adds	r4, #16
 802863c:	2907      	cmp	r1, #7
 802863e:	f8c6 9000 	str.w	r9, [r6]
 8028642:	f8c6 8004 	str.w	r8, [r6, #4]
 8028646:	9427      	str	r4, [sp, #156]	; 0x9c
 8028648:	9126      	str	r1, [sp, #152]	; 0x98
 802864a:	f300 8471 	bgt.w	8028f30 <_svfprintf_r+0x1744>
 802864e:	3608      	adds	r6, #8
 8028650:	3d10      	subs	r5, #16
 8028652:	2d10      	cmp	r5, #16
 8028654:	f340 824b 	ble.w	8028aee <_svfprintf_r+0x1302>
 8028658:	4620      	mov	r0, r4
 802865a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 802865e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8028660:	e012      	b.n	8028688 <_svfprintf_r+0xe9c>
 8028662:	f106 0208 	add.w	r2, r6, #8
 8028666:	1c59      	adds	r1, r3, #1
 8028668:	3010      	adds	r0, #16
 802866a:	3d10      	subs	r5, #16
 802866c:	2907      	cmp	r1, #7
 802866e:	f8c2 9000 	str.w	r9, [r2]
 8028672:	f8c2 8004 	str.w	r8, [r2, #4]
 8028676:	9126      	str	r1, [sp, #152]	; 0x98
 8028678:	9027      	str	r0, [sp, #156]	; 0x9c
 802867a:	dc1b      	bgt.n	80286b4 <_svfprintf_r+0xec8>
 802867c:	f102 0608 	add.w	r6, r2, #8
 8028680:	3d10      	subs	r5, #16
 8028682:	2d10      	cmp	r5, #16
 8028684:	f340 8407 	ble.w	8028e96 <_svfprintf_r+0x16aa>
 8028688:	1c4b      	adds	r3, r1, #1
 802868a:	3010      	adds	r0, #16
 802868c:	2b07      	cmp	r3, #7
 802868e:	f8c6 9000 	str.w	r9, [r6]
 8028692:	f8c6 8004 	str.w	r8, [r6, #4]
 8028696:	9027      	str	r0, [sp, #156]	; 0x9c
 8028698:	9326      	str	r3, [sp, #152]	; 0x98
 802869a:	dde2      	ble.n	8028662 <_svfprintf_r+0xe76>
 802869c:	4658      	mov	r0, fp
 802869e:	4621      	mov	r1, r4
 80286a0:	aa25      	add	r2, sp, #148	; 0x94
 80286a2:	f003 f8b7 	bl	802b814 <__ssprint_r>
 80286a6:	2800      	cmp	r0, #0
 80286a8:	f47f aa5f 	bne.w	8027b6a <_svfprintf_r+0x37e>
 80286ac:	9827      	ldr	r0, [sp, #156]	; 0x9c
 80286ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80286b0:	aa32      	add	r2, sp, #200	; 0xc8
 80286b2:	e7d8      	b.n	8028666 <_svfprintf_r+0xe7a>
 80286b4:	4658      	mov	r0, fp
 80286b6:	4621      	mov	r1, r4
 80286b8:	aa25      	add	r2, sp, #148	; 0x94
 80286ba:	f003 f8ab 	bl	802b814 <__ssprint_r>
 80286be:	2800      	cmp	r0, #0
 80286c0:	f47f aa53 	bne.w	8027b6a <_svfprintf_r+0x37e>
 80286c4:	ae32      	add	r6, sp, #200	; 0xc8
 80286c6:	9827      	ldr	r0, [sp, #156]	; 0x9c
 80286c8:	9926      	ldr	r1, [sp, #152]	; 0x98
 80286ca:	e7d9      	b.n	8028680 <_svfprintf_r+0xe94>
 80286cc:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80286ce:	af32      	add	r7, sp, #200	; 0xc8
 80286d0:	940e      	str	r4, [sp, #56]	; 0x38
 80286d2:	f7ff b9af 	b.w	8027a34 <_svfprintf_r+0x248>
 80286d6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80286d8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80286da:	aa25      	add	r2, sp, #148	; 0x94
 80286dc:	f003 f89a 	bl	802b814 <__ssprint_r>
 80286e0:	2800      	cmp	r0, #0
 80286e2:	f47f aa42 	bne.w	8027b6a <_svfprintf_r+0x37e>
 80286e6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80286e8:	ae32      	add	r6, sp, #200	; 0xc8
 80286ea:	f7ff bbe8 	b.w	8027ebe <_svfprintf_r+0x6d2>
 80286ee:	9f11      	ldr	r7, [sp, #68]	; 0x44
 80286f0:	3f01      	subs	r7, #1
 80286f2:	2f00      	cmp	r7, #0
 80286f4:	f77f ad31 	ble.w	802815a <_svfprintf_r+0x96e>
 80286f8:	2f10      	cmp	r7, #16
 80286fa:	f77f aea7 	ble.w	802844c <_svfprintf_r+0xc60>
 80286fe:	9811      	ldr	r0, [sp, #68]	; 0x44
 8028700:	4b5f      	ldr	r3, [pc, #380]	; (8028880 <_svfprintf_r+0x1094>)
 8028702:	f8c6 9000 	str.w	r9, [r6]
 8028706:	f04f 0810 	mov.w	r8, #16
 802870a:	3501      	adds	r5, #1
 802870c:	f1a0 0b12 	sub.w	fp, r0, #18
 8028710:	4444      	add	r4, r8
 8028712:	2d07      	cmp	r5, #7
 8028714:	f8c6 8004 	str.w	r8, [r6, #4]
 8028718:	9309      	str	r3, [sp, #36]	; 0x24
 802871a:	9427      	str	r4, [sp, #156]	; 0x9c
 802871c:	9526      	str	r5, [sp, #152]	; 0x98
 802871e:	f3cb 1b00 	ubfx	fp, fp, #4, #1
 8028722:	f300 83ba 	bgt.w	8028e9a <_svfprintf_r+0x16ae>
 8028726:	3608      	adds	r6, #8
 8028728:	3f10      	subs	r7, #16
 802872a:	2f10      	cmp	r7, #16
 802872c:	f77f ae90 	ble.w	8028450 <_svfprintf_r+0xc64>
 8028730:	f1bb 0f00 	cmp.w	fp, #0
 8028734:	d00f      	beq.n	8028756 <_svfprintf_r+0xf6a>
 8028736:	3501      	adds	r5, #1
 8028738:	3410      	adds	r4, #16
 802873a:	2d07      	cmp	r5, #7
 802873c:	f8c6 9000 	str.w	r9, [r6]
 8028740:	f8c6 8004 	str.w	r8, [r6, #4]
 8028744:	9427      	str	r4, [sp, #156]	; 0x9c
 8028746:	9526      	str	r5, [sp, #152]	; 0x98
 8028748:	f300 83b3 	bgt.w	8028eb2 <_svfprintf_r+0x16c6>
 802874c:	3608      	adds	r6, #8
 802874e:	3f10      	subs	r7, #16
 8028750:	2f10      	cmp	r7, #16
 8028752:	f77f ae7d 	ble.w	8028450 <_svfprintf_r+0xc64>
 8028756:	4621      	mov	r1, r4
 8028758:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 802875c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 802875e:	e010      	b.n	8028782 <_svfprintf_r+0xf96>
 8028760:	3608      	adds	r6, #8
 8028762:	3501      	adds	r5, #1
 8028764:	3110      	adds	r1, #16
 8028766:	3f10      	subs	r7, #16
 8028768:	2d07      	cmp	r5, #7
 802876a:	f8c6 9000 	str.w	r9, [r6]
 802876e:	f8c6 8004 	str.w	r8, [r6, #4]
 8028772:	9127      	str	r1, [sp, #156]	; 0x9c
 8028774:	9526      	str	r5, [sp, #152]	; 0x98
 8028776:	dc1a      	bgt.n	80287ae <_svfprintf_r+0xfc2>
 8028778:	3608      	adds	r6, #8
 802877a:	3f10      	subs	r7, #16
 802877c:	2f10      	cmp	r7, #16
 802877e:	f340 835d 	ble.w	8028e3c <_svfprintf_r+0x1650>
 8028782:	3501      	adds	r5, #1
 8028784:	3110      	adds	r1, #16
 8028786:	2d07      	cmp	r5, #7
 8028788:	f8c6 9000 	str.w	r9, [r6]
 802878c:	f8c6 8004 	str.w	r8, [r6, #4]
 8028790:	9127      	str	r1, [sp, #156]	; 0x9c
 8028792:	9526      	str	r5, [sp, #152]	; 0x98
 8028794:	dde4      	ble.n	8028760 <_svfprintf_r+0xf74>
 8028796:	4658      	mov	r0, fp
 8028798:	4621      	mov	r1, r4
 802879a:	aa25      	add	r2, sp, #148	; 0x94
 802879c:	f003 f83a 	bl	802b814 <__ssprint_r>
 80287a0:	2800      	cmp	r0, #0
 80287a2:	f47f a9e2 	bne.w	8027b6a <_svfprintf_r+0x37e>
 80287a6:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80287a8:	9d26      	ldr	r5, [sp, #152]	; 0x98
 80287aa:	ae32      	add	r6, sp, #200	; 0xc8
 80287ac:	e7d9      	b.n	8028762 <_svfprintf_r+0xf76>
 80287ae:	4658      	mov	r0, fp
 80287b0:	4621      	mov	r1, r4
 80287b2:	aa25      	add	r2, sp, #148	; 0x94
 80287b4:	f003 f82e 	bl	802b814 <__ssprint_r>
 80287b8:	2800      	cmp	r0, #0
 80287ba:	f47f a9d6 	bne.w	8027b6a <_svfprintf_r+0x37e>
 80287be:	ae32      	add	r6, sp, #200	; 0xc8
 80287c0:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80287c2:	9d26      	ldr	r5, [sp, #152]	; 0x98
 80287c4:	e7d9      	b.n	802877a <_svfprintf_r+0xf8e>
 80287c6:	9926      	ldr	r1, [sp, #152]	; 0x98
 80287c8:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 8028880 <_svfprintf_r+0x1094>
 80287cc:	3101      	adds	r1, #1
 80287ce:	1964      	adds	r4, r4, r5
 80287d0:	2907      	cmp	r1, #7
 80287d2:	f8c6 b000 	str.w	fp, [r6]
 80287d6:	6075      	str	r5, [r6, #4]
 80287d8:	9427      	str	r4, [sp, #156]	; 0x9c
 80287da:	9126      	str	r1, [sp, #152]	; 0x98
 80287dc:	f77f ac18 	ble.w	8028010 <_svfprintf_r+0x824>
 80287e0:	e4c6      	b.n	8028170 <_svfprintf_r+0x984>
 80287e2:	980c      	ldr	r0, [sp, #48]	; 0x30
 80287e4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80287e6:	aa25      	add	r2, sp, #148	; 0x94
 80287e8:	f003 f814 	bl	802b814 <__ssprint_r>
 80287ec:	2800      	cmp	r0, #0
 80287ee:	f47f a9bc 	bne.w	8027b6a <_svfprintf_r+0x37e>
 80287f2:	ae32      	add	r6, sp, #200	; 0xc8
 80287f4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80287f6:	9926      	ldr	r1, [sp, #152]	; 0x98
 80287f8:	e42e      	b.n	8028058 <_svfprintf_r+0x86c>
 80287fa:	f10d 0bc7 	add.w	fp, sp, #199	; 0xc7
 80287fe:	4620      	mov	r0, r4
 8028800:	4629      	mov	r1, r5
 8028802:	220a      	movs	r2, #10
 8028804:	2300      	movs	r3, #0
 8028806:	f003 ff75 	bl	802c6f4 <__aeabi_uldivmod>
 802880a:	3230      	adds	r2, #48	; 0x30
 802880c:	f88b 2000 	strb.w	r2, [fp]
 8028810:	4620      	mov	r0, r4
 8028812:	4629      	mov	r1, r5
 8028814:	220a      	movs	r2, #10
 8028816:	2300      	movs	r3, #0
 8028818:	f003 ff6c 	bl	802c6f4 <__aeabi_uldivmod>
 802881c:	4604      	mov	r4, r0
 802881e:	460d      	mov	r5, r1
 8028820:	ea54 0005 	orrs.w	r0, r4, r5
 8028824:	465f      	mov	r7, fp
 8028826:	f10b 3bff 	add.w	fp, fp, #4294967295
 802882a:	d1e8      	bne.n	80287fe <_svfprintf_r+0x1012>
 802882c:	e507      	b.n	802823e <_svfprintf_r+0xa52>
 802882e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028830:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028832:	aa25      	add	r2, sp, #148	; 0x94
 8028834:	f002 ffee 	bl	802b814 <__ssprint_r>
 8028838:	2800      	cmp	r0, #0
 802883a:	f47f a996 	bne.w	8027b6a <_svfprintf_r+0x37e>
 802883e:	ae32      	add	r6, sp, #200	; 0xc8
 8028840:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8028842:	9926      	ldr	r1, [sp, #152]	; 0x98
 8028844:	e41d      	b.n	8028082 <_svfprintf_r+0x896>
 8028846:	9910      	ldr	r1, [sp, #64]	; 0x40
 8028848:	680c      	ldr	r4, [r1, #0]
 802884a:	17e5      	asrs	r5, r4, #31
 802884c:	4622      	mov	r2, r4
 802884e:	462b      	mov	r3, r5
 8028850:	1d0f      	adds	r7, r1, #4
 8028852:	2a00      	cmp	r2, #0
 8028854:	f173 0000 	sbcs.w	r0, r3, #0
 8028858:	9710      	str	r7, [sp, #64]	; 0x40
 802885a:	f6bf a8cd 	bge.w	80279f8 <_svfprintf_r+0x20c>
 802885e:	222d      	movs	r2, #45	; 0x2d
 8028860:	4264      	negs	r4, r4
 8028862:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8028866:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 802886a:	2301      	movs	r3, #1
 802886c:	f7ff b8c5 	b.w	80279fa <_svfprintf_r+0x20e>
 8028870:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8028872:	6815      	ldr	r5, [r2, #0]
 8028874:	1d17      	adds	r7, r2, #4
 8028876:	462c      	mov	r4, r5
 8028878:	9710      	str	r7, [sp, #64]	; 0x40
 802887a:	2500      	movs	r5, #0
 802887c:	f7ff b9ec 	b.w	8027c58 <_svfprintf_r+0x46c>
 8028880:	0802d60c 	.word	0x0802d60c
 8028884:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028886:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028888:	aa25      	add	r2, sp, #148	; 0x94
 802888a:	f002 ffc3 	bl	802b814 <__ssprint_r>
 802888e:	2800      	cmp	r0, #0
 8028890:	f47f a96b 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028894:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8028896:	ae32      	add	r6, sp, #200	; 0xc8
 8028898:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 802889a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 802889c:	9814      	ldr	r0, [sp, #80]	; 0x50
 802889e:	4293      	cmp	r3, r2
 80288a0:	4407      	add	r7, r0
 80288a2:	db72      	blt.n	802898a <_svfprintf_r+0x119e>
 80288a4:	9908      	ldr	r1, [sp, #32]
 80288a6:	07c9      	lsls	r1, r1, #31
 80288a8:	d46f      	bmi.n	802898a <_svfprintf_r+0x119e>
 80288aa:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80288ac:	9911      	ldr	r1, [sp, #68]	; 0x44
 80288ae:	1bed      	subs	r5, r5, r7
 80288b0:	1ac9      	subs	r1, r1, r3
 80288b2:	42a9      	cmp	r1, r5
 80288b4:	bfb8      	it	lt
 80288b6:	460d      	movlt	r5, r1
 80288b8:	2d00      	cmp	r5, #0
 80288ba:	dd0a      	ble.n	80288d2 <_svfprintf_r+0x10e6>
 80288bc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80288be:	6037      	str	r7, [r6, #0]
 80288c0:	1c50      	adds	r0, r2, #1
 80288c2:	1964      	adds	r4, r4, r5
 80288c4:	2807      	cmp	r0, #7
 80288c6:	6075      	str	r5, [r6, #4]
 80288c8:	9427      	str	r4, [sp, #156]	; 0x9c
 80288ca:	9026      	str	r0, [sp, #152]	; 0x98
 80288cc:	f300 836f 	bgt.w	8028fae <_svfprintf_r+0x17c2>
 80288d0:	3608      	adds	r6, #8
 80288d2:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 80288d6:	1b4d      	subs	r5, r1, r5
 80288d8:	2d00      	cmp	r5, #0
 80288da:	f77f ab9a 	ble.w	8028012 <_svfprintf_r+0x826>
 80288de:	2d10      	cmp	r5, #16
 80288e0:	f77f af71 	ble.w	80287c6 <_svfprintf_r+0xfda>
 80288e4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80288e6:	f8c6 9000 	str.w	r9, [r6]
 80288ea:	2710      	movs	r7, #16
 80288ec:	1c51      	adds	r1, r2, #1
 80288ee:	f1a5 0811 	sub.w	r8, r5, #17
 80288f2:	19e4      	adds	r4, r4, r7
 80288f4:	2907      	cmp	r1, #7
 80288f6:	6077      	str	r7, [r6, #4]
 80288f8:	f8df b348 	ldr.w	fp, [pc, #840]	; 8028c44 <_svfprintf_r+0x1458>
 80288fc:	9427      	str	r4, [sp, #156]	; 0x9c
 80288fe:	9126      	str	r1, [sp, #152]	; 0x98
 8028900:	f3c8 1800 	ubfx	r8, r8, #4, #1
 8028904:	f300 8347 	bgt.w	8028f96 <_svfprintf_r+0x17aa>
 8028908:	3608      	adds	r6, #8
 802890a:	3d10      	subs	r5, #16
 802890c:	2d10      	cmp	r5, #16
 802890e:	f77f af5d 	ble.w	80287cc <_svfprintf_r+0xfe0>
 8028912:	f1b8 0f00 	cmp.w	r8, #0
 8028916:	d00e      	beq.n	8028936 <_svfprintf_r+0x114a>
 8028918:	3101      	adds	r1, #1
 802891a:	3410      	adds	r4, #16
 802891c:	2907      	cmp	r1, #7
 802891e:	f8c6 9000 	str.w	r9, [r6]
 8028922:	6077      	str	r7, [r6, #4]
 8028924:	9427      	str	r4, [sp, #156]	; 0x9c
 8028926:	9126      	str	r1, [sp, #152]	; 0x98
 8028928:	f300 83a5 	bgt.w	8029076 <_svfprintf_r+0x188a>
 802892c:	3608      	adds	r6, #8
 802892e:	3d10      	subs	r5, #16
 8028930:	2d10      	cmp	r5, #16
 8028932:	f77f af4b 	ble.w	80287cc <_svfprintf_r+0xfe0>
 8028936:	4620      	mov	r0, r4
 8028938:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 802893c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 802893e:	e00f      	b.n	8028960 <_svfprintf_r+0x1174>
 8028940:	3608      	adds	r6, #8
 8028942:	1c59      	adds	r1, r3, #1
 8028944:	3010      	adds	r0, #16
 8028946:	3d10      	subs	r5, #16
 8028948:	2907      	cmp	r1, #7
 802894a:	f8c6 9000 	str.w	r9, [r6]
 802894e:	6077      	str	r7, [r6, #4]
 8028950:	9126      	str	r1, [sp, #152]	; 0x98
 8028952:	9027      	str	r0, [sp, #156]	; 0x9c
 8028954:	dc28      	bgt.n	80289a8 <_svfprintf_r+0x11bc>
 8028956:	3608      	adds	r6, #8
 8028958:	3d10      	subs	r5, #16
 802895a:	2d10      	cmp	r5, #16
 802895c:	f340 80d3 	ble.w	8028b06 <_svfprintf_r+0x131a>
 8028960:	1c4b      	adds	r3, r1, #1
 8028962:	3010      	adds	r0, #16
 8028964:	2b07      	cmp	r3, #7
 8028966:	f8c6 9000 	str.w	r9, [r6]
 802896a:	6077      	str	r7, [r6, #4]
 802896c:	9027      	str	r0, [sp, #156]	; 0x9c
 802896e:	9326      	str	r3, [sp, #152]	; 0x98
 8028970:	dde6      	ble.n	8028940 <_svfprintf_r+0x1154>
 8028972:	4640      	mov	r0, r8
 8028974:	4621      	mov	r1, r4
 8028976:	aa25      	add	r2, sp, #148	; 0x94
 8028978:	f002 ff4c 	bl	802b814 <__ssprint_r>
 802897c:	2800      	cmp	r0, #0
 802897e:	f47f a8f4 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028982:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8028984:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8028986:	ae32      	add	r6, sp, #200	; 0xc8
 8028988:	e7db      	b.n	8028942 <_svfprintf_r+0x1156>
 802898a:	9926      	ldr	r1, [sp, #152]	; 0x98
 802898c:	9813      	ldr	r0, [sp, #76]	; 0x4c
 802898e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8028990:	6030      	str	r0, [r6, #0]
 8028992:	18a4      	adds	r4, r4, r2
 8028994:	9815      	ldr	r0, [sp, #84]	; 0x54
 8028996:	1c4a      	adds	r2, r1, #1
 8028998:	2a07      	cmp	r2, #7
 802899a:	6070      	str	r0, [r6, #4]
 802899c:	9427      	str	r4, [sp, #156]	; 0x9c
 802899e:	9226      	str	r2, [sp, #152]	; 0x98
 80289a0:	f300 82d3 	bgt.w	8028f4a <_svfprintf_r+0x175e>
 80289a4:	3608      	adds	r6, #8
 80289a6:	e780      	b.n	80288aa <_svfprintf_r+0x10be>
 80289a8:	4640      	mov	r0, r8
 80289aa:	4621      	mov	r1, r4
 80289ac:	aa25      	add	r2, sp, #148	; 0x94
 80289ae:	f002 ff31 	bl	802b814 <__ssprint_r>
 80289b2:	2800      	cmp	r0, #0
 80289b4:	f47f a8d9 	bne.w	8027b6a <_svfprintf_r+0x37e>
 80289b8:	ae32      	add	r6, sp, #200	; 0xc8
 80289ba:	9827      	ldr	r0, [sp, #156]	; 0x9c
 80289bc:	9926      	ldr	r1, [sp, #152]	; 0x98
 80289be:	e7cb      	b.n	8028958 <_svfprintf_r+0x116c>
 80289c0:	980c      	ldr	r0, [sp, #48]	; 0x30
 80289c2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80289c4:	9306      	str	r3, [sp, #24]
 80289c6:	aa25      	add	r2, sp, #148	; 0x94
 80289c8:	f002 ff24 	bl	802b814 <__ssprint_r>
 80289cc:	9b06      	ldr	r3, [sp, #24]
 80289ce:	2800      	cmp	r0, #0
 80289d0:	f47f a8cb 	bne.w	8027b6a <_svfprintf_r+0x37e>
 80289d4:	ae32      	add	r6, sp, #200	; 0xc8
 80289d6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80289d8:	9826      	ldr	r0, [sp, #152]	; 0x98
 80289da:	e4df      	b.n	802839c <_svfprintf_r+0xbb0>
 80289dc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80289de:	990a      	ldr	r1, [sp, #40]	; 0x28
 80289e0:	aa25      	add	r2, sp, #148	; 0x94
 80289e2:	f002 ff17 	bl	802b814 <__ssprint_r>
 80289e6:	2800      	cmp	r0, #0
 80289e8:	f47f a8bf 	bne.w	8027b6a <_svfprintf_r+0x37e>
 80289ec:	ae32      	add	r6, sp, #200	; 0xc8
 80289ee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80289f0:	9826      	ldr	r0, [sp, #152]	; 0x98
 80289f2:	e4e1      	b.n	80283b8 <_svfprintf_r+0xbcc>
 80289f4:	9908      	ldr	r1, [sp, #32]
 80289f6:	07ca      	lsls	r2, r1, #31
 80289f8:	f53f ab81 	bmi.w	80280fe <_svfprintf_r+0x912>
 80289fc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80289fe:	6037      	str	r7, [r6, #0]
 8028a00:	3401      	adds	r4, #1
 8028a02:	1c55      	adds	r5, r2, #1
 8028a04:	2001      	movs	r0, #1
 8028a06:	f7ff bba1 	b.w	802814c <_svfprintf_r+0x960>
 8028a0a:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028a0c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028a0e:	aa25      	add	r2, sp, #148	; 0x94
 8028a10:	f002 ff00 	bl	802b814 <__ssprint_r>
 8028a14:	2800      	cmp	r0, #0
 8028a16:	f47f a8a8 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028a1a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8028a1c:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8028a1e:	ae32      	add	r6, sp, #200	; 0xc8
 8028a20:	f7ff bb79 	b.w	8028116 <_svfprintf_r+0x92a>
 8028a24:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028a26:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028a28:	aa25      	add	r2, sp, #148	; 0x94
 8028a2a:	f002 fef3 	bl	802b814 <__ssprint_r>
 8028a2e:	2800      	cmp	r0, #0
 8028a30:	f47f a89b 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028a34:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8028a36:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8028a38:	ae32      	add	r6, sp, #200	; 0xc8
 8028a3a:	f7ff bb78 	b.w	802812e <_svfprintf_r+0x942>
 8028a3e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8028a40:	af32      	add	r7, sp, #200	; 0xc8
 8028a42:	910e      	str	r1, [sp, #56]	; 0x38
 8028a44:	f7fe bff6 	b.w	8027a34 <_svfprintf_r+0x248>
 8028a48:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028a4a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028a4c:	aa25      	add	r2, sp, #148	; 0x94
 8028a4e:	f002 fee1 	bl	802b814 <__ssprint_r>
 8028a52:	2800      	cmp	r0, #0
 8028a54:	f47f a889 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028a58:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8028a5a:	ae32      	add	r6, sp, #200	; 0xc8
 8028a5c:	f7ff ba53 	b.w	8027f06 <_svfprintf_r+0x71a>
 8028a60:	f7fd f834 	bl	8025acc <__fpclassifyd>
 8028a64:	2800      	cmp	r0, #0
 8028a66:	f040 80f1 	bne.w	8028c4c <_svfprintf_r+0x1460>
 8028a6a:	2703      	movs	r7, #3
 8028a6c:	4a73      	ldr	r2, [pc, #460]	; (8028c3c <_svfprintf_r+0x1450>)
 8028a6e:	970b      	str	r7, [sp, #44]	; 0x2c
 8028a70:	4f73      	ldr	r7, [pc, #460]	; (8028c40 <_svfprintf_r+0x1454>)
 8028a72:	9012      	str	r0, [sp, #72]	; 0x48
 8028a74:	9808      	ldr	r0, [sp, #32]
 8028a76:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8028a7a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8028a7e:	bfd8      	it	le
 8028a80:	4617      	movle	r7, r2
 8028a82:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8028a84:	f020 0480 	bic.w	r4, r0, #128	; 0x80
 8028a88:	2103      	movs	r1, #3
 8028a8a:	9408      	str	r4, [sp, #32]
 8028a8c:	910e      	str	r1, [sp, #56]	; 0x38
 8028a8e:	9214      	str	r2, [sp, #80]	; 0x50
 8028a90:	f7fe bfdb 	b.w	8027a4a <_svfprintf_r+0x25e>
 8028a94:	9b08      	ldr	r3, [sp, #32]
 8028a96:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8028a9a:	f000 81bb 	beq.w	8028e14 <_svfprintf_r+0x1628>
 8028a9e:	4603      	mov	r3, r0
 8028aa0:	9810      	ldr	r0, [sp, #64]	; 0x40
 8028aa2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8028aa4:	1d01      	adds	r1, r0, #4
 8028aa6:	882c      	ldrh	r4, [r5, #0]
 8028aa8:	9110      	str	r1, [sp, #64]	; 0x40
 8028aaa:	2500      	movs	r5, #0
 8028aac:	f7fe bf89 	b.w	80279c2 <_svfprintf_r+0x1d6>
 8028ab0:	9808      	ldr	r0, [sp, #32]
 8028ab2:	0640      	lsls	r0, r0, #25
 8028ab4:	f140 81a5 	bpl.w	8028e02 <_svfprintf_r+0x1616>
 8028ab8:	9910      	ldr	r1, [sp, #64]	; 0x40
 8028aba:	1d08      	adds	r0, r1, #4
 8028abc:	880c      	ldrh	r4, [r1, #0]
 8028abe:	9010      	str	r0, [sp, #64]	; 0x40
 8028ac0:	2301      	movs	r3, #1
 8028ac2:	2500      	movs	r5, #0
 8028ac4:	f7fe bf7d 	b.w	80279c2 <_svfprintf_r+0x1d6>
 8028ac8:	f89a 8000 	ldrb.w	r8, [sl]
 8028acc:	f7fe bef0 	b.w	80278b0 <_svfprintf_r+0xc4>
 8028ad0:	9b08      	ldr	r3, [sp, #32]
 8028ad2:	06da      	lsls	r2, r3, #27
 8028ad4:	f140 81a6 	bpl.w	8028e24 <_svfprintf_r+0x1638>
 8028ad8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8028ada:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8028adc:	6813      	ldr	r3, [r2, #0]
 8028ade:	1d14      	adds	r4, r2, #4
 8028ae0:	9410      	str	r4, [sp, #64]	; 0x40
 8028ae2:	6018      	str	r0, [r3, #0]
 8028ae4:	f7fe bead 	b.w	8027842 <_svfprintf_r+0x56>
 8028ae8:	4856      	ldr	r0, [pc, #344]	; (8028c44 <_svfprintf_r+0x1458>)
 8028aea:	9926      	ldr	r1, [sp, #152]	; 0x98
 8028aec:	900e      	str	r0, [sp, #56]	; 0x38
 8028aee:	1c4b      	adds	r3, r1, #1
 8028af0:	980e      	ldr	r0, [sp, #56]	; 0x38
 8028af2:	1964      	adds	r4, r4, r5
 8028af4:	2b07      	cmp	r3, #7
 8028af6:	e886 0021 	stmia.w	r6, {r0, r5}
 8028afa:	9427      	str	r4, [sp, #156]	; 0x9c
 8028afc:	9326      	str	r3, [sp, #152]	; 0x98
 8028afe:	f73f aec1 	bgt.w	8028884 <_svfprintf_r+0x1098>
 8028b02:	3608      	adds	r6, #8
 8028b04:	e6c8      	b.n	8028898 <_svfprintf_r+0x10ac>
 8028b06:	4604      	mov	r4, r0
 8028b08:	e660      	b.n	80287cc <_svfprintf_r+0xfe0>
 8028b0a:	4b4e      	ldr	r3, [pc, #312]	; (8028c44 <_svfprintf_r+0x1458>)
 8028b0c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8028b0e:	9309      	str	r3, [sp, #36]	; 0x24
 8028b10:	f7ff ba63 	b.w	8027fda <_svfprintf_r+0x7ee>
 8028b14:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028b16:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028b18:	aa25      	add	r2, sp, #148	; 0x94
 8028b1a:	f002 fe7b 	bl	802b814 <__ssprint_r>
 8028b1e:	2800      	cmp	r0, #0
 8028b20:	f47f a823 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028b24:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8028b26:	ae32      	add	r6, sp, #200	; 0xc8
 8028b28:	f7ff bba8 	b.w	802827c <_svfprintf_r+0xa90>
 8028b2c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8028b2e:	4b46      	ldr	r3, [pc, #280]	; (8028c48 <_svfprintf_r+0x145c>)
 8028b30:	1c50      	adds	r0, r2, #1
 8028b32:	3401      	adds	r4, #1
 8028b34:	2101      	movs	r1, #1
 8028b36:	2807      	cmp	r0, #7
 8028b38:	6033      	str	r3, [r6, #0]
 8028b3a:	6071      	str	r1, [r6, #4]
 8028b3c:	9427      	str	r4, [sp, #156]	; 0x9c
 8028b3e:	9026      	str	r0, [sp, #152]	; 0x98
 8028b40:	f300 8144 	bgt.w	8028dcc <_svfprintf_r+0x15e0>
 8028b44:	3608      	adds	r6, #8
 8028b46:	b92d      	cbnz	r5, 8028b54 <_svfprintf_r+0x1368>
 8028b48:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8028b4a:	b91a      	cbnz	r2, 8028b54 <_svfprintf_r+0x1368>
 8028b4c:	9808      	ldr	r0, [sp, #32]
 8028b4e:	07c0      	lsls	r0, r0, #31
 8028b50:	f57f aa5f 	bpl.w	8028012 <_svfprintf_r+0x826>
 8028b54:	9826      	ldr	r0, [sp, #152]	; 0x98
 8028b56:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8028b58:	9915      	ldr	r1, [sp, #84]	; 0x54
 8028b5a:	6033      	str	r3, [r6, #0]
 8028b5c:	1862      	adds	r2, r4, r1
 8028b5e:	1c43      	adds	r3, r0, #1
 8028b60:	9915      	ldr	r1, [sp, #84]	; 0x54
 8028b62:	2b07      	cmp	r3, #7
 8028b64:	6071      	str	r1, [r6, #4]
 8028b66:	9227      	str	r2, [sp, #156]	; 0x9c
 8028b68:	9326      	str	r3, [sp, #152]	; 0x98
 8028b6a:	f300 82bc 	bgt.w	80290e6 <_svfprintf_r+0x18fa>
 8028b6e:	3608      	adds	r6, #8
 8028b70:	426d      	negs	r5, r5
 8028b72:	2d00      	cmp	r5, #0
 8028b74:	f340 817d 	ble.w	8028e72 <_svfprintf_r+0x1686>
 8028b78:	2d10      	cmp	r5, #16
 8028b7a:	f340 81f2 	ble.w	8028f62 <_svfprintf_r+0x1776>
 8028b7e:	2410      	movs	r4, #16
 8028b80:	3301      	adds	r3, #1
 8028b82:	f1a5 0c11 	sub.w	ip, r5, #17
 8028b86:	1912      	adds	r2, r2, r4
 8028b88:	2b07      	cmp	r3, #7
 8028b8a:	f8c6 9000 	str.w	r9, [r6]
 8028b8e:	6074      	str	r4, [r6, #4]
 8028b90:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 8028c44 <_svfprintf_r+0x1458>
 8028b94:	9227      	str	r2, [sp, #156]	; 0x9c
 8028b96:	9326      	str	r3, [sp, #152]	; 0x98
 8028b98:	f3cc 1800 	ubfx	r8, ip, #4, #1
 8028b9c:	f300 8319 	bgt.w	80291d2 <_svfprintf_r+0x19e6>
 8028ba0:	3608      	adds	r6, #8
 8028ba2:	3d10      	subs	r5, #16
 8028ba4:	2d10      	cmp	r5, #16
 8028ba6:	f340 81de 	ble.w	8028f66 <_svfprintf_r+0x177a>
 8028baa:	f1b8 0f00 	cmp.w	r8, #0
 8028bae:	d00e      	beq.n	8028bce <_svfprintf_r+0x13e2>
 8028bb0:	3301      	adds	r3, #1
 8028bb2:	3210      	adds	r2, #16
 8028bb4:	2b07      	cmp	r3, #7
 8028bb6:	f8c6 9000 	str.w	r9, [r6]
 8028bba:	6074      	str	r4, [r6, #4]
 8028bbc:	9227      	str	r2, [sp, #156]	; 0x9c
 8028bbe:	9326      	str	r3, [sp, #152]	; 0x98
 8028bc0:	f300 8313 	bgt.w	80291ea <_svfprintf_r+0x19fe>
 8028bc4:	3608      	adds	r6, #8
 8028bc6:	3d10      	subs	r5, #16
 8028bc8:	2d10      	cmp	r5, #16
 8028bca:	f340 81cc 	ble.w	8028f66 <_svfprintf_r+0x177a>
 8028bce:	4630      	mov	r0, r6
 8028bd0:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8028bd4:	462e      	mov	r6, r5
 8028bd6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8028bd8:	e010      	b.n	8028bfc <_svfprintf_r+0x1410>
 8028bda:	3008      	adds	r0, #8
 8028bdc:	3301      	adds	r3, #1
 8028bde:	3210      	adds	r2, #16
 8028be0:	3e10      	subs	r6, #16
 8028be2:	2b07      	cmp	r3, #7
 8028be4:	f8c0 9000 	str.w	r9, [r0]
 8028be8:	6044      	str	r4, [r0, #4]
 8028bea:	9227      	str	r2, [sp, #156]	; 0x9c
 8028bec:	9326      	str	r3, [sp, #152]	; 0x98
 8028bee:	f300 80fc 	bgt.w	8028dea <_svfprintf_r+0x15fe>
 8028bf2:	3008      	adds	r0, #8
 8028bf4:	3e10      	subs	r6, #16
 8028bf6:	2e10      	cmp	r6, #16
 8028bf8:	f340 829d 	ble.w	8029136 <_svfprintf_r+0x194a>
 8028bfc:	3301      	adds	r3, #1
 8028bfe:	3210      	adds	r2, #16
 8028c00:	2b07      	cmp	r3, #7
 8028c02:	f8c0 9000 	str.w	r9, [r0]
 8028c06:	6044      	str	r4, [r0, #4]
 8028c08:	9227      	str	r2, [sp, #156]	; 0x9c
 8028c0a:	9326      	str	r3, [sp, #152]	; 0x98
 8028c0c:	dde5      	ble.n	8028bda <_svfprintf_r+0x13ee>
 8028c0e:	4640      	mov	r0, r8
 8028c10:	4629      	mov	r1, r5
 8028c12:	aa25      	add	r2, sp, #148	; 0x94
 8028c14:	f002 fdfe 	bl	802b814 <__ssprint_r>
 8028c18:	2800      	cmp	r0, #0
 8028c1a:	f47e afa6 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028c1e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8028c20:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8028c22:	a832      	add	r0, sp, #200	; 0xc8
 8028c24:	e7da      	b.n	8028bdc <_svfprintf_r+0x13f0>
 8028c26:	9a08      	ldr	r2, [sp, #32]
 8028c28:	f893 8001 	ldrb.w	r8, [r3, #1]
 8028c2c:	f042 0220 	orr.w	r2, r2, #32
 8028c30:	f10a 0a01 	add.w	sl, sl, #1
 8028c34:	9208      	str	r2, [sp, #32]
 8028c36:	f7fe be3b 	b.w	80278b0 <_svfprintf_r+0xc4>
 8028c3a:	bf00      	nop
 8028c3c:	0802d5d0 	.word	0x0802d5d0
 8028c40:	0802d5d4 	.word	0x0802d5d4
 8028c44:	0802d60c 	.word	0x0802d60c
 8028c48:	0802d608 	.word	0x0802d608
 8028c4c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8028c4e:	1c6b      	adds	r3, r5, #1
 8028c50:	f000 80c8 	beq.w	8028de4 <_svfprintf_r+0x15f8>
 8028c54:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8028c58:	f000 8257 	beq.w	802910a <_svfprintf_r+0x191e>
 8028c5c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8028c60:	f000 8253 	beq.w	802910a <_svfprintf_r+0x191e>
 8028c64:	9b08      	ldr	r3, [sp, #32]
 8028c66:	2c00      	cmp	r4, #0
 8028c68:	f443 7580 	orr.w	r5, r3, #256	; 0x100
 8028c6c:	951a      	str	r5, [sp, #104]	; 0x68
 8028c6e:	f2c0 8259 	blt.w	8029124 <_svfprintf_r+0x1938>
 8028c72:	2000      	movs	r0, #0
 8028c74:	9012      	str	r0, [sp, #72]	; 0x48
 8028c76:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8028c7a:	f000 8208 	beq.w	802908e <_svfprintf_r+0x18a2>
 8028c7e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8028c82:	f000 8204 	beq.w	802908e <_svfprintf_r+0x18a2>
 8028c86:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8028c8a:	f000 8250 	beq.w	802912e <_svfprintf_r+0x1942>
 8028c8e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8028c92:	f000 824c 	beq.w	802912e <_svfprintf_r+0x1942>
 8028c96:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 8028c9a:	2102      	movs	r1, #2
 8028c9c:	e88d 1002 	stmia.w	sp, {r1, ip}
 8028ca0:	a81f      	add	r0, sp, #124	; 0x7c
 8028ca2:	a920      	add	r1, sp, #128	; 0x80
 8028ca4:	ad1e      	add	r5, sp, #120	; 0x78
 8028ca6:	9003      	str	r0, [sp, #12]
 8028ca8:	465a      	mov	r2, fp
 8028caa:	4623      	mov	r3, r4
 8028cac:	9502      	str	r5, [sp, #8]
 8028cae:	9104      	str	r1, [sp, #16]
 8028cb0:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028cb2:	f8cd c018 	str.w	ip, [sp, #24]
 8028cb6:	f000 fc7f 	bl	80295b8 <_dtoa_r>
 8028cba:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8028cbe:	4607      	mov	r7, r0
 8028cc0:	f8dd c018 	ldr.w	ip, [sp, #24]
 8028cc4:	d002      	beq.n	8028ccc <_svfprintf_r+0x14e0>
 8028cc6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8028cca:	d103      	bne.n	8028cd4 <_svfprintf_r+0x14e8>
 8028ccc:	9a08      	ldr	r2, [sp, #32]
 8028cce:	07d0      	lsls	r0, r2, #31
 8028cd0:	f140 8297 	bpl.w	8029202 <_svfprintf_r+0x1a16>
 8028cd4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8028cd8:	eb07 050c 	add.w	r5, r7, ip
 8028cdc:	f000 81ea 	beq.w	80290b4 <_svfprintf_r+0x18c8>
 8028ce0:	4658      	mov	r0, fp
 8028ce2:	4621      	mov	r1, r4
 8028ce4:	2200      	movs	r2, #0
 8028ce6:	2300      	movs	r3, #0
 8028ce8:	f7fd fca6 	bl	8026638 <__aeabi_dcmpeq>
 8028cec:	b9e8      	cbnz	r0, 8028d2a <_svfprintf_r+0x153e>
 8028cee:	9c20      	ldr	r4, [sp, #128]	; 0x80
 8028cf0:	42a5      	cmp	r5, r4
 8028cf2:	f240 82e7 	bls.w	80292c4 <_svfprintf_r+0x1ad8>
 8028cf6:	4623      	mov	r3, r4
 8028cf8:	2130      	movs	r1, #48	; 0x30
 8028cfa:	f803 1b01 	strb.w	r1, [r3], #1
 8028cfe:	43e2      	mvns	r2, r4
 8028d00:	18a8      	adds	r0, r5, r2
 8028d02:	42ab      	cmp	r3, r5
 8028d04:	9320      	str	r3, [sp, #128]	; 0x80
 8028d06:	f000 0201 	and.w	r2, r0, #1
 8028d0a:	d00d      	beq.n	8028d28 <_svfprintf_r+0x153c>
 8028d0c:	b122      	cbz	r2, 8028d18 <_svfprintf_r+0x152c>
 8028d0e:	3301      	adds	r3, #1
 8028d10:	42ab      	cmp	r3, r5
 8028d12:	7061      	strb	r1, [r4, #1]
 8028d14:	9320      	str	r3, [sp, #128]	; 0x80
 8028d16:	d007      	beq.n	8028d28 <_svfprintf_r+0x153c>
 8028d18:	461c      	mov	r4, r3
 8028d1a:	f804 1b01 	strb.w	r1, [r4], #1
 8028d1e:	7059      	strb	r1, [r3, #1]
 8028d20:	1c63      	adds	r3, r4, #1
 8028d22:	42ab      	cmp	r3, r5
 8028d24:	9320      	str	r3, [sp, #128]	; 0x80
 8028d26:	d1f7      	bne.n	8028d18 <_svfprintf_r+0x152c>
 8028d28:	461d      	mov	r5, r3
 8028d2a:	1bed      	subs	r5, r5, r7
 8028d2c:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8028d30:	9511      	str	r5, [sp, #68]	; 0x44
 8028d32:	f000 815d 	beq.w	8028ff0 <_svfprintf_r+0x1804>
 8028d36:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8028d3a:	f000 8159 	beq.w	8028ff0 <_svfprintf_r+0x1804>
 8028d3e:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8028d42:	f040 82ba 	bne.w	80292ba <_svfprintf_r+0x1ace>
 8028d46:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8028d48:	2a00      	cmp	r2, #0
 8028d4a:	f340 828d 	ble.w	8029268 <_svfprintf_r+0x1a7c>
 8028d4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8028d50:	2b00      	cmp	r3, #0
 8028d52:	f040 8258 	bne.w	8029206 <_svfprintf_r+0x1a1a>
 8028d56:	9c08      	ldr	r4, [sp, #32]
 8028d58:	07e3      	lsls	r3, r4, #31
 8028d5a:	f100 8254 	bmi.w	8029206 <_svfprintf_r+0x1a1a>
 8028d5e:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 8028d62:	910b      	str	r1, [sp, #44]	; 0x2c
 8028d64:	920e      	str	r2, [sp, #56]	; 0x38
 8028d66:	9214      	str	r2, [sp, #80]	; 0x50
 8028d68:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8028d6a:	2c00      	cmp	r4, #0
 8028d6c:	f000 813a 	beq.w	8028fe4 <_svfprintf_r+0x17f8>
 8028d70:	981a      	ldr	r0, [sp, #104]	; 0x68
 8028d72:	212d      	movs	r1, #45	; 0x2d
 8028d74:	2400      	movs	r4, #0
 8028d76:	f88d 1073 	strb.w	r1, [sp, #115]	; 0x73
 8028d7a:	9008      	str	r0, [sp, #32]
 8028d7c:	9412      	str	r4, [sp, #72]	; 0x48
 8028d7e:	f7fe be65 	b.w	8027a4c <_svfprintf_r+0x260>
 8028d82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8028d84:	9510      	str	r5, [sp, #64]	; 0x40
 8028d86:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 8028d8a:	920b      	str	r2, [sp, #44]	; 0x2c
 8028d8c:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8028d90:	9414      	str	r4, [sp, #80]	; 0x50
 8028d92:	f7fe be5a 	b.w	8027a4a <_svfprintf_r+0x25e>
 8028d96:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028d98:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028d9a:	aa25      	add	r2, sp, #148	; 0x94
 8028d9c:	f002 fd3a 	bl	802b814 <__ssprint_r>
 8028da0:	2800      	cmp	r0, #0
 8028da2:	f47e aee2 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028da6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8028da8:	ae32      	add	r6, sp, #200	; 0xc8
 8028daa:	f7ff ba7c 	b.w	80282a6 <_svfprintf_r+0xaba>
 8028dae:	2140      	movs	r1, #64	; 0x40
 8028db0:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028db2:	f7f2 fa29 	bl	801b208 <_malloc_r>
 8028db6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028db8:	6008      	str	r0, [r1, #0]
 8028dba:	6108      	str	r0, [r1, #16]
 8028dbc:	2800      	cmp	r0, #0
 8028dbe:	f000 8275 	beq.w	80292ac <_svfprintf_r+0x1ac0>
 8028dc2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8028dc4:	2640      	movs	r6, #64	; 0x40
 8028dc6:	6156      	str	r6, [r2, #20]
 8028dc8:	f7fe bd2d 	b.w	8027826 <_svfprintf_r+0x3a>
 8028dcc:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028dce:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028dd0:	aa25      	add	r2, sp, #148	; 0x94
 8028dd2:	f002 fd1f 	bl	802b814 <__ssprint_r>
 8028dd6:	2800      	cmp	r0, #0
 8028dd8:	f47e aec7 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028ddc:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8028dde:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8028de0:	ae32      	add	r6, sp, #200	; 0xc8
 8028de2:	e6b0      	b.n	8028b46 <_svfprintf_r+0x135a>
 8028de4:	2706      	movs	r7, #6
 8028de6:	9709      	str	r7, [sp, #36]	; 0x24
 8028de8:	e73c      	b.n	8028c64 <_svfprintf_r+0x1478>
 8028dea:	4640      	mov	r0, r8
 8028dec:	4629      	mov	r1, r5
 8028dee:	aa25      	add	r2, sp, #148	; 0x94
 8028df0:	f002 fd10 	bl	802b814 <__ssprint_r>
 8028df4:	2800      	cmp	r0, #0
 8028df6:	f47e aeb8 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028dfa:	a832      	add	r0, sp, #200	; 0xc8
 8028dfc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8028dfe:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8028e00:	e6f8      	b.n	8028bf4 <_svfprintf_r+0x1408>
 8028e02:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8028e04:	6817      	ldr	r7, [r2, #0]
 8028e06:	1d13      	adds	r3, r2, #4
 8028e08:	9310      	str	r3, [sp, #64]	; 0x40
 8028e0a:	463c      	mov	r4, r7
 8028e0c:	2500      	movs	r5, #0
 8028e0e:	2301      	movs	r3, #1
 8028e10:	f7fe bdd7 	b.w	80279c2 <_svfprintf_r+0x1d6>
 8028e14:	9910      	ldr	r1, [sp, #64]	; 0x40
 8028e16:	680a      	ldr	r2, [r1, #0]
 8028e18:	1d0f      	adds	r7, r1, #4
 8028e1a:	4614      	mov	r4, r2
 8028e1c:	2500      	movs	r5, #0
 8028e1e:	9710      	str	r7, [sp, #64]	; 0x40
 8028e20:	f7fe bdcf 	b.w	80279c2 <_svfprintf_r+0x1d6>
 8028e24:	9a08      	ldr	r2, [sp, #32]
 8028e26:	0653      	lsls	r3, r2, #25
 8028e28:	f140 80d4 	bpl.w	8028fd4 <_svfprintf_r+0x17e8>
 8028e2c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8028e2e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8028e30:	6814      	ldr	r4, [r2, #0]
 8028e32:	1d10      	adds	r0, r2, #4
 8028e34:	9010      	str	r0, [sp, #64]	; 0x40
 8028e36:	8021      	strh	r1, [r4, #0]
 8028e38:	f7fe bd03 	b.w	8027842 <_svfprintf_r+0x56>
 8028e3c:	460c      	mov	r4, r1
 8028e3e:	f7ff bb07 	b.w	8028450 <_svfprintf_r+0xc64>
 8028e42:	f7fe fc13 	bl	802766c <strlen>
 8028e46:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
 8028e4a:	900e      	str	r0, [sp, #56]	; 0x38
 8028e4c:	9412      	str	r4, [sp, #72]	; 0x48
 8028e4e:	910b      	str	r1, [sp, #44]	; 0x2c
 8028e50:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8028e54:	9510      	str	r5, [sp, #64]	; 0x40
 8028e56:	9414      	str	r4, [sp, #80]	; 0x50
 8028e58:	f7fe bdf7 	b.w	8027a4a <_svfprintf_r+0x25e>
 8028e5c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028e5e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028e60:	aa25      	add	r2, sp, #148	; 0x94
 8028e62:	f002 fcd7 	bl	802b814 <__ssprint_r>
 8028e66:	2800      	cmp	r0, #0
 8028e68:	f47e ae7f 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028e6c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8028e6e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8028e70:	ae32      	add	r6, sp, #200	; 0xc8
 8028e72:	9911      	ldr	r1, [sp, #68]	; 0x44
 8028e74:	6037      	str	r7, [r6, #0]
 8028e76:	1854      	adds	r4, r2, r1
 8028e78:	1c5a      	adds	r2, r3, #1
 8028e7a:	2a07      	cmp	r2, #7
 8028e7c:	6071      	str	r1, [r6, #4]
 8028e7e:	9427      	str	r4, [sp, #156]	; 0x9c
 8028e80:	9226      	str	r2, [sp, #152]	; 0x98
 8028e82:	f77f a8c5 	ble.w	8028010 <_svfprintf_r+0x824>
 8028e86:	f7ff b973 	b.w	8028170 <_svfprintf_r+0x984>
 8028e8a:	48a3      	ldr	r0, [pc, #652]	; (8029118 <_svfprintf_r+0x192c>)
 8028e8c:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8028e8e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8028e90:	901a      	str	r0, [sp, #104]	; 0x68
 8028e92:	f7ff b807 	b.w	8027ea4 <_svfprintf_r+0x6b8>
 8028e96:	4604      	mov	r4, r0
 8028e98:	e629      	b.n	8028aee <_svfprintf_r+0x1302>
 8028e9a:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028e9c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028e9e:	aa25      	add	r2, sp, #148	; 0x94
 8028ea0:	f002 fcb8 	bl	802b814 <__ssprint_r>
 8028ea4:	2800      	cmp	r0, #0
 8028ea6:	f47e ae60 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028eaa:	ae32      	add	r6, sp, #200	; 0xc8
 8028eac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8028eae:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8028eb0:	e43a      	b.n	8028728 <_svfprintf_r+0xf3c>
 8028eb2:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028eb4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028eb6:	aa25      	add	r2, sp, #148	; 0x94
 8028eb8:	f002 fcac 	bl	802b814 <__ssprint_r>
 8028ebc:	2800      	cmp	r0, #0
 8028ebe:	f47e ae54 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028ec2:	ae32      	add	r6, sp, #200	; 0xc8
 8028ec4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8028ec6:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8028ec8:	e441      	b.n	802874e <_svfprintf_r+0xf62>
 8028eca:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028ecc:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028ece:	aa25      	add	r2, sp, #148	; 0x94
 8028ed0:	f002 fca0 	bl	802b814 <__ssprint_r>
 8028ed4:	2800      	cmp	r0, #0
 8028ed6:	f47e ae48 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028eda:	ae32      	add	r6, sp, #200	; 0xc8
 8028edc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8028ede:	9926      	ldr	r1, [sp, #152]	; 0x98
 8028ee0:	f7ff bba3 	b.w	802862a <_svfprintf_r+0xe3e>
 8028ee4:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028ee6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028ee8:	aa25      	add	r2, sp, #148	; 0x94
 8028eea:	f002 fc93 	bl	802b814 <__ssprint_r>
 8028eee:	2800      	cmp	r0, #0
 8028ef0:	f47e ae3b 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028ef4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8028ef6:	ae32      	add	r6, sp, #200	; 0xc8
 8028ef8:	f7ff bb78 	b.w	80285ec <_svfprintf_r+0xe00>
 8028efc:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028efe:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028f00:	aa25      	add	r2, sp, #148	; 0x94
 8028f02:	f002 fc87 	bl	802b814 <__ssprint_r>
 8028f06:	2800      	cmp	r0, #0
 8028f08:	f47e ae2f 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028f0c:	ae32      	add	r6, sp, #200	; 0xc8
 8028f0e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8028f10:	9926      	ldr	r1, [sp, #152]	; 0x98
 8028f12:	f7ff b9e4 	b.w	80282de <_svfprintf_r+0xaf2>
 8028f16:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028f18:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028f1a:	aa25      	add	r2, sp, #148	; 0x94
 8028f1c:	f002 fc7a 	bl	802b814 <__ssprint_r>
 8028f20:	2800      	cmp	r0, #0
 8028f22:	f47e ae22 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028f26:	ae32      	add	r6, sp, #200	; 0xc8
 8028f28:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8028f2a:	9926      	ldr	r1, [sp, #152]	; 0x98
 8028f2c:	f7ff b9e9 	b.w	8028302 <_svfprintf_r+0xb16>
 8028f30:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028f32:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028f34:	aa25      	add	r2, sp, #148	; 0x94
 8028f36:	f002 fc6d 	bl	802b814 <__ssprint_r>
 8028f3a:	2800      	cmp	r0, #0
 8028f3c:	f47e ae15 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028f40:	ae32      	add	r6, sp, #200	; 0xc8
 8028f42:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8028f44:	9926      	ldr	r1, [sp, #152]	; 0x98
 8028f46:	f7ff bb83 	b.w	8028650 <_svfprintf_r+0xe64>
 8028f4a:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028f4c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028f4e:	aa25      	add	r2, sp, #148	; 0x94
 8028f50:	f002 fc60 	bl	802b814 <__ssprint_r>
 8028f54:	2800      	cmp	r0, #0
 8028f56:	f47e ae08 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028f5a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8028f5c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8028f5e:	ae32      	add	r6, sp, #200	; 0xc8
 8028f60:	e4a3      	b.n	80288aa <_svfprintf_r+0x10be>
 8028f62:	f8df b1bc 	ldr.w	fp, [pc, #444]	; 8029120 <_svfprintf_r+0x1934>
 8028f66:	3301      	adds	r3, #1
 8028f68:	1952      	adds	r2, r2, r5
 8028f6a:	2b07      	cmp	r3, #7
 8028f6c:	f8c6 b000 	str.w	fp, [r6]
 8028f70:	6075      	str	r5, [r6, #4]
 8028f72:	9227      	str	r2, [sp, #156]	; 0x9c
 8028f74:	9326      	str	r3, [sp, #152]	; 0x98
 8028f76:	f73f af71 	bgt.w	8028e5c <_svfprintf_r+0x1670>
 8028f7a:	3608      	adds	r6, #8
 8028f7c:	e779      	b.n	8028e72 <_svfprintf_r+0x1686>
 8028f7e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8028f80:	9510      	str	r5, [sp, #64]	; 0x40
 8028f82:	2f06      	cmp	r7, #6
 8028f84:	bf28      	it	cs
 8028f86:	2706      	movcs	r7, #6
 8028f88:	ea27 74e7 	bic.w	r4, r7, r7, asr #31
 8028f8c:	970e      	str	r7, [sp, #56]	; 0x38
 8028f8e:	940b      	str	r4, [sp, #44]	; 0x2c
 8028f90:	4f62      	ldr	r7, [pc, #392]	; (802911c <_svfprintf_r+0x1930>)
 8028f92:	f7fe bed9 	b.w	8027d48 <_svfprintf_r+0x55c>
 8028f96:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028f98:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028f9a:	aa25      	add	r2, sp, #148	; 0x94
 8028f9c:	f002 fc3a 	bl	802b814 <__ssprint_r>
 8028fa0:	2800      	cmp	r0, #0
 8028fa2:	f47e ade2 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028fa6:	ae32      	add	r6, sp, #200	; 0xc8
 8028fa8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8028faa:	9926      	ldr	r1, [sp, #152]	; 0x98
 8028fac:	e4ad      	b.n	802890a <_svfprintf_r+0x111e>
 8028fae:	980c      	ldr	r0, [sp, #48]	; 0x30
 8028fb0:	990a      	ldr	r1, [sp, #40]	; 0x28
 8028fb2:	aa25      	add	r2, sp, #148	; 0x94
 8028fb4:	f002 fc2e 	bl	802b814 <__ssprint_r>
 8028fb8:	2800      	cmp	r0, #0
 8028fba:	f47e add6 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8028fbe:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8028fc0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8028fc2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8028fc4:	1b99      	subs	r1, r3, r6
 8028fc6:	ae32      	add	r6, sp, #200	; 0xc8
 8028fc8:	e483      	b.n	80288d2 <_svfprintf_r+0x10e6>
 8028fca:	9926      	ldr	r1, [sp, #152]	; 0x98
 8028fcc:	f8df 8148 	ldr.w	r8, [pc, #328]	; 8029118 <_svfprintf_r+0x192c>
 8028fd0:	f7ff b8fc 	b.w	80281cc <_svfprintf_r+0x9e0>
 8028fd4:	9810      	ldr	r0, [sp, #64]	; 0x40
 8028fd6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8028fd8:	6801      	ldr	r1, [r0, #0]
 8028fda:	1d04      	adds	r4, r0, #4
 8028fdc:	9410      	str	r4, [sp, #64]	; 0x40
 8028fde:	600b      	str	r3, [r1, #0]
 8028fe0:	f7fe bc2f 	b.w	8027842 <_svfprintf_r+0x56>
 8028fe4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8028fe6:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8028fea:	9208      	str	r2, [sp, #32]
 8028fec:	f7fe bd2d 	b.w	8027a4a <_svfprintf_r+0x25e>
 8028ff0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8028ff2:	1cd1      	adds	r1, r2, #3
 8028ff4:	4610      	mov	r0, r2
 8028ff6:	db02      	blt.n	8028ffe <_svfprintf_r+0x1812>
 8028ff8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8028ffa:	4293      	cmp	r3, r2
 8028ffc:	da28      	bge.n	8029050 <_svfprintf_r+0x1864>
 8028ffe:	f1a8 0802 	sub.w	r8, r8, #2
 8029002:	1e43      	subs	r3, r0, #1
 8029004:	2b00      	cmp	r3, #0
 8029006:	931e      	str	r3, [sp, #120]	; 0x78
 8029008:	f88d 8084 	strb.w	r8, [sp, #132]	; 0x84
 802900c:	f2c0 811c 	blt.w	8029248 <_svfprintf_r+0x1a5c>
 8029010:	222b      	movs	r2, #43	; 0x2b
 8029012:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
 8029016:	2b09      	cmp	r3, #9
 8029018:	f300 809e 	bgt.w	8029158 <_svfprintf_r+0x196c>
 802901c:	3330      	adds	r3, #48	; 0x30
 802901e:	2130      	movs	r1, #48	; 0x30
 8029020:	f88d 1086 	strb.w	r1, [sp, #134]	; 0x86
 8029024:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 8029028:	ac22      	add	r4, sp, #136	; 0x88
 802902a:	aa21      	add	r2, sp, #132	; 0x84
 802902c:	9811      	ldr	r0, [sp, #68]	; 0x44
 802902e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8029030:	1aa1      	subs	r1, r4, r2
 8029032:	1844      	adds	r4, r0, r1
 8029034:	2b01      	cmp	r3, #1
 8029036:	9119      	str	r1, [sp, #100]	; 0x64
 8029038:	940e      	str	r4, [sp, #56]	; 0x38
 802903a:	f340 810a 	ble.w	8029252 <_svfprintf_r+0x1a66>
 802903e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8029040:	1c5a      	adds	r2, r3, #1
 8029042:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 8029046:	2000      	movs	r0, #0
 8029048:	920e      	str	r2, [sp, #56]	; 0x38
 802904a:	910b      	str	r1, [sp, #44]	; 0x2c
 802904c:	9014      	str	r0, [sp, #80]	; 0x50
 802904e:	e68b      	b.n	8028d68 <_svfprintf_r+0x157c>
 8029050:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8029052:	42a2      	cmp	r2, r4
 8029054:	db72      	blt.n	802913c <_svfprintf_r+0x1950>
 8029056:	9c08      	ldr	r4, [sp, #32]
 8029058:	07e0      	lsls	r0, r4, #31
 802905a:	f100 80ed 	bmi.w	8029238 <_svfprintf_r+0x1a4c>
 802905e:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 8029062:	910b      	str	r1, [sp, #44]	; 0x2c
 8029064:	920e      	str	r2, [sp, #56]	; 0x38
 8029066:	f04f 0867 	mov.w	r8, #103	; 0x67
 802906a:	e67c      	b.n	8028d66 <_svfprintf_r+0x157a>
 802906c:	232d      	movs	r3, #45	; 0x2d
 802906e:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
 8029072:	f7fe bdc6 	b.w	8027c02 <_svfprintf_r+0x416>
 8029076:	980c      	ldr	r0, [sp, #48]	; 0x30
 8029078:	990a      	ldr	r1, [sp, #40]	; 0x28
 802907a:	aa25      	add	r2, sp, #148	; 0x94
 802907c:	f002 fbca 	bl	802b814 <__ssprint_r>
 8029080:	2800      	cmp	r0, #0
 8029082:	f47e ad72 	bne.w	8027b6a <_svfprintf_r+0x37e>
 8029086:	ae32      	add	r6, sp, #200	; 0xc8
 8029088:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 802908a:	9926      	ldr	r1, [sp, #152]	; 0x98
 802908c:	e44f      	b.n	802892e <_svfprintf_r+0x1142>
 802908e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8029090:	2703      	movs	r7, #3
 8029092:	9700      	str	r7, [sp, #0]
 8029094:	a81e      	add	r0, sp, #120	; 0x78
 8029096:	a91f      	add	r1, sp, #124	; 0x7c
 8029098:	af20      	add	r7, sp, #128	; 0x80
 802909a:	4623      	mov	r3, r4
 802909c:	9501      	str	r5, [sp, #4]
 802909e:	9002      	str	r0, [sp, #8]
 80290a0:	9704      	str	r7, [sp, #16]
 80290a2:	465a      	mov	r2, fp
 80290a4:	9103      	str	r1, [sp, #12]
 80290a6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80290a8:	f000 fa86 	bl	80295b8 <_dtoa_r>
 80290ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80290ae:	4607      	mov	r7, r0
 80290b0:	18c5      	adds	r5, r0, r3
 80290b2:	469c      	mov	ip, r3
 80290b4:	783a      	ldrb	r2, [r7, #0]
 80290b6:	2a30      	cmp	r2, #48	; 0x30
 80290b8:	f000 80ad 	beq.w	8029216 <_svfprintf_r+0x1a2a>
 80290bc:	981e      	ldr	r0, [sp, #120]	; 0x78
 80290be:	182d      	adds	r5, r5, r0
 80290c0:	e60e      	b.n	8028ce0 <_svfprintf_r+0x14f4>
 80290c2:	4917      	ldr	r1, [pc, #92]	; (8029120 <_svfprintf_r+0x1934>)
 80290c4:	9826      	ldr	r0, [sp, #152]	; 0x98
 80290c6:	9109      	str	r1, [sp, #36]	; 0x24
 80290c8:	f7ff b9b4 	b.w	8028434 <_svfprintf_r+0xc48>
 80290cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80290ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80290d0:	9012      	str	r0, [sp, #72]	; 0x48
 80290d2:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
 80290d6:	940b      	str	r4, [sp, #44]	; 0x2c
 80290d8:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 80290dc:	9510      	str	r5, [sp, #64]	; 0x40
 80290de:	920e      	str	r2, [sp, #56]	; 0x38
 80290e0:	9014      	str	r0, [sp, #80]	; 0x50
 80290e2:	f7fe bcb2 	b.w	8027a4a <_svfprintf_r+0x25e>
 80290e6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80290e8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80290ea:	aa25      	add	r2, sp, #148	; 0x94
 80290ec:	f002 fb92 	bl	802b814 <__ssprint_r>
 80290f0:	2800      	cmp	r0, #0
 80290f2:	f47e ad3a 	bne.w	8027b6a <_svfprintf_r+0x37e>
 80290f6:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 80290f8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 80290fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80290fc:	ae32      	add	r6, sp, #200	; 0xc8
 80290fe:	e537      	b.n	8028b70 <_svfprintf_r+0x1384>
 8029100:	2200      	movs	r2, #0
 8029102:	46a2      	mov	sl, r4
 8029104:	9209      	str	r2, [sp, #36]	; 0x24
 8029106:	f7fe bbd5 	b.w	80278b4 <_svfprintf_r+0xc8>
 802910a:	9809      	ldr	r0, [sp, #36]	; 0x24
 802910c:	2800      	cmp	r0, #0
 802910e:	bf08      	it	eq
 8029110:	2001      	moveq	r0, #1
 8029112:	9009      	str	r0, [sp, #36]	; 0x24
 8029114:	e5a6      	b.n	8028c64 <_svfprintf_r+0x1478>
 8029116:	bf00      	nop
 8029118:	0802d61c 	.word	0x0802d61c
 802911c:	0802d600 	.word	0x0802d600
 8029120:	0802d60c 	.word	0x0802d60c
 8029124:	212d      	movs	r1, #45	; 0x2d
 8029126:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
 802912a:	9112      	str	r1, [sp, #72]	; 0x48
 802912c:	e5a3      	b.n	8028c76 <_svfprintf_r+0x148a>
 802912e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8029130:	f107 0c01 	add.w	ip, r7, #1
 8029134:	e5b1      	b.n	8028c9a <_svfprintf_r+0x14ae>
 8029136:	4635      	mov	r5, r6
 8029138:	4606      	mov	r6, r0
 802913a:	e714      	b.n	8028f66 <_svfprintf_r+0x177a>
 802913c:	2a00      	cmp	r2, #0
 802913e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8029140:	bfd4      	ite	le
 8029142:	f1c2 0002 	rsble	r0, r2, #2
 8029146:	2001      	movgt	r0, #1
 8029148:	1840      	adds	r0, r0, r1
 802914a:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 802914e:	900e      	str	r0, [sp, #56]	; 0x38
 8029150:	930b      	str	r3, [sp, #44]	; 0x2c
 8029152:	f04f 0867 	mov.w	r8, #103	; 0x67
 8029156:	e606      	b.n	8028d66 <_svfprintf_r+0x157a>
 8029158:	f246 6467 	movw	r4, #26215	; 0x6667
 802915c:	f10d 0192 	add.w	r1, sp, #146	; 0x92
 8029160:	f2c6 6466 	movt	r4, #26214	; 0x6666
 8029164:	fb84 2503 	smull	r2, r5, r4, r3
 8029168:	17d8      	asrs	r0, r3, #31
 802916a:	ebc0 00a5 	rsb	r0, r0, r5, asr #2
 802916e:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 8029172:	460a      	mov	r2, r1
 8029174:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
 8029178:	f103 0130 	add.w	r1, r3, #48	; 0x30
 802917c:	7011      	strb	r1, [r2, #0]
 802917e:	1e51      	subs	r1, r2, #1
 8029180:	2809      	cmp	r0, #9
 8029182:	4603      	mov	r3, r0
 8029184:	dcee      	bgt.n	8029164 <_svfprintf_r+0x1978>
 8029186:	3330      	adds	r3, #48	; 0x30
 8029188:	f10d 0593 	add.w	r5, sp, #147	; 0x93
 802918c:	b2d8      	uxtb	r0, r3
 802918e:	428d      	cmp	r5, r1
 8029190:	f802 0c01 	strb.w	r0, [r2, #-1]
 8029194:	f240 8093 	bls.w	80292be <_svfprintf_r+0x1ad2>
 8029198:	1aac      	subs	r4, r5, r2
 802919a:	07e4      	lsls	r4, r4, #31
 802919c:	f10d 0185 	add.w	r1, sp, #133	; 0x85
 80291a0:	4613      	mov	r3, r2
 80291a2:	d50d      	bpl.n	80291c0 <_svfprintf_r+0x19d4>
 80291a4:	4613      	mov	r3, r2
 80291a6:	f88d 0086 	strb.w	r0, [sp, #134]	; 0x86
 80291aa:	f10d 0186 	add.w	r1, sp, #134	; 0x86
 80291ae:	f813 0b01 	ldrb.w	r0, [r3], #1
 80291b2:	e005      	b.n	80291c0 <_svfprintf_r+0x19d4>
 80291b4:	f813 1b01 	ldrb.w	r1, [r3], #1
 80291b8:	7061      	strb	r1, [r4, #1]
 80291ba:	f813 0b01 	ldrb.w	r0, [r3], #1
 80291be:	1c61      	adds	r1, r4, #1
 80291c0:	1c4c      	adds	r4, r1, #1
 80291c2:	42ab      	cmp	r3, r5
 80291c4:	7048      	strb	r0, [r1, #1]
 80291c6:	d1f5      	bne.n	80291b4 <_svfprintf_r+0x19c8>
 80291c8:	ab42      	add	r3, sp, #264	; 0x108
 80291ca:	ebc2 0443 	rsb	r4, r2, r3, lsl #1
 80291ce:	3cf6      	subs	r4, #246	; 0xf6
 80291d0:	e72b      	b.n	802902a <_svfprintf_r+0x183e>
 80291d2:	980c      	ldr	r0, [sp, #48]	; 0x30
 80291d4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80291d6:	aa25      	add	r2, sp, #148	; 0x94
 80291d8:	f002 fb1c 	bl	802b814 <__ssprint_r>
 80291dc:	2800      	cmp	r0, #0
 80291de:	f47e acc4 	bne.w	8027b6a <_svfprintf_r+0x37e>
 80291e2:	ae32      	add	r6, sp, #200	; 0xc8
 80291e4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 80291e6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80291e8:	e4db      	b.n	8028ba2 <_svfprintf_r+0x13b6>
 80291ea:	980c      	ldr	r0, [sp, #48]	; 0x30
 80291ec:	990a      	ldr	r1, [sp, #40]	; 0x28
 80291ee:	aa25      	add	r2, sp, #148	; 0x94
 80291f0:	f002 fb10 	bl	802b814 <__ssprint_r>
 80291f4:	2800      	cmp	r0, #0
 80291f6:	f47e acb8 	bne.w	8027b6a <_svfprintf_r+0x37e>
 80291fa:	ae32      	add	r6, sp, #200	; 0xc8
 80291fc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 80291fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8029200:	e4e1      	b.n	8028bc6 <_svfprintf_r+0x13da>
 8029202:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8029204:	e591      	b.n	8028d2a <_svfprintf_r+0x153e>
 8029206:	9809      	ldr	r0, [sp, #36]	; 0x24
 8029208:	1c43      	adds	r3, r0, #1
 802920a:	18d4      	adds	r4, r2, r3
 802920c:	ea24 71e4 	bic.w	r1, r4, r4, asr #31
 8029210:	940e      	str	r4, [sp, #56]	; 0x38
 8029212:	910b      	str	r1, [sp, #44]	; 0x2c
 8029214:	e5a7      	b.n	8028d66 <_svfprintf_r+0x157a>
 8029216:	4658      	mov	r0, fp
 8029218:	4621      	mov	r1, r4
 802921a:	2200      	movs	r2, #0
 802921c:	2300      	movs	r3, #0
 802921e:	f8cd c018 	str.w	ip, [sp, #24]
 8029222:	f7fd fa09 	bl	8026638 <__aeabi_dcmpeq>
 8029226:	f8dd c018 	ldr.w	ip, [sp, #24]
 802922a:	2800      	cmp	r0, #0
 802922c:	f47f af46 	bne.w	80290bc <_svfprintf_r+0x18d0>
 8029230:	f1cc 0001 	rsb	r0, ip, #1
 8029234:	901e      	str	r0, [sp, #120]	; 0x78
 8029236:	e742      	b.n	80290be <_svfprintf_r+0x18d2>
 8029238:	1c50      	adds	r0, r2, #1
 802923a:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 802923e:	900e      	str	r0, [sp, #56]	; 0x38
 8029240:	930b      	str	r3, [sp, #44]	; 0x2c
 8029242:	f04f 0867 	mov.w	r8, #103	; 0x67
 8029246:	e58e      	b.n	8028d66 <_svfprintf_r+0x157a>
 8029248:	242d      	movs	r4, #45	; 0x2d
 802924a:	425b      	negs	r3, r3
 802924c:	f88d 4085 	strb.w	r4, [sp, #133]	; 0x85
 8029250:	e6e1      	b.n	8029016 <_svfprintf_r+0x182a>
 8029252:	9a08      	ldr	r2, [sp, #32]
 8029254:	f012 0101 	ands.w	r1, r2, #1
 8029258:	f47f aef1 	bne.w	802903e <_svfprintf_r+0x1852>
 802925c:	980e      	ldr	r0, [sp, #56]	; 0x38
 802925e:	9114      	str	r1, [sp, #80]	; 0x50
 8029260:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
 8029264:	940b      	str	r4, [sp, #44]	; 0x2c
 8029266:	e57f      	b.n	8028d68 <_svfprintf_r+0x157c>
 8029268:	9909      	ldr	r1, [sp, #36]	; 0x24
 802926a:	b9c1      	cbnz	r1, 802929e <_svfprintf_r+0x1ab2>
 802926c:	9808      	ldr	r0, [sp, #32]
 802926e:	07c4      	lsls	r4, r0, #31
 8029270:	d415      	bmi.n	802929e <_svfprintf_r+0x1ab2>
 8029272:	2301      	movs	r3, #1
 8029274:	930b      	str	r3, [sp, #44]	; 0x2c
 8029276:	930e      	str	r3, [sp, #56]	; 0x38
 8029278:	e575      	b.n	8028d66 <_svfprintf_r+0x157a>
 802927a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 802927c:	f89a 8001 	ldrb.w	r8, [sl, #1]
 8029280:	681a      	ldr	r2, [r3, #0]
 8029282:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8029284:	9209      	str	r2, [sp, #36]	; 0x24
 8029286:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8029288:	3304      	adds	r3, #4
 802928a:	2a00      	cmp	r2, #0
 802928c:	9310      	str	r3, [sp, #64]	; 0x40
 802928e:	46a2      	mov	sl, r4
 8029290:	f6be ab0e 	bge.w	80278b0 <_svfprintf_r+0xc4>
 8029294:	f04f 33ff 	mov.w	r3, #4294967295
 8029298:	9309      	str	r3, [sp, #36]	; 0x24
 802929a:	f7fe bb09 	b.w	80278b0 <_svfprintf_r+0xc4>
 802929e:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80292a0:	1ca1      	adds	r1, r4, #2
 80292a2:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 80292a6:	910e      	str	r1, [sp, #56]	; 0x38
 80292a8:	900b      	str	r0, [sp, #44]	; 0x2c
 80292aa:	e55c      	b.n	8028d66 <_svfprintf_r+0x157a>
 80292ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80292ae:	210c      	movs	r1, #12
 80292b0:	6011      	str	r1, [r2, #0]
 80292b2:	f04f 30ff 	mov.w	r0, #4294967295
 80292b6:	f7fe bc62 	b.w	8027b7e <_svfprintf_r+0x392>
 80292ba:	981e      	ldr	r0, [sp, #120]	; 0x78
 80292bc:	e6a1      	b.n	8029002 <_svfprintf_r+0x1816>
 80292be:	f10d 0486 	add.w	r4, sp, #134	; 0x86
 80292c2:	e6b2      	b.n	802902a <_svfprintf_r+0x183e>
 80292c4:	4625      	mov	r5, r4
 80292c6:	e530      	b.n	8028d2a <_svfprintf_r+0x153e>

080292c8 <quorem>:
 80292c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80292cc:	6903      	ldr	r3, [r0, #16]
 80292ce:	690c      	ldr	r4, [r1, #16]
 80292d0:	429c      	cmp	r4, r3
 80292d2:	b083      	sub	sp, #12
 80292d4:	4606      	mov	r6, r0
 80292d6:	f300 816b 	bgt.w	80295b0 <quorem+0x2e8>
 80292da:	1ce0      	adds	r0, r4, #3
 80292dc:	0082      	lsls	r2, r0, #2
 80292de:	188f      	adds	r7, r1, r2
 80292e0:	18b5      	adds	r5, r6, r2
 80292e2:	687b      	ldr	r3, [r7, #4]
 80292e4:	6868      	ldr	r0, [r5, #4]
 80292e6:	1c5a      	adds	r2, r3, #1
 80292e8:	fbb0 f5f2 	udiv	r5, r0, r2
 80292ec:	f101 0314 	add.w	r3, r1, #20
 80292f0:	9301      	str	r3, [sp, #4]
 80292f2:	3c01      	subs	r4, #1
 80292f4:	3704      	adds	r7, #4
 80292f6:	f106 0814 	add.w	r8, r6, #20
 80292fa:	2d00      	cmp	r5, #0
 80292fc:	f000 80be 	beq.w	802947c <quorem+0x1b4>
 8029300:	694a      	ldr	r2, [r1, #20]
 8029302:	f8d8 3000 	ldr.w	r3, [r8]
 8029306:	f8dd 9004 	ldr.w	r9, [sp, #4]
 802930a:	b290      	uxth	r0, r2
 802930c:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8029310:	fb05 f000 	mul.w	r0, r5, r0
 8029314:	fb05 f20c 	mul.w	r2, r5, ip
 8029318:	eb02 4c10 	add.w	ip, r2, r0, lsr #16
 802931c:	fa1f fe8c 	uxth.w	lr, ip
 8029320:	b29a      	uxth	r2, r3
 8029322:	b280      	uxth	r0, r0
 8029324:	1a12      	subs	r2, r2, r0
 8029326:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 802932a:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 802932e:	b292      	uxth	r2, r2
 8029330:	ebc9 0007 	rsb	r0, r9, r7
 8029334:	f106 0318 	add.w	r3, r6, #24
 8029338:	ea42 490e 	orr.w	r9, r2, lr, lsl #16
 802933c:	f101 0218 	add.w	r2, r1, #24
 8029340:	4297      	cmp	r7, r2
 8029342:	f843 9c04 	str.w	r9, [r3, #-4]
 8029346:	f3c0 0080 	ubfx	r0, r0, #2, #1
 802934a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 802934e:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 8029352:	d370      	bcc.n	8029436 <quorem+0x16e>
 8029354:	b328      	cbz	r0, 80293a2 <quorem+0xda>
 8029356:	6810      	ldr	r0, [r2, #0]
 8029358:	681b      	ldr	r3, [r3, #0]
 802935a:	b282      	uxth	r2, r0
 802935c:	0c00      	lsrs	r0, r0, #16
 802935e:	fb05 cc02 	mla	ip, r5, r2, ip
 8029362:	fb05 f000 	mul.w	r0, r5, r0
 8029366:	eb00 401c 	add.w	r0, r0, ip, lsr #16
 802936a:	fa1e f283 	uxtah	r2, lr, r3
 802936e:	fa1f fc8c 	uxth.w	ip, ip
 8029372:	fa1f fe80 	uxth.w	lr, r0
 8029376:	ebcc 0202 	rsb	r2, ip, r2
 802937a:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 802937e:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 8029382:	fa1f fc82 	uxth.w	ip, r2
 8029386:	f106 031c 	add.w	r3, r6, #28
 802938a:	f101 021c 	add.w	r2, r1, #28
 802938e:	ea4c 4c0e 	orr.w	ip, ip, lr, lsl #16
 8029392:	4297      	cmp	r7, r2
 8029394:	f843 cc04 	str.w	ip, [r3, #-4]
 8029398:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 802939c:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 80293a0:	d349      	bcc.n	8029436 <quorem+0x16e>
 80293a2:	4610      	mov	r0, r2
 80293a4:	f8d3 9000 	ldr.w	r9, [r3]
 80293a8:	f850 bb04 	ldr.w	fp, [r0], #4
 80293ac:	fa1f fa8b 	uxth.w	sl, fp
 80293b0:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 80293b4:	fb05 cc0a 	mla	ip, r5, sl, ip
 80293b8:	fb05 fa0b 	mul.w	sl, r5, fp
 80293bc:	eb0a 4b1c 	add.w	fp, sl, ip, lsr #16
 80293c0:	fa1f fa8b 	uxth.w	sl, fp
 80293c4:	fa1e fe89 	uxtah	lr, lr, r9
 80293c8:	fa1f fc8c 	uxth.w	ip, ip
 80293cc:	ebcc 0e0e 	rsb	lr, ip, lr
 80293d0:	ebca 4c19 	rsb	ip, sl, r9, lsr #16
 80293d4:	eb0c 4a2e 	add.w	sl, ip, lr, asr #16
 80293d8:	4699      	mov	r9, r3
 80293da:	fa1f fe8e 	uxth.w	lr, lr
 80293de:	ea4e 4c0a 	orr.w	ip, lr, sl, lsl #16
 80293e2:	f849 cb04 	str.w	ip, [r9], #4
 80293e6:	6852      	ldr	r2, [r2, #4]
 80293e8:	685b      	ldr	r3, [r3, #4]
 80293ea:	fa1f fe82 	uxth.w	lr, r2
 80293ee:	fb05 fe0e 	mul.w	lr, r5, lr
 80293f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80293f6:	eb0e 4b1b 	add.w	fp, lr, fp, lsr #16
 80293fa:	fb05 f20c 	mul.w	r2, r5, ip
 80293fe:	eb02 4c1b 	add.w	ip, r2, fp, lsr #16
 8029402:	b29a      	uxth	r2, r3
 8029404:	fa1f fe8c 	uxth.w	lr, ip
 8029408:	eb02 422a 	add.w	r2, r2, sl, asr #16
 802940c:	fa1f fb8b 	uxth.w	fp, fp
 8029410:	ebcb 0202 	rsb	r2, fp, r2
 8029414:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 8029418:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 802941c:	b292      	uxth	r2, r2
 802941e:	464b      	mov	r3, r9
 8029420:	ea42 490e 	orr.w	r9, r2, lr, lsl #16
 8029424:	1d02      	adds	r2, r0, #4
 8029426:	4297      	cmp	r7, r2
 8029428:	f843 9b04 	str.w	r9, [r3], #4
 802942c:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8029430:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 8029434:	d2b5      	bcs.n	80293a2 <quorem+0xda>
 8029436:	1d20      	adds	r0, r4, #4
 8029438:	eb06 0380 	add.w	r3, r6, r0, lsl #2
 802943c:	685a      	ldr	r2, [r3, #4]
 802943e:	b9ea      	cbnz	r2, 802947c <quorem+0x1b4>
 8029440:	1d18      	adds	r0, r3, #4
 8029442:	4598      	cmp	r8, r3
 8029444:	d219      	bcs.n	802947a <quorem+0x1b2>
 8029446:	f850 2c04 	ldr.w	r2, [r0, #-4]
 802944a:	b9b2      	cbnz	r2, 802947a <quorem+0x1b2>
 802944c:	3b04      	subs	r3, #4
 802944e:	ebc8 0003 	rsb	r0, r8, r3
 8029452:	1cc2      	adds	r2, r0, #3
 8029454:	0750      	lsls	r0, r2, #29
 8029456:	d50d      	bpl.n	8029474 <quorem+0x1ac>
 8029458:	3c01      	subs	r4, #1
 802945a:	4598      	cmp	r8, r3
 802945c:	d20d      	bcs.n	802947a <quorem+0x1b2>
 802945e:	681a      	ldr	r2, [r3, #0]
 8029460:	3b04      	subs	r3, #4
 8029462:	b13a      	cbz	r2, 8029474 <quorem+0x1ac>
 8029464:	e009      	b.n	802947a <quorem+0x1b2>
 8029466:	6818      	ldr	r0, [r3, #0]
 8029468:	3b04      	subs	r3, #4
 802946a:	b930      	cbnz	r0, 802947a <quorem+0x1b2>
 802946c:	681a      	ldr	r2, [r3, #0]
 802946e:	3c01      	subs	r4, #1
 8029470:	3b04      	subs	r3, #4
 8029472:	b912      	cbnz	r2, 802947a <quorem+0x1b2>
 8029474:	3c01      	subs	r4, #1
 8029476:	4598      	cmp	r8, r3
 8029478:	d3f5      	bcc.n	8029466 <quorem+0x19e>
 802947a:	6134      	str	r4, [r6, #16]
 802947c:	4630      	mov	r0, r6
 802947e:	f001 fecb 	bl	802b218 <__mcmp>
 8029482:	2800      	cmp	r0, #0
 8029484:	f2c0 8083 	blt.w	802958e <quorem+0x2c6>
 8029488:	9a01      	ldr	r2, [sp, #4]
 802948a:	f8d8 3000 	ldr.w	r3, [r8]
 802948e:	f852 0b04 	ldr.w	r0, [r2], #4
 8029492:	fa1f f983 	uxth.w	r9, r3
 8029496:	b281      	uxth	r1, r0
 8029498:	0c00      	lsrs	r0, r0, #16
 802949a:	ebc1 0109 	rsb	r1, r1, r9
 802949e:	ebc0 4313 	rsb	r3, r0, r3, lsr #16
 80294a2:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80294a6:	eb03 4021 	add.w	r0, r3, r1, asr #16
 80294aa:	4643      	mov	r3, r8
 80294ac:	b289      	uxth	r1, r1
 80294ae:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80294b2:	ebc9 0c07 	rsb	ip, r9, r7
 80294b6:	3501      	adds	r5, #1
 80294b8:	1400      	asrs	r0, r0, #16
 80294ba:	4297      	cmp	r7, r2
 80294bc:	f843 1b04 	str.w	r1, [r3], #4
 80294c0:	f3cc 0180 	ubfx	r1, ip, #2, #1
 80294c4:	d34b      	bcc.n	802955e <quorem+0x296>
 80294c6:	b1b9      	cbz	r1, 80294f8 <quorem+0x230>
 80294c8:	f852 eb04 	ldr.w	lr, [r2], #4
 80294cc:	6819      	ldr	r1, [r3, #0]
 80294ce:	fa1f f98e 	uxth.w	r9, lr
 80294d2:	fa1f fa81 	uxth.w	sl, r1
 80294d6:	ebc9 090a 	rsb	r9, r9, sl
 80294da:	ea4f 4c1e 	mov.w	ip, lr, lsr #16
 80294de:	4448      	add	r0, r9
 80294e0:	ebcc 4111 	rsb	r1, ip, r1, lsr #16
 80294e4:	eb01 4120 	add.w	r1, r1, r0, asr #16
 80294e8:	b280      	uxth	r0, r0
 80294ea:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80294ee:	f843 0b04 	str.w	r0, [r3], #4
 80294f2:	1408      	asrs	r0, r1, #16
 80294f4:	4297      	cmp	r7, r2
 80294f6:	d332      	bcc.n	802955e <quorem+0x296>
 80294f8:	4682      	mov	sl, r0
 80294fa:	4611      	mov	r1, r2
 80294fc:	f8d3 e000 	ldr.w	lr, [r3]
 8029500:	f851 0b04 	ldr.w	r0, [r1], #4
 8029504:	fa1f fb8e 	uxth.w	fp, lr
 8029508:	fa1f f980 	uxth.w	r9, r0
 802950c:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 8029510:	ebc9 0b0b 	rsb	fp, r9, fp
 8029514:	eb0b 000a 	add.w	r0, fp, sl
 8029518:	ebcc 4a1e 	rsb	sl, ip, lr, lsr #16
 802951c:	eb0a 4920 	add.w	r9, sl, r0, asr #16
 8029520:	469e      	mov	lr, r3
 8029522:	b280      	uxth	r0, r0
 8029524:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8029528:	f84e 0b04 	str.w	r0, [lr], #4
 802952c:	6850      	ldr	r0, [r2, #4]
 802952e:	685b      	ldr	r3, [r3, #4]
 8029530:	b282      	uxth	r2, r0
 8029532:	fa1f fc83 	uxth.w	ip, r3
 8029536:	0c00      	lsrs	r0, r0, #16
 8029538:	ebc2 020c 	rsb	r2, r2, ip
 802953c:	eb02 4229 	add.w	r2, r2, r9, asr #16
 8029540:	ebc0 4313 	rsb	r3, r0, r3, lsr #16
 8029544:	eb03 4022 	add.w	r0, r3, r2, asr #16
 8029548:	b292      	uxth	r2, r2
 802954a:	ea42 4a00 	orr.w	sl, r2, r0, lsl #16
 802954e:	4673      	mov	r3, lr
 8029550:	1d0a      	adds	r2, r1, #4
 8029552:	4297      	cmp	r7, r2
 8029554:	f843 ab04 	str.w	sl, [r3], #4
 8029558:	ea4f 4a20 	mov.w	sl, r0, asr #16
 802955c:	d2cd      	bcs.n	80294fa <quorem+0x232>
 802955e:	1d21      	adds	r1, r4, #4
 8029560:	eb06 0381 	add.w	r3, r6, r1, lsl #2
 8029564:	6858      	ldr	r0, [r3, #4]
 8029566:	b990      	cbnz	r0, 802958e <quorem+0x2c6>
 8029568:	1d1a      	adds	r2, r3, #4
 802956a:	4598      	cmp	r8, r3
 802956c:	d20e      	bcs.n	802958c <quorem+0x2c4>
 802956e:	f852 1c04 	ldr.w	r1, [r2, #-4]
 8029572:	b959      	cbnz	r1, 802958c <quorem+0x2c4>
 8029574:	3b04      	subs	r3, #4
 8029576:	ebc8 0003 	rsb	r0, r8, r3
 802957a:	1cc2      	adds	r2, r0, #3
 802957c:	0752      	lsls	r2, r2, #29
 802957e:	d513      	bpl.n	80295a8 <quorem+0x2e0>
 8029580:	3c01      	subs	r4, #1
 8029582:	4598      	cmp	r8, r3
 8029584:	d202      	bcs.n	802958c <quorem+0x2c4>
 8029586:	6818      	ldr	r0, [r3, #0]
 8029588:	3b04      	subs	r3, #4
 802958a:	b168      	cbz	r0, 80295a8 <quorem+0x2e0>
 802958c:	6134      	str	r4, [r6, #16]
 802958e:	4628      	mov	r0, r5
 8029590:	b003      	add	sp, #12
 8029592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8029596:	681a      	ldr	r2, [r3, #0]
 8029598:	3b04      	subs	r3, #4
 802959a:	2a00      	cmp	r2, #0
 802959c:	d1f6      	bne.n	802958c <quorem+0x2c4>
 802959e:	6819      	ldr	r1, [r3, #0]
 80295a0:	3c01      	subs	r4, #1
 80295a2:	3b04      	subs	r3, #4
 80295a4:	2900      	cmp	r1, #0
 80295a6:	d1f1      	bne.n	802958c <quorem+0x2c4>
 80295a8:	3c01      	subs	r4, #1
 80295aa:	4598      	cmp	r8, r3
 80295ac:	d3f3      	bcc.n	8029596 <quorem+0x2ce>
 80295ae:	e7ed      	b.n	802958c <quorem+0x2c4>
 80295b0:	2000      	movs	r0, #0
 80295b2:	e7ed      	b.n	8029590 <quorem+0x2c8>
 80295b4:	0000      	movs	r0, r0
	...

080295b8 <_dtoa_r>:
 80295b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80295bc:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80295be:	b09f      	sub	sp, #124	; 0x7c
 80295c0:	4681      	mov	r9, r0
 80295c2:	9c2b      	ldr	r4, [sp, #172]	; 0xac
 80295c4:	4692      	mov	sl, r2
 80295c6:	469b      	mov	fp, r3
 80295c8:	b151      	cbz	r1, 80295e0 <_dtoa_r+0x28>
 80295ca:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80295cc:	2201      	movs	r2, #1
 80295ce:	fa02 f203 	lsl.w	r2, r2, r3
 80295d2:	604b      	str	r3, [r1, #4]
 80295d4:	608a      	str	r2, [r1, #8]
 80295d6:	f001 fa2d 	bl	802aa34 <_Bfree>
 80295da:	2000      	movs	r0, #0
 80295dc:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 80295e0:	f1bb 0800 	subs.w	r8, fp, #0
 80295e4:	db39      	blt.n	802965a <_dtoa_r+0xa2>
 80295e6:	2100      	movs	r1, #0
 80295e8:	6021      	str	r1, [r4, #0]
 80295ea:	2400      	movs	r4, #0
 80295ec:	4622      	mov	r2, r4
 80295ee:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
 80295f2:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 80295f6:	ea08 0004 	and.w	r0, r8, r4
 80295fa:	4290      	cmp	r0, r2
 80295fc:	d016      	beq.n	802962c <_dtoa_r+0x74>
 80295fe:	4650      	mov	r0, sl
 8029600:	4659      	mov	r1, fp
 8029602:	2200      	movs	r2, #0
 8029604:	2300      	movs	r3, #0
 8029606:	f7fd f817 	bl	8026638 <__aeabi_dcmpeq>
 802960a:	2800      	cmp	r0, #0
 802960c:	d02b      	beq.n	8029666 <_dtoa_r+0xae>
 802960e:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 8029610:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8029612:	2001      	movs	r0, #1
 8029614:	6028      	str	r0, [r5, #0]
 8029616:	2c00      	cmp	r4, #0
 8029618:	f000 80cf 	beq.w	80297ba <_dtoa_r+0x202>
 802961c:	49a2      	ldr	r1, [pc, #648]	; (80298a8 <_dtoa_r+0x2f0>)
 802961e:	1e4b      	subs	r3, r1, #1
 8029620:	6021      	str	r1, [r4, #0]
 8029622:	9305      	str	r3, [sp, #20]
 8029624:	9805      	ldr	r0, [sp, #20]
 8029626:	b01f      	add	sp, #124	; 0x7c
 8029628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802962c:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 802962e:	f242 720f 	movw	r2, #9999	; 0x270f
 8029632:	6022      	str	r2, [r4, #0]
 8029634:	f1ba 0f00 	cmp.w	sl, #0
 8029638:	f000 80a6 	beq.w	8029788 <_dtoa_r+0x1d0>
 802963c:	4d9b      	ldr	r5, [pc, #620]	; (80298ac <_dtoa_r+0x2f4>)
 802963e:	9505      	str	r5, [sp, #20]
 8029640:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8029642:	2c00      	cmp	r4, #0
 8029644:	d0ee      	beq.n	8029624 <_dtoa_r+0x6c>
 8029646:	9d05      	ldr	r5, [sp, #20]
 8029648:	78eb      	ldrb	r3, [r5, #3]
 802964a:	2b00      	cmp	r3, #0
 802964c:	f000 820b 	beq.w	8029a66 <_dtoa_r+0x4ae>
 8029650:	4628      	mov	r0, r5
 8029652:	3008      	adds	r0, #8
 8029654:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8029656:	6020      	str	r0, [r4, #0]
 8029658:	e7e4      	b.n	8029624 <_dtoa_r+0x6c>
 802965a:	f028 4800 	bic.w	r8, r8, #2147483648	; 0x80000000
 802965e:	2301      	movs	r3, #1
 8029660:	6023      	str	r3, [r4, #0]
 8029662:	46c3      	mov	fp, r8
 8029664:	e7c1      	b.n	80295ea <_dtoa_r+0x32>
 8029666:	ae1d      	add	r6, sp, #116	; 0x74
 8029668:	af1c      	add	r7, sp, #112	; 0x70
 802966a:	4652      	mov	r2, sl
 802966c:	9600      	str	r6, [sp, #0]
 802966e:	9701      	str	r7, [sp, #4]
 8029670:	4648      	mov	r0, r9
 8029672:	465b      	mov	r3, fp
 8029674:	f001 ff84 	bl	802b580 <__d2b>
 8029678:	f3c8 520a 	ubfx	r2, r8, #20, #11
 802967c:	900c      	str	r0, [sp, #48]	; 0x30
 802967e:	2a00      	cmp	r2, #0
 8029680:	f040 808c 	bne.w	802979c <_dtoa_r+0x1e4>
 8029684:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 8029686:	991d      	ldr	r1, [sp, #116]	; 0x74
 8029688:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 802968c:	187e      	adds	r6, r7, r1
 802968e:	429e      	cmp	r6, r3
 8029690:	f2c0 832d 	blt.w	8029cee <_dtoa_r+0x736>
 8029694:	f64f 450e 	movw	r5, #64526	; 0xfc0e
 8029698:	f6cf 75ff 	movt	r5, #65535	; 0xffff
 802969c:	1ba9      	subs	r1, r5, r6
 802969e:	f206 4212 	addw	r2, r6, #1042	; 0x412
 80296a2:	fa08 f301 	lsl.w	r3, r8, r1
 80296a6:	fa2a f002 	lsr.w	r0, sl, r2
 80296aa:	4318      	orrs	r0, r3
 80296ac:	f7fc fce6 	bl	802607c <__aeabi_ui2d>
 80296b0:	2401      	movs	r4, #1
 80296b2:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80296b6:	3e01      	subs	r6, #1
 80296b8:	940d      	str	r4, [sp, #52]	; 0x34
 80296ba:	2300      	movs	r3, #0
 80296bc:	2200      	movs	r2, #0
 80296be:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 80296c2:	f7fc fb9d 	bl	8025e00 <__aeabi_dsub>
 80296c6:	a372      	add	r3, pc, #456	; (adr r3, 8029890 <_dtoa_r+0x2d8>)
 80296c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80296cc:	f7fc fd4c 	bl	8026168 <__aeabi_dmul>
 80296d0:	a371      	add	r3, pc, #452	; (adr r3, 8029898 <_dtoa_r+0x2e0>)
 80296d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80296d6:	f7fc fb95 	bl	8025e04 <__adddf3>
 80296da:	4604      	mov	r4, r0
 80296dc:	4630      	mov	r0, r6
 80296de:	460d      	mov	r5, r1
 80296e0:	f7fc fcdc 	bl	802609c <__aeabi_i2d>
 80296e4:	a36e      	add	r3, pc, #440	; (adr r3, 80298a0 <_dtoa_r+0x2e8>)
 80296e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80296ea:	f7fc fd3d 	bl	8026168 <__aeabi_dmul>
 80296ee:	4602      	mov	r2, r0
 80296f0:	460b      	mov	r3, r1
 80296f2:	4620      	mov	r0, r4
 80296f4:	4629      	mov	r1, r5
 80296f6:	f7fc fb85 	bl	8025e04 <__adddf3>
 80296fa:	4604      	mov	r4, r0
 80296fc:	460d      	mov	r5, r1
 80296fe:	f7fc ffcd 	bl	802669c <__aeabi_d2iz>
 8029702:	4629      	mov	r1, r5
 8029704:	9009      	str	r0, [sp, #36]	; 0x24
 8029706:	2200      	movs	r2, #0
 8029708:	4620      	mov	r0, r4
 802970a:	2300      	movs	r3, #0
 802970c:	f7fc ff9e 	bl	802664c <__aeabi_dcmplt>
 8029710:	2800      	cmp	r0, #0
 8029712:	f040 82bf 	bne.w	8029c94 <_dtoa_r+0x6dc>
 8029716:	9809      	ldr	r0, [sp, #36]	; 0x24
 8029718:	2816      	cmp	r0, #22
 802971a:	f200 82b8 	bhi.w	8029c8e <_dtoa_r+0x6d6>
 802971e:	4c64      	ldr	r4, [pc, #400]	; (80298b0 <_dtoa_r+0x2f8>)
 8029720:	eb04 05c0 	add.w	r5, r4, r0, lsl #3
 8029724:	e9d5 0100 	ldrd	r0, r1, [r5]
 8029728:	4652      	mov	r2, sl
 802972a:	465b      	mov	r3, fp
 802972c:	f7fc ffac 	bl	8026688 <__aeabi_dcmpgt>
 8029730:	2800      	cmp	r0, #0
 8029732:	f000 82e4 	beq.w	8029cfe <_dtoa_r+0x746>
 8029736:	9909      	ldr	r1, [sp, #36]	; 0x24
 8029738:	2000      	movs	r0, #0
 802973a:	1e4b      	subs	r3, r1, #1
 802973c:	9309      	str	r3, [sp, #36]	; 0x24
 802973e:	9012      	str	r0, [sp, #72]	; 0x48
 8029740:	1bbe      	subs	r6, r7, r6
 8029742:	3e01      	subs	r6, #1
 8029744:	f100 82bd 	bmi.w	8029cc2 <_dtoa_r+0x70a>
 8029748:	2400      	movs	r4, #0
 802974a:	960a      	str	r6, [sp, #40]	; 0x28
 802974c:	940e      	str	r4, [sp, #56]	; 0x38
 802974e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8029750:	2900      	cmp	r1, #0
 8029752:	f2c0 82ad 	blt.w	8029cb0 <_dtoa_r+0x6f8>
 8029756:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8029758:	9111      	str	r1, [sp, #68]	; 0x44
 802975a:	186b      	adds	r3, r5, r1
 802975c:	2100      	movs	r1, #0
 802975e:	930a      	str	r3, [sp, #40]	; 0x28
 8029760:	9110      	str	r1, [sp, #64]	; 0x40
 8029762:	9828      	ldr	r0, [sp, #160]	; 0xa0
 8029764:	2809      	cmp	r0, #9
 8029766:	d82b      	bhi.n	80297c0 <_dtoa_r+0x208>
 8029768:	2805      	cmp	r0, #5
 802976a:	f341 8046 	ble.w	802a7fa <_dtoa_r+0x1242>
 802976e:	1f02      	subs	r2, r0, #4
 8029770:	9228      	str	r2, [sp, #160]	; 0xa0
 8029772:	2500      	movs	r5, #0
 8029774:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 8029776:	1ea3      	subs	r3, r4, #2
 8029778:	2b03      	cmp	r3, #3
 802977a:	d823      	bhi.n	80297c4 <_dtoa_r+0x20c>
 802977c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8029780:	0529053d 	.word	0x0529053d
 8029784:	053a0342 	.word	0x053a0342
 8029788:	4848      	ldr	r0, [pc, #288]	; (80298ac <_dtoa_r+0x2f4>)
 802978a:	494a      	ldr	r1, [pc, #296]	; (80298b4 <_dtoa_r+0x2fc>)
 802978c:	f3c8 0813 	ubfx	r8, r8, #0, #20
 8029790:	f1b8 0f00 	cmp.w	r8, #0
 8029794:	bf18      	it	ne
 8029796:	4601      	movne	r1, r0
 8029798:	9105      	str	r1, [sp, #20]
 802979a:	e751      	b.n	8029640 <_dtoa_r+0x88>
 802979c:	f02b 477f 	bic.w	r7, fp, #4278190080	; 0xff000000
 80297a0:	f427 0470 	bic.w	r4, r7, #15728640	; 0xf00000
 80297a4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80297a8:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80297ac:	2200      	movs	r2, #0
 80297ae:	4650      	mov	r0, sl
 80297b0:	f445 1140 	orr.w	r1, r5, #3145728	; 0x300000
 80297b4:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 80297b6:	920d      	str	r2, [sp, #52]	; 0x34
 80297b8:	e77f      	b.n	80296ba <_dtoa_r+0x102>
 80297ba:	4d3f      	ldr	r5, [pc, #252]	; (80298b8 <_dtoa_r+0x300>)
 80297bc:	9505      	str	r5, [sp, #20]
 80297be:	e731      	b.n	8029624 <_dtoa_r+0x6c>
 80297c0:	2500      	movs	r5, #0
 80297c2:	9528      	str	r5, [sp, #160]	; 0xa0
 80297c4:	2400      	movs	r4, #0
 80297c6:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
 80297ca:	4648      	mov	r0, r9
 80297cc:	4621      	mov	r1, r4
 80297ce:	f001 f90b 	bl	802a9e8 <_Balloc>
 80297d2:	f04f 33ff 	mov.w	r3, #4294967295
 80297d6:	9005      	str	r0, [sp, #20]
 80297d8:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 80297dc:	2001      	movs	r0, #1
 80297de:	930b      	str	r3, [sp, #44]	; 0x2c
 80297e0:	9313      	str	r3, [sp, #76]	; 0x4c
 80297e2:	9429      	str	r4, [sp, #164]	; 0xa4
 80297e4:	900f      	str	r0, [sp, #60]	; 0x3c
 80297e6:	991d      	ldr	r1, [sp, #116]	; 0x74
 80297e8:	2900      	cmp	r1, #0
 80297ea:	f2c0 813f 	blt.w	8029a6c <_dtoa_r+0x4b4>
 80297ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80297f0:	2a0e      	cmp	r2, #14
 80297f2:	f300 813b 	bgt.w	8029a6c <_dtoa_r+0x4b4>
 80297f6:	4d2e      	ldr	r5, [pc, #184]	; (80298b0 <_dtoa_r+0x2f8>)
 80297f8:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
 80297fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8029800:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8029804:	9929      	ldr	r1, [sp, #164]	; 0xa4
 8029806:	2900      	cmp	r1, #0
 8029808:	f2c0 84fa 	blt.w	802a200 <_dtoa_r+0xc48>
 802980c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8029810:	4650      	mov	r0, sl
 8029812:	4659      	mov	r1, fp
 8029814:	f7fc fdd2 	bl	80263bc <__aeabi_ddiv>
 8029818:	f7fc ff40 	bl	802669c <__aeabi_d2iz>
 802981c:	4606      	mov	r6, r0
 802981e:	f7fc fc3d 	bl	802609c <__aeabi_i2d>
 8029822:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8029826:	f7fc fc9f 	bl	8026168 <__aeabi_dmul>
 802982a:	4602      	mov	r2, r0
 802982c:	460b      	mov	r3, r1
 802982e:	4650      	mov	r0, sl
 8029830:	4659      	mov	r1, fp
 8029832:	f7fc fae5 	bl	8025e00 <__aeabi_dsub>
 8029836:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8029838:	f8dd 8014 	ldr.w	r8, [sp, #20]
 802983c:	f106 0230 	add.w	r2, r6, #48	; 0x30
 8029840:	2b01      	cmp	r3, #1
 8029842:	4604      	mov	r4, r0
 8029844:	460d      	mov	r5, r1
 8029846:	f808 2b01 	strb.w	r2, [r8], #1
 802984a:	f000 8091 	beq.w	8029970 <_dtoa_r+0x3b8>
 802984e:	2300      	movs	r3, #0
 8029850:	2200      	movs	r2, #0
 8029852:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8029856:	f7fc fc87 	bl	8026168 <__aeabi_dmul>
 802985a:	2200      	movs	r2, #0
 802985c:	2300      	movs	r3, #0
 802985e:	4604      	mov	r4, r0
 8029860:	460d      	mov	r5, r1
 8029862:	f7fc fee9 	bl	8026638 <__aeabi_dcmpeq>
 8029866:	2800      	cmp	r0, #0
 8029868:	f040 80c0 	bne.w	80299ec <_dtoa_r+0x434>
 802986c:	9f05      	ldr	r7, [sp, #20]
 802986e:	9e05      	ldr	r6, [sp, #20]
 8029870:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8029872:	3702      	adds	r7, #2
 8029874:	eb06 0b00 	add.w	fp, r6, r0
 8029878:	ebc7 010b 	rsb	r1, r7, fp
 802987c:	07c9      	lsls	r1, r1, #31
 802987e:	f100 80c7 	bmi.w	8029a10 <_dtoa_r+0x458>
 8029882:	f8cd b020 	str.w	fp, [sp, #32]
 8029886:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 802988a:	e04b      	b.n	8029924 <_dtoa_r+0x36c>
 802988c:	f3af 8000 	nop.w
 8029890:	636f4361 	.word	0x636f4361
 8029894:	3fd287a7 	.word	0x3fd287a7
 8029898:	8b60c8b3 	.word	0x8b60c8b3
 802989c:	3fc68a28 	.word	0x3fc68a28
 80298a0:	509f79fb 	.word	0x509f79fb
 80298a4:	3fd34413 	.word	0x3fd34413
 80298a8:	0802d609 	.word	0x0802d609
 80298ac:	0802d638 	.word	0x0802d638
 80298b0:	0802d658 	.word	0x0802d658
 80298b4:	0802d62c 	.word	0x0802d62c
 80298b8:	0802d608 	.word	0x0802d608
 80298bc:	f7fc fc54 	bl	8026168 <__aeabi_dmul>
 80298c0:	2200      	movs	r2, #0
 80298c2:	2300      	movs	r3, #0
 80298c4:	4604      	mov	r4, r0
 80298c6:	460d      	mov	r5, r1
 80298c8:	f7fc feb6 	bl	8026638 <__aeabi_dcmpeq>
 80298cc:	4652      	mov	r2, sl
 80298ce:	465b      	mov	r3, fp
 80298d0:	2800      	cmp	r0, #0
 80298d2:	f040 808b 	bne.w	80299ec <_dtoa_r+0x434>
 80298d6:	4620      	mov	r0, r4
 80298d8:	4629      	mov	r1, r5
 80298da:	f7fc fd6f 	bl	80263bc <__aeabi_ddiv>
 80298de:	f7fc fedd 	bl	802669c <__aeabi_d2iz>
 80298e2:	4606      	mov	r6, r0
 80298e4:	f7fc fbda 	bl	802609c <__aeabi_i2d>
 80298e8:	4652      	mov	r2, sl
 80298ea:	465b      	mov	r3, fp
 80298ec:	f7fc fc3c 	bl	8026168 <__aeabi_dmul>
 80298f0:	4602      	mov	r2, r0
 80298f2:	460b      	mov	r3, r1
 80298f4:	4620      	mov	r0, r4
 80298f6:	4629      	mov	r1, r5
 80298f8:	f7fc fa82 	bl	8025e00 <__aeabi_dsub>
 80298fc:	3630      	adds	r6, #48	; 0x30
 80298fe:	2300      	movs	r3, #0
 8029900:	2200      	movs	r2, #0
 8029902:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8029906:	f807 6c01 	strb.w	r6, [r7, #-1]
 802990a:	f7fc fc2d 	bl	8026168 <__aeabi_dmul>
 802990e:	2200      	movs	r2, #0
 8029910:	2300      	movs	r3, #0
 8029912:	46b8      	mov	r8, r7
 8029914:	4604      	mov	r4, r0
 8029916:	460d      	mov	r5, r1
 8029918:	f107 0701 	add.w	r7, r7, #1
 802991c:	f7fc fe8c 	bl	8026638 <__aeabi_dcmpeq>
 8029920:	2800      	cmp	r0, #0
 8029922:	d163      	bne.n	80299ec <_dtoa_r+0x434>
 8029924:	4652      	mov	r2, sl
 8029926:	465b      	mov	r3, fp
 8029928:	4620      	mov	r0, r4
 802992a:	4629      	mov	r1, r5
 802992c:	f7fc fd46 	bl	80263bc <__aeabi_ddiv>
 8029930:	f7fc feb4 	bl	802669c <__aeabi_d2iz>
 8029934:	4606      	mov	r6, r0
 8029936:	f7fc fbb1 	bl	802609c <__aeabi_i2d>
 802993a:	4652      	mov	r2, sl
 802993c:	465b      	mov	r3, fp
 802993e:	f7fc fc13 	bl	8026168 <__aeabi_dmul>
 8029942:	4602      	mov	r2, r0
 8029944:	460b      	mov	r3, r1
 8029946:	4620      	mov	r0, r4
 8029948:	4629      	mov	r1, r5
 802994a:	f7fc fa59 	bl	8025e00 <__aeabi_dsub>
 802994e:	f8dd c020 	ldr.w	ip, [sp, #32]
 8029952:	2300      	movs	r3, #0
 8029954:	f106 0830 	add.w	r8, r6, #48	; 0x30
 8029958:	2200      	movs	r2, #0
 802995a:	4567      	cmp	r7, ip
 802995c:	f807 8c01 	strb.w	r8, [r7, #-1]
 8029960:	4604      	mov	r4, r0
 8029962:	46b8      	mov	r8, r7
 8029964:	460d      	mov	r5, r1
 8029966:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802996a:	f107 0701 	add.w	r7, r7, #1
 802996e:	d1a5      	bne.n	80298bc <_dtoa_r+0x304>
 8029970:	4622      	mov	r2, r4
 8029972:	462b      	mov	r3, r5
 8029974:	4620      	mov	r0, r4
 8029976:	4629      	mov	r1, r5
 8029978:	f7fc fa44 	bl	8025e04 <__adddf3>
 802997c:	4604      	mov	r4, r0
 802997e:	460d      	mov	r5, r1
 8029980:	4622      	mov	r2, r4
 8029982:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8029986:	462b      	mov	r3, r5
 8029988:	f7fc fe60 	bl	802664c <__aeabi_dcmplt>
 802998c:	b940      	cbnz	r0, 80299a0 <_dtoa_r+0x3e8>
 802998e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8029992:	4622      	mov	r2, r4
 8029994:	462b      	mov	r3, r5
 8029996:	f7fc fe4f 	bl	8026638 <__aeabi_dcmpeq>
 802999a:	b338      	cbz	r0, 80299ec <_dtoa_r+0x434>
 802999c:	07f4      	lsls	r4, r6, #31
 802999e:	d525      	bpl.n	80299ec <_dtoa_r+0x434>
 80299a0:	f818 bc01 	ldrb.w	fp, [r8, #-1]
 80299a4:	9a05      	ldr	r2, [sp, #20]
 80299a6:	43d3      	mvns	r3, r2
 80299a8:	eb08 0003 	add.w	r0, r8, r3
 80299ac:	07c0      	lsls	r0, r0, #31
 80299ae:	f100 84fd 	bmi.w	802a3ac <_dtoa_r+0xdf4>
 80299b2:	4614      	mov	r4, r2
 80299b4:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 80299b8:	f108 31ff 	add.w	r1, r8, #4294967295
 80299bc:	d112      	bne.n	80299e4 <_dtoa_r+0x42c>
 80299be:	428c      	cmp	r4, r1
 80299c0:	f000 8537 	beq.w	802a432 <_dtoa_r+0xe7a>
 80299c4:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 80299c8:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 80299cc:	4688      	mov	r8, r1
 80299ce:	f101 31ff 	add.w	r1, r1, #4294967295
 80299d2:	d107      	bne.n	80299e4 <_dtoa_r+0x42c>
 80299d4:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 80299d8:	4688      	mov	r8, r1
 80299da:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 80299de:	f108 31ff 	add.w	r1, r8, #4294967295
 80299e2:	d0ec      	beq.n	80299be <_dtoa_r+0x406>
 80299e4:	f10b 0501 	add.w	r5, fp, #1
 80299e8:	b2ea      	uxtb	r2, r5
 80299ea:	700a      	strb	r2, [r1, #0]
 80299ec:	4648      	mov	r0, r9
 80299ee:	990c      	ldr	r1, [sp, #48]	; 0x30
 80299f0:	f001 f820 	bl	802aa34 <_Bfree>
 80299f4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80299f6:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 80299f8:	1c6b      	adds	r3, r5, #1
 80299fa:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 80299fc:	2200      	movs	r2, #0
 80299fe:	f888 2000 	strb.w	r2, [r8]
 8029a02:	602b      	str	r3, [r5, #0]
 8029a04:	2c00      	cmp	r4, #0
 8029a06:	f43f ae0d 	beq.w	8029624 <_dtoa_r+0x6c>
 8029a0a:	f8c4 8000 	str.w	r8, [r4]
 8029a0e:	e609      	b.n	8029624 <_dtoa_r+0x6c>
 8029a10:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8029a14:	4620      	mov	r0, r4
 8029a16:	4629      	mov	r1, r5
 8029a18:	f7fc fcd0 	bl	80263bc <__aeabi_ddiv>
 8029a1c:	f7fc fe3e 	bl	802669c <__aeabi_d2iz>
 8029a20:	4606      	mov	r6, r0
 8029a22:	f7fc fb3b 	bl	802609c <__aeabi_i2d>
 8029a26:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8029a2a:	f7fc fb9d 	bl	8026168 <__aeabi_dmul>
 8029a2e:	4602      	mov	r2, r0
 8029a30:	460b      	mov	r3, r1
 8029a32:	4620      	mov	r0, r4
 8029a34:	4629      	mov	r1, r5
 8029a36:	f7fc f9e3 	bl	8025e00 <__aeabi_dsub>
 8029a3a:	3630      	adds	r6, #48	; 0x30
 8029a3c:	2300      	movs	r3, #0
 8029a3e:	2200      	movs	r2, #0
 8029a40:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8029a44:	f807 6c01 	strb.w	r6, [r7, #-1]
 8029a48:	f7fc fb8e 	bl	8026168 <__aeabi_dmul>
 8029a4c:	46b8      	mov	r8, r7
 8029a4e:	9f05      	ldr	r7, [sp, #20]
 8029a50:	2200      	movs	r2, #0
 8029a52:	2300      	movs	r3, #0
 8029a54:	4604      	mov	r4, r0
 8029a56:	460d      	mov	r5, r1
 8029a58:	3703      	adds	r7, #3
 8029a5a:	f7fc fded 	bl	8026638 <__aeabi_dcmpeq>
 8029a5e:	2800      	cmp	r0, #0
 8029a60:	f43f af0f 	beq.w	8029882 <_dtoa_r+0x2ca>
 8029a64:	e7c2      	b.n	80299ec <_dtoa_r+0x434>
 8029a66:	9a05      	ldr	r2, [sp, #20]
 8029a68:	1cd0      	adds	r0, r2, #3
 8029a6a:	e5f3      	b.n	8029654 <_dtoa_r+0x9c>
 8029a6c:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8029a6e:	2f00      	cmp	r7, #0
 8029a70:	f000 812c 	beq.w	8029ccc <_dtoa_r+0x714>
 8029a74:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 8029a76:	2c01      	cmp	r4, #1
 8029a78:	f340 83f2 	ble.w	802a260 <_dtoa_r+0xca8>
 8029a7c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8029a7e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8029a80:	1e41      	subs	r1, r0, #1
 8029a82:	428a      	cmp	r2, r1
 8029a84:	f2c0 84e0 	blt.w	802a448 <_dtoa_r+0xe90>
 8029a88:	1a55      	subs	r5, r2, r1
 8029a8a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8029a8c:	2800      	cmp	r0, #0
 8029a8e:	f2c0 8630 	blt.w	802a6f2 <_dtoa_r+0x113a>
 8029a92:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8029a94:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8029a96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8029a98:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 8029a9c:	19da      	adds	r2, r3, r7
 8029a9e:	eb0e 0807 	add.w	r8, lr, r7
 8029aa2:	4648      	mov	r0, r9
 8029aa4:	2101      	movs	r1, #1
 8029aa6:	920e      	str	r2, [sp, #56]	; 0x38
 8029aa8:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8029aac:	f001 f934 	bl	802ad18 <__i2b>
 8029ab0:	900d      	str	r0, [sp, #52]	; 0x34
 8029ab2:	b164      	cbz	r4, 8029ace <_dtoa_r+0x516>
 8029ab4:	980a      	ldr	r0, [sp, #40]	; 0x28
 8029ab6:	2800      	cmp	r0, #0
 8029ab8:	dd09      	ble.n	8029ace <_dtoa_r+0x516>
 8029aba:	990e      	ldr	r1, [sp, #56]	; 0x38
 8029abc:	4607      	mov	r7, r0
 8029abe:	42a7      	cmp	r7, r4
 8029ac0:	bfa8      	it	ge
 8029ac2:	4627      	movge	r7, r4
 8029ac4:	1bcb      	subs	r3, r1, r7
 8029ac6:	1bc2      	subs	r2, r0, r7
 8029ac8:	930e      	str	r3, [sp, #56]	; 0x38
 8029aca:	1be4      	subs	r4, r4, r7
 8029acc:	920a      	str	r2, [sp, #40]	; 0x28
 8029ace:	9810      	ldr	r0, [sp, #64]	; 0x40
 8029ad0:	2800      	cmp	r0, #0
 8029ad2:	dd1a      	ble.n	8029b0a <_dtoa_r+0x552>
 8029ad4:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8029ad6:	2f00      	cmp	r7, #0
 8029ad8:	f000 84a3 	beq.w	802a422 <_dtoa_r+0xe6a>
 8029adc:	2d00      	cmp	r5, #0
 8029ade:	dd10      	ble.n	8029b02 <_dtoa_r+0x54a>
 8029ae0:	990d      	ldr	r1, [sp, #52]	; 0x34
 8029ae2:	462a      	mov	r2, r5
 8029ae4:	4648      	mov	r0, r9
 8029ae6:	f001 fa89 	bl	802affc <__pow5mult>
 8029aea:	900d      	str	r0, [sp, #52]	; 0x34
 8029aec:	990d      	ldr	r1, [sp, #52]	; 0x34
 8029aee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8029af0:	4648      	mov	r0, r9
 8029af2:	f001 f91b 	bl	802ad2c <__multiply>
 8029af6:	990c      	ldr	r1, [sp, #48]	; 0x30
 8029af8:	4606      	mov	r6, r0
 8029afa:	4648      	mov	r0, r9
 8029afc:	f000 ff9a 	bl	802aa34 <_Bfree>
 8029b00:	960c      	str	r6, [sp, #48]	; 0x30
 8029b02:	9910      	ldr	r1, [sp, #64]	; 0x40
 8029b04:	1b4a      	subs	r2, r1, r5
 8029b06:	f040 83a5 	bne.w	802a254 <_dtoa_r+0xc9c>
 8029b0a:	2101      	movs	r1, #1
 8029b0c:	4648      	mov	r0, r9
 8029b0e:	f001 f903 	bl	802ad18 <__i2b>
 8029b12:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8029b14:	2d00      	cmp	r5, #0
 8029b16:	4607      	mov	r7, r0
 8029b18:	dd05      	ble.n	8029b26 <_dtoa_r+0x56e>
 8029b1a:	4639      	mov	r1, r7
 8029b1c:	4648      	mov	r0, r9
 8029b1e:	462a      	mov	r2, r5
 8029b20:	f001 fa6c 	bl	802affc <__pow5mult>
 8029b24:	4607      	mov	r7, r0
 8029b26:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8029b28:	2b01      	cmp	r3, #1
 8029b2a:	f340 8152 	ble.w	8029dd2 <_dtoa_r+0x81a>
 8029b2e:	2500      	movs	r5, #0
 8029b30:	9911      	ldr	r1, [sp, #68]	; 0x44
 8029b32:	2900      	cmp	r1, #0
 8029b34:	f040 8413 	bne.w	802a35e <_dtoa_r+0xda6>
 8029b38:	2301      	movs	r3, #1
 8029b3a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8029b3c:	185b      	adds	r3, r3, r1
 8029b3e:	f013 001f 	ands.w	r0, r3, #31
 8029b42:	f000 80c8 	beq.w	8029cd6 <_dtoa_r+0x71e>
 8029b46:	f1c0 0320 	rsb	r3, r0, #32
 8029b4a:	2b04      	cmp	r3, #4
 8029b4c:	f340 8658 	ble.w	802a800 <_dtoa_r+0x1248>
 8029b50:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8029b52:	f1c0 031c 	rsb	r3, r0, #28
 8029b56:	18d0      	adds	r0, r2, r3
 8029b58:	18c9      	adds	r1, r1, r3
 8029b5a:	900e      	str	r0, [sp, #56]	; 0x38
 8029b5c:	18e4      	adds	r4, r4, r3
 8029b5e:	910a      	str	r1, [sp, #40]	; 0x28
 8029b60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8029b62:	2b00      	cmp	r3, #0
 8029b64:	dd05      	ble.n	8029b72 <_dtoa_r+0x5ba>
 8029b66:	4648      	mov	r0, r9
 8029b68:	990c      	ldr	r1, [sp, #48]	; 0x30
 8029b6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8029b6c:	f001 fa90 	bl	802b090 <__lshift>
 8029b70:	900c      	str	r0, [sp, #48]	; 0x30
 8029b72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8029b74:	2a00      	cmp	r2, #0
 8029b76:	dd04      	ble.n	8029b82 <_dtoa_r+0x5ca>
 8029b78:	4639      	mov	r1, r7
 8029b7a:	4648      	mov	r0, r9
 8029b7c:	f001 fa88 	bl	802b090 <__lshift>
 8029b80:	4607      	mov	r7, r0
 8029b82:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8029b84:	2a00      	cmp	r2, #0
 8029b86:	f040 83cf 	bne.w	802a328 <_dtoa_r+0xd70>
 8029b8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8029b8c:	2b00      	cmp	r3, #0
 8029b8e:	f340 83f0 	ble.w	802a372 <_dtoa_r+0xdba>
 8029b92:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8029b94:	2800      	cmp	r0, #0
 8029b96:	f040 80b4 	bne.w	8029d02 <_dtoa_r+0x74a>
 8029b9a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8029b9c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8029b9e:	07e2      	lsls	r2, r4, #31
 8029ba0:	f140 83a0 	bpl.w	802a2e4 <_dtoa_r+0xd2c>
 8029ba4:	46a2      	mov	sl, r4
 8029ba6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8029ba8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8029bac:	e010      	b.n	8029bd0 <_dtoa_r+0x618>
 8029bae:	f000 ff4b 	bl	802aa48 <__multadd>
 8029bb2:	4639      	mov	r1, r7
 8029bb4:	4606      	mov	r6, r0
 8029bb6:	f7ff fb87 	bl	80292c8 <quorem>
 8029bba:	3030      	adds	r0, #48	; 0x30
 8029bbc:	f808 0004 	strb.w	r0, [r8, r4]
 8029bc0:	4631      	mov	r1, r6
 8029bc2:	4648      	mov	r0, r9
 8029bc4:	220a      	movs	r2, #10
 8029bc6:	2300      	movs	r3, #0
 8029bc8:	f000 ff3e 	bl	802aa48 <__multadd>
 8029bcc:	1c65      	adds	r5, r4, #1
 8029bce:	4606      	mov	r6, r0
 8029bd0:	4639      	mov	r1, r7
 8029bd2:	4630      	mov	r0, r6
 8029bd4:	f7ff fb78 	bl	80292c8 <quorem>
 8029bd8:	1c6c      	adds	r4, r5, #1
 8029bda:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 8029bde:	220a      	movs	r2, #10
 8029be0:	2300      	movs	r3, #0
 8029be2:	45a2      	cmp	sl, r4
 8029be4:	4631      	mov	r1, r6
 8029be6:	4648      	mov	r0, r9
 8029be8:	f808 b005 	strb.w	fp, [r8, r5]
 8029bec:	dcdf      	bgt.n	8029bae <_dtoa_r+0x5f6>
 8029bee:	960c      	str	r6, [sp, #48]	; 0x30
 8029bf0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8029bf4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8029bf6:	2500      	movs	r5, #0
 8029bf8:	2a01      	cmp	r2, #1
 8029bfa:	bfac      	ite	ge
 8029bfc:	4490      	addge	r8, r2
 8029bfe:	f108 0801 	addlt.w	r8, r8, #1
 8029c02:	2201      	movs	r2, #1
 8029c04:	990c      	ldr	r1, [sp, #48]	; 0x30
 8029c06:	4648      	mov	r0, r9
 8029c08:	f001 fa42 	bl	802b090 <__lshift>
 8029c0c:	4639      	mov	r1, r7
 8029c0e:	900c      	str	r0, [sp, #48]	; 0x30
 8029c10:	f001 fb02 	bl	802b218 <__mcmp>
 8029c14:	2800      	cmp	r0, #0
 8029c16:	f340 8449 	ble.w	802a4ac <_dtoa_r+0xef4>
 8029c1a:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8029c1e:	9805      	ldr	r0, [sp, #20]
 8029c20:	43c3      	mvns	r3, r0
 8029c22:	eb08 0103 	add.w	r1, r8, r3
 8029c26:	07cb      	lsls	r3, r1, #31
 8029c28:	d507      	bpl.n	8029c3a <_dtoa_r+0x682>
 8029c2a:	2a39      	cmp	r2, #57	; 0x39
 8029c2c:	f108 34ff 	add.w	r4, r8, #4294967295
 8029c30:	d118      	bne.n	8029c64 <_dtoa_r+0x6ac>
 8029c32:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8029c36:	9805      	ldr	r0, [sp, #20]
 8029c38:	46a0      	mov	r8, r4
 8029c3a:	2a39      	cmp	r2, #57	; 0x39
 8029c3c:	f108 34ff 	add.w	r4, r8, #4294967295
 8029c40:	d110      	bne.n	8029c64 <_dtoa_r+0x6ac>
 8029c42:	42a0      	cmp	r0, r4
 8029c44:	f000 8369 	beq.w	802a31a <_dtoa_r+0xd62>
 8029c48:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8029c4c:	2a39      	cmp	r2, #57	; 0x39
 8029c4e:	46a0      	mov	r8, r4
 8029c50:	f104 34ff 	add.w	r4, r4, #4294967295
 8029c54:	d106      	bne.n	8029c64 <_dtoa_r+0x6ac>
 8029c56:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8029c5a:	46a0      	mov	r8, r4
 8029c5c:	2a39      	cmp	r2, #57	; 0x39
 8029c5e:	f108 34ff 	add.w	r4, r8, #4294967295
 8029c62:	d0ee      	beq.n	8029c42 <_dtoa_r+0x68a>
 8029c64:	3201      	adds	r2, #1
 8029c66:	7022      	strb	r2, [r4, #0]
 8029c68:	4648      	mov	r0, r9
 8029c6a:	4639      	mov	r1, r7
 8029c6c:	f000 fee2 	bl	802aa34 <_Bfree>
 8029c70:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8029c72:	2a00      	cmp	r2, #0
 8029c74:	f43f aeba 	beq.w	80299ec <_dtoa_r+0x434>
 8029c78:	2d00      	cmp	r5, #0
 8029c7a:	f000 82e5 	beq.w	802a248 <_dtoa_r+0xc90>
 8029c7e:	4295      	cmp	r5, r2
 8029c80:	f000 82e2 	beq.w	802a248 <_dtoa_r+0xc90>
 8029c84:	4648      	mov	r0, r9
 8029c86:	4629      	mov	r1, r5
 8029c88:	f000 fed4 	bl	802aa34 <_Bfree>
 8029c8c:	e2dc      	b.n	802a248 <_dtoa_r+0xc90>
 8029c8e:	2201      	movs	r2, #1
 8029c90:	9212      	str	r2, [sp, #72]	; 0x48
 8029c92:	e555      	b.n	8029740 <_dtoa_r+0x188>
 8029c94:	9809      	ldr	r0, [sp, #36]	; 0x24
 8029c96:	f7fc fa01 	bl	802609c <__aeabi_i2d>
 8029c9a:	4622      	mov	r2, r4
 8029c9c:	462b      	mov	r3, r5
 8029c9e:	f7fc fccb 	bl	8026638 <__aeabi_dcmpeq>
 8029ca2:	2800      	cmp	r0, #0
 8029ca4:	f47f ad37 	bne.w	8029716 <_dtoa_r+0x15e>
 8029ca8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8029caa:	1e4b      	subs	r3, r1, #1
 8029cac:	9309      	str	r3, [sp, #36]	; 0x24
 8029cae:	e532      	b.n	8029716 <_dtoa_r+0x15e>
 8029cb0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8029cb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8029cb4:	2400      	movs	r4, #0
 8029cb6:	1ae8      	subs	r0, r5, r3
 8029cb8:	425a      	negs	r2, r3
 8029cba:	900e      	str	r0, [sp, #56]	; 0x38
 8029cbc:	9210      	str	r2, [sp, #64]	; 0x40
 8029cbe:	9411      	str	r4, [sp, #68]	; 0x44
 8029cc0:	e54f      	b.n	8029762 <_dtoa_r+0x1aa>
 8029cc2:	4276      	negs	r6, r6
 8029cc4:	2200      	movs	r2, #0
 8029cc6:	960e      	str	r6, [sp, #56]	; 0x38
 8029cc8:	920a      	str	r2, [sp, #40]	; 0x28
 8029cca:	e540      	b.n	802974e <_dtoa_r+0x196>
 8029ccc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8029cce:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8029cd0:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8029cd2:	930d      	str	r3, [sp, #52]	; 0x34
 8029cd4:	e6ed      	b.n	8029ab2 <_dtoa_r+0x4fa>
 8029cd6:	221c      	movs	r2, #28
 8029cd8:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 8029cdc:	990a      	ldr	r1, [sp, #40]	; 0x28
 8029cde:	eb0c 0e02 	add.w	lr, ip, r2
 8029ce2:	1888      	adds	r0, r1, r2
 8029ce4:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 8029ce8:	18a4      	adds	r4, r4, r2
 8029cea:	900a      	str	r0, [sp, #40]	; 0x28
 8029cec:	e738      	b.n	8029b60 <_dtoa_r+0x5a8>
 8029cee:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 8029cf2:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 8029cf6:	1b84      	subs	r4, r0, r6
 8029cf8:	fa0a f004 	lsl.w	r0, sl, r4
 8029cfc:	e4d6      	b.n	80296ac <_dtoa_r+0xf4>
 8029cfe:	9012      	str	r0, [sp, #72]	; 0x48
 8029d00:	e51e      	b.n	8029740 <_dtoa_r+0x188>
 8029d02:	2c00      	cmp	r4, #0
 8029d04:	dd05      	ble.n	8029d12 <_dtoa_r+0x75a>
 8029d06:	4648      	mov	r0, r9
 8029d08:	990d      	ldr	r1, [sp, #52]	; 0x34
 8029d0a:	4622      	mov	r2, r4
 8029d0c:	f001 f9c0 	bl	802b090 <__lshift>
 8029d10:	900d      	str	r0, [sp, #52]	; 0x34
 8029d12:	2d00      	cmp	r5, #0
 8029d14:	f040 8402 	bne.w	802a51c <_dtoa_r+0xf64>
 8029d18:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8029d1a:	9d05      	ldr	r5, [sp, #20]
 8029d1c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8029d1e:	9a05      	ldr	r2, [sp, #20]
 8029d20:	1829      	adds	r1, r5, r0
 8029d22:	f00a 0301 	and.w	r3, sl, #1
 8029d26:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8029d28:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8029d2c:	910a      	str	r1, [sp, #40]	; 0x28
 8029d2e:	1c54      	adds	r4, r2, #1
 8029d30:	930b      	str	r3, [sp, #44]	; 0x2c
 8029d32:	4639      	mov	r1, r7
 8029d34:	4650      	mov	r0, sl
 8029d36:	f7ff fac7 	bl	80292c8 <quorem>
 8029d3a:	4629      	mov	r1, r5
 8029d3c:	4680      	mov	r8, r0
 8029d3e:	4650      	mov	r0, sl
 8029d40:	f001 fa6a 	bl	802b218 <__mcmp>
 8029d44:	4639      	mov	r1, r7
 8029d46:	4632      	mov	r2, r6
 8029d48:	4683      	mov	fp, r0
 8029d4a:	4648      	mov	r0, r9
 8029d4c:	f001 fa92 	bl	802b274 <__mdiff>
 8029d50:	4602      	mov	r2, r0
 8029d52:	1e60      	subs	r0, r4, #1
 8029d54:	68d1      	ldr	r1, [r2, #12]
 8029d56:	9008      	str	r0, [sp, #32]
 8029d58:	f108 0c30 	add.w	ip, r8, #48	; 0x30
 8029d5c:	2900      	cmp	r1, #0
 8029d5e:	f000 8288 	beq.w	802a272 <_dtoa_r+0xcba>
 8029d62:	4648      	mov	r0, r9
 8029d64:	4611      	mov	r1, r2
 8029d66:	f8cd c00c 	str.w	ip, [sp, #12]
 8029d6a:	f000 fe63 	bl	802aa34 <_Bfree>
 8029d6e:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8029d72:	2301      	movs	r3, #1
 8029d74:	f1bb 0f00 	cmp.w	fp, #0
 8029d78:	f2c0 8378 	blt.w	802a46c <_dtoa_r+0xeb4>
 8029d7c:	d105      	bne.n	8029d8a <_dtoa_r+0x7d2>
 8029d7e:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8029d80:	b91a      	cbnz	r2, 8029d8a <_dtoa_r+0x7d2>
 8029d82:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8029d84:	2800      	cmp	r0, #0
 8029d86:	f000 8371 	beq.w	802a46c <_dtoa_r+0xeb4>
 8029d8a:	2b00      	cmp	r3, #0
 8029d8c:	f300 83de 	bgt.w	802a54c <_dtoa_r+0xf94>
 8029d90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8029d92:	f804 cc01 	strb.w	ip, [r4, #-1]
 8029d96:	429c      	cmp	r4, r3
 8029d98:	46a0      	mov	r8, r4
 8029d9a:	f000 83e6 	beq.w	802a56a <_dtoa_r+0xfb2>
 8029d9e:	4651      	mov	r1, sl
 8029da0:	220a      	movs	r2, #10
 8029da2:	2300      	movs	r3, #0
 8029da4:	4648      	mov	r0, r9
 8029da6:	f000 fe4f 	bl	802aa48 <__multadd>
 8029daa:	42b5      	cmp	r5, r6
 8029dac:	4682      	mov	sl, r0
 8029dae:	f000 828f 	beq.w	802a2d0 <_dtoa_r+0xd18>
 8029db2:	4629      	mov	r1, r5
 8029db4:	220a      	movs	r2, #10
 8029db6:	2300      	movs	r3, #0
 8029db8:	4648      	mov	r0, r9
 8029dba:	f000 fe45 	bl	802aa48 <__multadd>
 8029dbe:	4631      	mov	r1, r6
 8029dc0:	4605      	mov	r5, r0
 8029dc2:	220a      	movs	r2, #10
 8029dc4:	4648      	mov	r0, r9
 8029dc6:	2300      	movs	r3, #0
 8029dc8:	f000 fe3e 	bl	802aa48 <__multadd>
 8029dcc:	3401      	adds	r4, #1
 8029dce:	4606      	mov	r6, r0
 8029dd0:	e7af      	b.n	8029d32 <_dtoa_r+0x77a>
 8029dd2:	f1ba 0f00 	cmp.w	sl, #0
 8029dd6:	f47f aeaa 	bne.w	8029b2e <_dtoa_r+0x576>
 8029dda:	f3cb 0213 	ubfx	r2, fp, #0, #20
 8029dde:	4658      	mov	r0, fp
 8029de0:	2a00      	cmp	r2, #0
 8029de2:	f040 8494 	bne.w	802a70e <_dtoa_r+0x1156>
 8029de6:	2500      	movs	r5, #0
 8029de8:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
 8029dec:	4005      	ands	r5, r0
 8029dee:	2d00      	cmp	r5, #0
 8029df0:	f43f ae9e 	beq.w	8029b30 <_dtoa_r+0x578>
 8029df4:	990e      	ldr	r1, [sp, #56]	; 0x38
 8029df6:	980a      	ldr	r0, [sp, #40]	; 0x28
 8029df8:	1c4b      	adds	r3, r1, #1
 8029dfa:	1c42      	adds	r2, r0, #1
 8029dfc:	930e      	str	r3, [sp, #56]	; 0x38
 8029dfe:	920a      	str	r2, [sp, #40]	; 0x28
 8029e00:	2501      	movs	r5, #1
 8029e02:	e695      	b.n	8029b30 <_dtoa_r+0x578>
 8029e04:	2101      	movs	r1, #1
 8029e06:	910f      	str	r1, [sp, #60]	; 0x3c
 8029e08:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8029e0a:	2b00      	cmp	r3, #0
 8029e0c:	f340 8329 	ble.w	802a462 <_dtoa_r+0xeaa>
 8029e10:	461c      	mov	r4, r3
 8029e12:	9313      	str	r3, [sp, #76]	; 0x4c
 8029e14:	930b      	str	r3, [sp, #44]	; 0x2c
 8029e16:	2100      	movs	r1, #0
 8029e18:	2c17      	cmp	r4, #23
 8029e1a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8029e1e:	d90a      	bls.n	8029e36 <_dtoa_r+0x87e>
 8029e20:	2201      	movs	r2, #1
 8029e22:	2304      	movs	r3, #4
 8029e24:	005b      	lsls	r3, r3, #1
 8029e26:	f103 0014 	add.w	r0, r3, #20
 8029e2a:	4611      	mov	r1, r2
 8029e2c:	3201      	adds	r2, #1
 8029e2e:	42a0      	cmp	r0, r4
 8029e30:	d9f8      	bls.n	8029e24 <_dtoa_r+0x86c>
 8029e32:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8029e36:	4648      	mov	r0, r9
 8029e38:	f000 fdd6 	bl	802a9e8 <_Balloc>
 8029e3c:	2c0e      	cmp	r4, #14
 8029e3e:	9005      	str	r0, [sp, #20]
 8029e40:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 8029e44:	f63f accf 	bhi.w	80297e6 <_dtoa_r+0x22e>
 8029e48:	2d00      	cmp	r5, #0
 8029e4a:	f43f accc 	beq.w	80297e6 <_dtoa_r+0x22e>
 8029e4e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8029e50:	2f00      	cmp	r7, #0
 8029e52:	e9cd ab14 	strd	sl, fp, [sp, #80]	; 0x50
 8029e56:	f340 833d 	ble.w	802a4d4 <_dtoa_r+0xf1c>
 8029e5a:	489a      	ldr	r0, [pc, #616]	; (802a0c4 <_dtoa_r+0xb0c>)
 8029e5c:	f007 060f 	and.w	r6, r7, #15
 8029e60:	eb00 01c6 	add.w	r1, r0, r6, lsl #3
 8029e64:	113e      	asrs	r6, r7, #4
 8029e66:	e9d1 4500 	ldrd	r4, r5, [r1]
 8029e6a:	06f1      	lsls	r1, r6, #27
 8029e6c:	f140 82f5 	bpl.w	802a45a <_dtoa_r+0xea2>
 8029e70:	4f95      	ldr	r7, [pc, #596]	; (802a0c8 <_dtoa_r+0xb10>)
 8029e72:	4650      	mov	r0, sl
 8029e74:	4659      	mov	r1, fp
 8029e76:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8029e7a:	f7fc fa9f 	bl	80263bc <__aeabi_ddiv>
 8029e7e:	f006 060f 	and.w	r6, r6, #15
 8029e82:	4682      	mov	sl, r0
 8029e84:	468b      	mov	fp, r1
 8029e86:	2703      	movs	r7, #3
 8029e88:	b186      	cbz	r6, 8029eac <_dtoa_r+0x8f4>
 8029e8a:	f8df 823c 	ldr.w	r8, [pc, #572]	; 802a0c8 <_dtoa_r+0xb10>
 8029e8e:	4620      	mov	r0, r4
 8029e90:	4629      	mov	r1, r5
 8029e92:	07f2      	lsls	r2, r6, #31
 8029e94:	d504      	bpl.n	8029ea0 <_dtoa_r+0x8e8>
 8029e96:	e9d8 2300 	ldrd	r2, r3, [r8]
 8029e9a:	f7fc f965 	bl	8026168 <__aeabi_dmul>
 8029e9e:	3701      	adds	r7, #1
 8029ea0:	1076      	asrs	r6, r6, #1
 8029ea2:	f108 0808 	add.w	r8, r8, #8
 8029ea6:	d1f4      	bne.n	8029e92 <_dtoa_r+0x8da>
 8029ea8:	4604      	mov	r4, r0
 8029eaa:	460d      	mov	r5, r1
 8029eac:	4650      	mov	r0, sl
 8029eae:	4659      	mov	r1, fp
 8029eb0:	4622      	mov	r2, r4
 8029eb2:	462b      	mov	r3, r5
 8029eb4:	f7fc fa82 	bl	80263bc <__aeabi_ddiv>
 8029eb8:	4682      	mov	sl, r0
 8029eba:	468b      	mov	fp, r1
 8029ebc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8029ebe:	b153      	cbz	r3, 8029ed6 <_dtoa_r+0x91e>
 8029ec0:	2300      	movs	r3, #0
 8029ec2:	4650      	mov	r0, sl
 8029ec4:	4659      	mov	r1, fp
 8029ec6:	2200      	movs	r2, #0
 8029ec8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8029ecc:	f7fc fbbe 	bl	802664c <__aeabi_dcmplt>
 8029ed0:	2800      	cmp	r0, #0
 8029ed2:	f040 8424 	bne.w	802a71e <_dtoa_r+0x1166>
 8029ed6:	4638      	mov	r0, r7
 8029ed8:	f7fc f8e0 	bl	802609c <__aeabi_i2d>
 8029edc:	4652      	mov	r2, sl
 8029ede:	465b      	mov	r3, fp
 8029ee0:	f7fc f942 	bl	8026168 <__aeabi_dmul>
 8029ee4:	2300      	movs	r3, #0
 8029ee6:	2200      	movs	r2, #0
 8029ee8:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8029eec:	f7fb ff8a 	bl	8025e04 <__adddf3>
 8029ef0:	4604      	mov	r4, r0
 8029ef2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8029ef4:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8029ef8:	2800      	cmp	r0, #0
 8029efa:	f000 8275 	beq.w	802a3e8 <_dtoa_r+0xe30>
 8029efe:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8029f00:	961b      	str	r6, [sp, #108]	; 0x6c
 8029f02:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8029f04:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8029f06:	2900      	cmp	r1, #0
 8029f08:	f000 8338 	beq.w	802a57c <_dtoa_r+0xfc4>
 8029f0c:	4a6d      	ldr	r2, [pc, #436]	; (802a0c4 <_dtoa_r+0xb0c>)
 8029f0e:	2100      	movs	r1, #0
 8029f10:	eb02 03c6 	add.w	r3, r2, r6, lsl #3
 8029f14:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8029f18:	2000      	movs	r0, #0
 8029f1a:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8029f1e:	f7fc fa4d 	bl	80263bc <__aeabi_ddiv>
 8029f22:	462b      	mov	r3, r5
 8029f24:	4622      	mov	r2, r4
 8029f26:	f7fb ff6b 	bl	8025e00 <__aeabi_dsub>
 8029f2a:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 8029f2e:	4659      	mov	r1, fp
 8029f30:	4650      	mov	r0, sl
 8029f32:	f7fc fbb3 	bl	802669c <__aeabi_d2iz>
 8029f36:	4605      	mov	r5, r0
 8029f38:	f7fc f8b0 	bl	802609c <__aeabi_i2d>
 8029f3c:	4602      	mov	r2, r0
 8029f3e:	460b      	mov	r3, r1
 8029f40:	4650      	mov	r0, sl
 8029f42:	4659      	mov	r1, fp
 8029f44:	f7fb ff5c 	bl	8025e00 <__aeabi_dsub>
 8029f48:	3530      	adds	r5, #48	; 0x30
 8029f4a:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8029f4e:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 8029f52:	fa5f fb85 	uxtb.w	fp, r5
 8029f56:	f808 bb01 	strb.w	fp, [r8], #1
 8029f5a:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8029f5e:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8029f62:	f7fc fb91 	bl	8026688 <__aeabi_dcmpgt>
 8029f66:	2800      	cmp	r0, #0
 8029f68:	f040 841d 	bne.w	802a7a6 <_dtoa_r+0x11ee>
 8029f6c:	2100      	movs	r1, #0
 8029f6e:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8029f72:	2000      	movs	r0, #0
 8029f74:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8029f78:	f7fb ff42 	bl	8025e00 <__aeabi_dsub>
 8029f7c:	4602      	mov	r2, r0
 8029f7e:	460b      	mov	r3, r1
 8029f80:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8029f84:	f7fc fb80 	bl	8026688 <__aeabi_dcmpgt>
 8029f88:	2800      	cmp	r0, #0
 8029f8a:	f040 8432 	bne.w	802a7f2 <_dtoa_r+0x123a>
 8029f8e:	2e01      	cmp	r6, #1
 8029f90:	f340 829c 	ble.w	802a4cc <_dtoa_r+0xf14>
 8029f94:	9905      	ldr	r1, [sp, #20]
 8029f96:	ea6f 0708 	mvn.w	r7, r8
 8029f9a:	198e      	adds	r6, r1, r6
 8029f9c:	19bc      	adds	r4, r7, r6
 8029f9e:	2300      	movs	r3, #0
 8029fa0:	f004 0501 	and.w	r5, r4, #1
 8029fa4:	2200      	movs	r2, #0
 8029fa6:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8029faa:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8029fae:	961a      	str	r6, [sp, #104]	; 0x68
 8029fb0:	9518      	str	r5, [sp, #96]	; 0x60
 8029fb2:	f7fc f8d9 	bl	8026168 <__aeabi_dmul>
 8029fb6:	2300      	movs	r3, #0
 8029fb8:	2200      	movs	r2, #0
 8029fba:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8029fbe:	4604      	mov	r4, r0
 8029fc0:	460d      	mov	r5, r1
 8029fc2:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8029fc6:	f7fc f8cf 	bl	8026168 <__aeabi_dmul>
 8029fca:	460f      	mov	r7, r1
 8029fcc:	4606      	mov	r6, r0
 8029fce:	f7fc fb65 	bl	802669c <__aeabi_d2iz>
 8029fd2:	4683      	mov	fp, r0
 8029fd4:	f7fc f862 	bl	802609c <__aeabi_i2d>
 8029fd8:	4602      	mov	r2, r0
 8029fda:	460b      	mov	r3, r1
 8029fdc:	4630      	mov	r0, r6
 8029fde:	4639      	mov	r1, r7
 8029fe0:	f7fb ff0e 	bl	8025e00 <__aeabi_dsub>
 8029fe4:	46c2      	mov	sl, r8
 8029fe6:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 8029fea:	fa5f fb82 	uxtb.w	fp, r2
 8029fee:	f80a bb01 	strb.w	fp, [sl], #1
 8029ff2:	4622      	mov	r2, r4
 8029ff4:	462b      	mov	r3, r5
 8029ff6:	4606      	mov	r6, r0
 8029ff8:	460f      	mov	r7, r1
 8029ffa:	46d0      	mov	r8, sl
 8029ffc:	f7fc fb26 	bl	802664c <__aeabi_dcmplt>
 802a000:	2800      	cmp	r0, #0
 802a002:	f040 80e3 	bne.w	802a1cc <_dtoa_r+0xc14>
 802a006:	2100      	movs	r1, #0
 802a008:	4632      	mov	r2, r6
 802a00a:	463b      	mov	r3, r7
 802a00c:	2000      	movs	r0, #0
 802a00e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 802a012:	f7fb fef5 	bl	8025e00 <__aeabi_dsub>
 802a016:	4622      	mov	r2, r4
 802a018:	462b      	mov	r3, r5
 802a01a:	f7fc fb17 	bl	802664c <__aeabi_dcmplt>
 802a01e:	2800      	cmp	r0, #0
 802a020:	f040 83c7 	bne.w	802a7b2 <_dtoa_r+0x11fa>
 802a024:	f8dd e068 	ldr.w	lr, [sp, #104]	; 0x68
 802a028:	45f2      	cmp	sl, lr
 802a02a:	f000 824f 	beq.w	802a4cc <_dtoa_r+0xf14>
 802a02e:	9818      	ldr	r0, [sp, #96]	; 0x60
 802a030:	2800      	cmp	r0, #0
 802a032:	d041      	beq.n	802a0b8 <_dtoa_r+0xb00>
 802a034:	2300      	movs	r3, #0
 802a036:	2200      	movs	r2, #0
 802a038:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802a03c:	4620      	mov	r0, r4
 802a03e:	4629      	mov	r1, r5
 802a040:	f7fc f892 	bl	8026168 <__aeabi_dmul>
 802a044:	2300      	movs	r3, #0
 802a046:	2200      	movs	r2, #0
 802a048:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802a04c:	4604      	mov	r4, r0
 802a04e:	460d      	mov	r5, r1
 802a050:	4630      	mov	r0, r6
 802a052:	4639      	mov	r1, r7
 802a054:	f7fc f888 	bl	8026168 <__aeabi_dmul>
 802a058:	460f      	mov	r7, r1
 802a05a:	4606      	mov	r6, r0
 802a05c:	f7fc fb1e 	bl	802669c <__aeabi_d2iz>
 802a060:	4680      	mov	r8, r0
 802a062:	f7fc f81b 	bl	802609c <__aeabi_i2d>
 802a066:	4602      	mov	r2, r0
 802a068:	460b      	mov	r3, r1
 802a06a:	4630      	mov	r0, r6
 802a06c:	4639      	mov	r1, r7
 802a06e:	f7fb fec7 	bl	8025e00 <__aeabi_dsub>
 802a072:	f108 0330 	add.w	r3, r8, #48	; 0x30
 802a076:	fa5f fb83 	uxtb.w	fp, r3
 802a07a:	f80a bb01 	strb.w	fp, [sl], #1
 802a07e:	4622      	mov	r2, r4
 802a080:	462b      	mov	r3, r5
 802a082:	4606      	mov	r6, r0
 802a084:	460f      	mov	r7, r1
 802a086:	46d0      	mov	r8, sl
 802a088:	f7fc fae0 	bl	802664c <__aeabi_dcmplt>
 802a08c:	2800      	cmp	r0, #0
 802a08e:	f040 809d 	bne.w	802a1cc <_dtoa_r+0xc14>
 802a092:	2100      	movs	r1, #0
 802a094:	4632      	mov	r2, r6
 802a096:	463b      	mov	r3, r7
 802a098:	2000      	movs	r0, #0
 802a09a:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 802a09e:	f7fb feaf 	bl	8025e00 <__aeabi_dsub>
 802a0a2:	4622      	mov	r2, r4
 802a0a4:	462b      	mov	r3, r5
 802a0a6:	f7fc fad1 	bl	802664c <__aeabi_dcmplt>
 802a0aa:	2800      	cmp	r0, #0
 802a0ac:	f040 8381 	bne.w	802a7b2 <_dtoa_r+0x11fa>
 802a0b0:	991a      	ldr	r1, [sp, #104]	; 0x68
 802a0b2:	458a      	cmp	sl, r1
 802a0b4:	f000 820a 	beq.w	802a4cc <_dtoa_r+0xf14>
 802a0b8:	f8cd 9058 	str.w	r9, [sp, #88]	; 0x58
 802a0bc:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
 802a0c0:	e051      	b.n	802a166 <_dtoa_r+0xbae>
 802a0c2:	bf00      	nop
 802a0c4:	0802d658 	.word	0x0802d658
 802a0c8:	0802d720 	.word	0x0802d720
 802a0cc:	2100      	movs	r1, #0
 802a0ce:	2000      	movs	r0, #0
 802a0d0:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 802a0d4:	f7fb fe94 	bl	8025e00 <__aeabi_dsub>
 802a0d8:	4622      	mov	r2, r4
 802a0da:	462b      	mov	r3, r5
 802a0dc:	f7fc fab6 	bl	802664c <__aeabi_dcmplt>
 802a0e0:	2300      	movs	r3, #0
 802a0e2:	2200      	movs	r2, #0
 802a0e4:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802a0e8:	2800      	cmp	r0, #0
 802a0ea:	f040 8360 	bne.w	802a7ae <_dtoa_r+0x11f6>
 802a0ee:	4620      	mov	r0, r4
 802a0f0:	4629      	mov	r1, r5
 802a0f2:	f7fc f839 	bl	8026168 <__aeabi_dmul>
 802a0f6:	2300      	movs	r3, #0
 802a0f8:	2200      	movs	r2, #0
 802a0fa:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802a0fe:	4604      	mov	r4, r0
 802a100:	460d      	mov	r5, r1
 802a102:	4630      	mov	r0, r6
 802a104:	4639      	mov	r1, r7
 802a106:	f7fc f82f 	bl	8026168 <__aeabi_dmul>
 802a10a:	460f      	mov	r7, r1
 802a10c:	4606      	mov	r6, r0
 802a10e:	f7fc fac5 	bl	802669c <__aeabi_d2iz>
 802a112:	4680      	mov	r8, r0
 802a114:	f7fb ffc2 	bl	802609c <__aeabi_i2d>
 802a118:	4602      	mov	r2, r0
 802a11a:	460b      	mov	r3, r1
 802a11c:	4630      	mov	r0, r6
 802a11e:	4639      	mov	r1, r7
 802a120:	f7fb fe6e 	bl	8025e00 <__aeabi_dsub>
 802a124:	f108 0330 	add.w	r3, r8, #48	; 0x30
 802a128:	fa5f fb83 	uxtb.w	fp, r3
 802a12c:	f80a bb01 	strb.w	fp, [sl], #1
 802a130:	4622      	mov	r2, r4
 802a132:	462b      	mov	r3, r5
 802a134:	4606      	mov	r6, r0
 802a136:	460f      	mov	r7, r1
 802a138:	f7fc fa88 	bl	802664c <__aeabi_dcmplt>
 802a13c:	46d0      	mov	r8, sl
 802a13e:	4632      	mov	r2, r6
 802a140:	463b      	mov	r3, r7
 802a142:	2800      	cmp	r0, #0
 802a144:	d140      	bne.n	802a1c8 <_dtoa_r+0xc10>
 802a146:	2100      	movs	r1, #0
 802a148:	2000      	movs	r0, #0
 802a14a:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 802a14e:	f7fb fe57 	bl	8025e00 <__aeabi_dsub>
 802a152:	4622      	mov	r2, r4
 802a154:	462b      	mov	r3, r5
 802a156:	f7fc fa79 	bl	802664c <__aeabi_dcmplt>
 802a15a:	2800      	cmp	r0, #0
 802a15c:	f040 8327 	bne.w	802a7ae <_dtoa_r+0x11f6>
 802a160:	45ca      	cmp	sl, r9
 802a162:	f000 81b1 	beq.w	802a4c8 <_dtoa_r+0xf10>
 802a166:	2300      	movs	r3, #0
 802a168:	4620      	mov	r0, r4
 802a16a:	4629      	mov	r1, r5
 802a16c:	2200      	movs	r2, #0
 802a16e:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802a172:	f7fb fff9 	bl	8026168 <__aeabi_dmul>
 802a176:	2300      	movs	r3, #0
 802a178:	2200      	movs	r2, #0
 802a17a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802a17e:	4604      	mov	r4, r0
 802a180:	460d      	mov	r5, r1
 802a182:	4630      	mov	r0, r6
 802a184:	4639      	mov	r1, r7
 802a186:	f7fb ffef 	bl	8026168 <__aeabi_dmul>
 802a18a:	460f      	mov	r7, r1
 802a18c:	4606      	mov	r6, r0
 802a18e:	f7fc fa85 	bl	802669c <__aeabi_d2iz>
 802a192:	4683      	mov	fp, r0
 802a194:	f7fb ff82 	bl	802609c <__aeabi_i2d>
 802a198:	4602      	mov	r2, r0
 802a19a:	460b      	mov	r3, r1
 802a19c:	4630      	mov	r0, r6
 802a19e:	4639      	mov	r1, r7
 802a1a0:	f7fb fe2e 	bl	8025e00 <__aeabi_dsub>
 802a1a4:	46d0      	mov	r8, sl
 802a1a6:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 802a1aa:	fa5f fb82 	uxtb.w	fp, r2
 802a1ae:	f808 bb01 	strb.w	fp, [r8], #1
 802a1b2:	4622      	mov	r2, r4
 802a1b4:	462b      	mov	r3, r5
 802a1b6:	4606      	mov	r6, r0
 802a1b8:	460f      	mov	r7, r1
 802a1ba:	f7fc fa47 	bl	802664c <__aeabi_dcmplt>
 802a1be:	46c2      	mov	sl, r8
 802a1c0:	4632      	mov	r2, r6
 802a1c2:	463b      	mov	r3, r7
 802a1c4:	2800      	cmp	r0, #0
 802a1c6:	d081      	beq.n	802a0cc <_dtoa_r+0xb14>
 802a1c8:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 802a1cc:	991b      	ldr	r1, [sp, #108]	; 0x6c
 802a1ce:	9109      	str	r1, [sp, #36]	; 0x24
 802a1d0:	e40c      	b.n	80299ec <_dtoa_r+0x434>
 802a1d2:	2000      	movs	r0, #0
 802a1d4:	900f      	str	r0, [sp, #60]	; 0x3c
 802a1d6:	f8dd e0a4 	ldr.w	lr, [sp, #164]	; 0xa4
 802a1da:	9809      	ldr	r0, [sp, #36]	; 0x24
 802a1dc:	eb0e 0200 	add.w	r2, lr, r0
 802a1e0:	1c54      	adds	r4, r2, #1
 802a1e2:	2c00      	cmp	r4, #0
 802a1e4:	9213      	str	r2, [sp, #76]	; 0x4c
 802a1e6:	940b      	str	r4, [sp, #44]	; 0x2c
 802a1e8:	f73f ae15 	bgt.w	8029e16 <_dtoa_r+0x85e>
 802a1ec:	2100      	movs	r1, #0
 802a1ee:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 802a1f2:	e620      	b.n	8029e36 <_dtoa_r+0x87e>
 802a1f4:	2101      	movs	r1, #1
 802a1f6:	910f      	str	r1, [sp, #60]	; 0x3c
 802a1f8:	e7ed      	b.n	802a1d6 <_dtoa_r+0xc1e>
 802a1fa:	2200      	movs	r2, #0
 802a1fc:	920f      	str	r2, [sp, #60]	; 0x3c
 802a1fe:	e603      	b.n	8029e08 <_dtoa_r+0x850>
 802a200:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 802a202:	2c00      	cmp	r4, #0
 802a204:	f73f ab02 	bgt.w	802980c <_dtoa_r+0x254>
 802a208:	f040 82ee 	bne.w	802a7e8 <_dtoa_r+0x1230>
 802a20c:	2300      	movs	r3, #0
 802a20e:	2200      	movs	r2, #0
 802a210:	f2c4 0314 	movt	r3, #16404	; 0x4014
 802a214:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 802a218:	f7fb ffa6 	bl	8026168 <__aeabi_dmul>
 802a21c:	4652      	mov	r2, sl
 802a21e:	465b      	mov	r3, fp
 802a220:	f7fc fa28 	bl	8026674 <__aeabi_dcmpge>
 802a224:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 802a226:	970d      	str	r7, [sp, #52]	; 0x34
 802a228:	2800      	cmp	r0, #0
 802a22a:	f000 80b6 	beq.w	802a39a <_dtoa_r+0xde2>
 802a22e:	9829      	ldr	r0, [sp, #164]	; 0xa4
 802a230:	f8dd 8014 	ldr.w	r8, [sp, #20]
 802a234:	43c1      	mvns	r1, r0
 802a236:	9109      	str	r1, [sp, #36]	; 0x24
 802a238:	4648      	mov	r0, r9
 802a23a:	4639      	mov	r1, r7
 802a23c:	f000 fbfa 	bl	802aa34 <_Bfree>
 802a240:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 802a242:	2c00      	cmp	r4, #0
 802a244:	f43f abd2 	beq.w	80299ec <_dtoa_r+0x434>
 802a248:	4648      	mov	r0, r9
 802a24a:	990d      	ldr	r1, [sp, #52]	; 0x34
 802a24c:	f000 fbf2 	bl	802aa34 <_Bfree>
 802a250:	f7ff bbcc 	b.w	80299ec <_dtoa_r+0x434>
 802a254:	4648      	mov	r0, r9
 802a256:	990c      	ldr	r1, [sp, #48]	; 0x30
 802a258:	f000 fed0 	bl	802affc <__pow5mult>
 802a25c:	900c      	str	r0, [sp, #48]	; 0x30
 802a25e:	e454      	b.n	8029b0a <_dtoa_r+0x552>
 802a260:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 802a262:	2a00      	cmp	r2, #0
 802a264:	f000 824c 	beq.w	802a700 <_dtoa_r+0x1148>
 802a268:	f201 4733 	addw	r7, r1, #1075	; 0x433
 802a26c:	9d10      	ldr	r5, [sp, #64]	; 0x40
 802a26e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 802a270:	e411      	b.n	8029a96 <_dtoa_r+0x4de>
 802a272:	4611      	mov	r1, r2
 802a274:	4650      	mov	r0, sl
 802a276:	f8cd c00c 	str.w	ip, [sp, #12]
 802a27a:	9204      	str	r2, [sp, #16]
 802a27c:	f000 ffcc 	bl	802b218 <__mcmp>
 802a280:	9a04      	ldr	r2, [sp, #16]
 802a282:	4603      	mov	r3, r0
 802a284:	4611      	mov	r1, r2
 802a286:	4648      	mov	r0, r9
 802a288:	9304      	str	r3, [sp, #16]
 802a28a:	f000 fbd3 	bl	802aa34 <_Bfree>
 802a28e:	9b04      	ldr	r3, [sp, #16]
 802a290:	f8dd c00c 	ldr.w	ip, [sp, #12]
 802a294:	2b00      	cmp	r3, #0
 802a296:	f47f ad6d 	bne.w	8029d74 <_dtoa_r+0x7bc>
 802a29a:	9828      	ldr	r0, [sp, #160]	; 0xa0
 802a29c:	2800      	cmp	r0, #0
 802a29e:	f47f ad69 	bne.w	8029d74 <_dtoa_r+0x7bc>
 802a2a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 802a2a4:	2900      	cmp	r1, #0
 802a2a6:	f47f ad65 	bne.w	8029d74 <_dtoa_r+0x7bc>
 802a2aa:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 802a2ae:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 802a2b2:	46da      	mov	sl, fp
 802a2b4:	46e3      	mov	fp, ip
 802a2b6:	f000 80f1 	beq.w	802a49c <_dtoa_r+0xee4>
 802a2ba:	f1ba 0f00 	cmp.w	sl, #0
 802a2be:	dd01      	ble.n	802a2c4 <_dtoa_r+0xd0c>
 802a2c0:	f108 0b31 	add.w	fp, r8, #49	; 0x31
 802a2c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 802a2c8:	960d      	str	r6, [sp, #52]	; 0x34
 802a2ca:	f808 bb01 	strb.w	fp, [r8], #1
 802a2ce:	e4cb      	b.n	8029c68 <_dtoa_r+0x6b0>
 802a2d0:	4629      	mov	r1, r5
 802a2d2:	4648      	mov	r0, r9
 802a2d4:	220a      	movs	r2, #10
 802a2d6:	2300      	movs	r3, #0
 802a2d8:	f000 fbb6 	bl	802aa48 <__multadd>
 802a2dc:	3401      	adds	r4, #1
 802a2de:	4605      	mov	r5, r0
 802a2e0:	4606      	mov	r6, r0
 802a2e2:	e526      	b.n	8029d32 <_dtoa_r+0x77a>
 802a2e4:	4639      	mov	r1, r7
 802a2e6:	980c      	ldr	r0, [sp, #48]	; 0x30
 802a2e8:	f7fe ffee 	bl	80292c8 <quorem>
 802a2ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802a2ee:	9905      	ldr	r1, [sp, #20]
 802a2f0:	2501      	movs	r5, #1
 802a2f2:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 802a2f6:	42ab      	cmp	r3, r5
 802a2f8:	f881 b000 	strb.w	fp, [r1]
 802a2fc:	f77f ac78 	ble.w	8029bf0 <_dtoa_r+0x638>
 802a300:	4648      	mov	r0, r9
 802a302:	990c      	ldr	r1, [sp, #48]	; 0x30
 802a304:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 802a306:	220a      	movs	r2, #10
 802a308:	f000 fb9e 	bl	802aa48 <__multadd>
 802a30c:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 802a310:	900c      	str	r0, [sp, #48]	; 0x30
 802a312:	4606      	mov	r6, r0
 802a314:	f8dd 8014 	ldr.w	r8, [sp, #20]
 802a318:	e45a      	b.n	8029bd0 <_dtoa_r+0x618>
 802a31a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802a31c:	9c05      	ldr	r4, [sp, #20]
 802a31e:	1c59      	adds	r1, r3, #1
 802a320:	2031      	movs	r0, #49	; 0x31
 802a322:	9109      	str	r1, [sp, #36]	; 0x24
 802a324:	7020      	strb	r0, [r4, #0]
 802a326:	e49f      	b.n	8029c68 <_dtoa_r+0x6b0>
 802a328:	980c      	ldr	r0, [sp, #48]	; 0x30
 802a32a:	4639      	mov	r1, r7
 802a32c:	f000 ff74 	bl	802b218 <__mcmp>
 802a330:	2800      	cmp	r0, #0
 802a332:	f6bf ac2a 	bge.w	8029b8a <_dtoa_r+0x5d2>
 802a336:	4648      	mov	r0, r9
 802a338:	990c      	ldr	r1, [sp, #48]	; 0x30
 802a33a:	220a      	movs	r2, #10
 802a33c:	2300      	movs	r3, #0
 802a33e:	f000 fb83 	bl	802aa48 <__multadd>
 802a342:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 802a346:	900c      	str	r0, [sp, #48]	; 0x30
 802a348:	980f      	ldr	r0, [sp, #60]	; 0x3c
 802a34a:	f108 3cff 	add.w	ip, r8, #4294967295
 802a34e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 802a352:	2800      	cmp	r0, #0
 802a354:	f040 823d 	bne.w	802a7d2 <_dtoa_r+0x121a>
 802a358:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802a35a:	910b      	str	r1, [sp, #44]	; 0x2c
 802a35c:	e415      	b.n	8029b8a <_dtoa_r+0x5d2>
 802a35e:	6938      	ldr	r0, [r7, #16]
 802a360:	eb07 0280 	add.w	r2, r7, r0, lsl #2
 802a364:	6910      	ldr	r0, [r2, #16]
 802a366:	f000 fc8b 	bl	802ac80 <__hi0bits>
 802a36a:	f1c0 0320 	rsb	r3, r0, #32
 802a36e:	f7ff bbe4 	b.w	8029b3a <_dtoa_r+0x582>
 802a372:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 802a374:	2a02      	cmp	r2, #2
 802a376:	f77f ac0c 	ble.w	8029b92 <_dtoa_r+0x5da>
 802a37a:	2b00      	cmp	r3, #0
 802a37c:	f47f af57 	bne.w	802a22e <_dtoa_r+0xc76>
 802a380:	4639      	mov	r1, r7
 802a382:	2205      	movs	r2, #5
 802a384:	4648      	mov	r0, r9
 802a386:	f000 fb5f 	bl	802aa48 <__multadd>
 802a38a:	4607      	mov	r7, r0
 802a38c:	4639      	mov	r1, r7
 802a38e:	980c      	ldr	r0, [sp, #48]	; 0x30
 802a390:	f000 ff42 	bl	802b218 <__mcmp>
 802a394:	2800      	cmp	r0, #0
 802a396:	f77f af4a 	ble.w	802a22e <_dtoa_r+0xc76>
 802a39a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802a39c:	f8dd 8014 	ldr.w	r8, [sp, #20]
 802a3a0:	2531      	movs	r5, #49	; 0x31
 802a3a2:	1c53      	adds	r3, r2, #1
 802a3a4:	f808 5b01 	strb.w	r5, [r8], #1
 802a3a8:	9309      	str	r3, [sp, #36]	; 0x24
 802a3aa:	e745      	b.n	802a238 <_dtoa_r+0xc80>
 802a3ac:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 802a3b0:	f108 31ff 	add.w	r1, r8, #4294967295
 802a3b4:	f47f ab16 	bne.w	80299e4 <_dtoa_r+0x42c>
 802a3b8:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 802a3bc:	9c05      	ldr	r4, [sp, #20]
 802a3be:	4688      	mov	r8, r1
 802a3c0:	f7ff baf8 	b.w	80299b4 <_dtoa_r+0x3fc>
 802a3c4:	4638      	mov	r0, r7
 802a3c6:	f7fb fe69 	bl	802609c <__aeabi_i2d>
 802a3ca:	4602      	mov	r2, r0
 802a3cc:	460b      	mov	r3, r1
 802a3ce:	4650      	mov	r0, sl
 802a3d0:	4659      	mov	r1, fp
 802a3d2:	f7fb fec9 	bl	8026168 <__aeabi_dmul>
 802a3d6:	2300      	movs	r3, #0
 802a3d8:	2200      	movs	r2, #0
 802a3da:	f2c4 031c 	movt	r3, #16412	; 0x401c
 802a3de:	f7fb fd11 	bl	8025e04 <__adddf3>
 802a3e2:	4604      	mov	r4, r0
 802a3e4:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 802a3e8:	2300      	movs	r3, #0
 802a3ea:	2200      	movs	r2, #0
 802a3ec:	f2c4 0314 	movt	r3, #16404	; 0x4014
 802a3f0:	4650      	mov	r0, sl
 802a3f2:	4659      	mov	r1, fp
 802a3f4:	f7fb fd04 	bl	8025e00 <__aeabi_dsub>
 802a3f8:	4622      	mov	r2, r4
 802a3fa:	462b      	mov	r3, r5
 802a3fc:	4682      	mov	sl, r0
 802a3fe:	468b      	mov	fp, r1
 802a400:	f7fc f942 	bl	8026688 <__aeabi_dcmpgt>
 802a404:	4607      	mov	r7, r0
 802a406:	2800      	cmp	r0, #0
 802a408:	f040 80b5 	bne.w	802a576 <_dtoa_r+0xfbe>
 802a40c:	4622      	mov	r2, r4
 802a40e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 802a412:	4650      	mov	r0, sl
 802a414:	4659      	mov	r1, fp
 802a416:	f7fc f919 	bl	802664c <__aeabi_dcmplt>
 802a41a:	2800      	cmp	r0, #0
 802a41c:	d056      	beq.n	802a4cc <_dtoa_r+0xf14>
 802a41e:	970d      	str	r7, [sp, #52]	; 0x34
 802a420:	e705      	b.n	802a22e <_dtoa_r+0xc76>
 802a422:	4648      	mov	r0, r9
 802a424:	990c      	ldr	r1, [sp, #48]	; 0x30
 802a426:	9a10      	ldr	r2, [sp, #64]	; 0x40
 802a428:	f000 fde8 	bl	802affc <__pow5mult>
 802a42c:	900c      	str	r0, [sp, #48]	; 0x30
 802a42e:	f7ff bb6c 	b.w	8029b0a <_dtoa_r+0x552>
 802a432:	9c05      	ldr	r4, [sp, #20]
 802a434:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802a436:	2130      	movs	r1, #48	; 0x30
 802a438:	7021      	strb	r1, [r4, #0]
 802a43a:	4621      	mov	r1, r4
 802a43c:	1c58      	adds	r0, r3, #1
 802a43e:	2231      	movs	r2, #49	; 0x31
 802a440:	9009      	str	r0, [sp, #36]	; 0x24
 802a442:	700a      	strb	r2, [r1, #0]
 802a444:	f7ff bad2 	b.w	80299ec <_dtoa_r+0x434>
 802a448:	9f10      	ldr	r7, [sp, #64]	; 0x40
 802a44a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 802a44c:	9110      	str	r1, [sp, #64]	; 0x40
 802a44e:	1bcd      	subs	r5, r1, r7
 802a450:	195c      	adds	r4, r3, r5
 802a452:	9411      	str	r4, [sp, #68]	; 0x44
 802a454:	2500      	movs	r5, #0
 802a456:	f7ff bb18 	b.w	8029a8a <_dtoa_r+0x4d2>
 802a45a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 802a45e:	2702      	movs	r7, #2
 802a460:	e512      	b.n	8029e88 <_dtoa_r+0x8d0>
 802a462:	2401      	movs	r4, #1
 802a464:	9413      	str	r4, [sp, #76]	; 0x4c
 802a466:	940b      	str	r4, [sp, #44]	; 0x2c
 802a468:	9429      	str	r4, [sp, #164]	; 0xa4
 802a46a:	e6bf      	b.n	802a1ec <_dtoa_r+0xc34>
 802a46c:	2b00      	cmp	r3, #0
 802a46e:	46e3      	mov	fp, ip
 802a470:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 802a474:	4664      	mov	r4, ip
 802a476:	f77f af25 	ble.w	802a2c4 <_dtoa_r+0xd0c>
 802a47a:	2201      	movs	r2, #1
 802a47c:	990c      	ldr	r1, [sp, #48]	; 0x30
 802a47e:	4648      	mov	r0, r9
 802a480:	f000 fe06 	bl	802b090 <__lshift>
 802a484:	4639      	mov	r1, r7
 802a486:	900c      	str	r0, [sp, #48]	; 0x30
 802a488:	f000 fec6 	bl	802b218 <__mcmp>
 802a48c:	2800      	cmp	r0, #0
 802a48e:	f340 8199 	ble.w	802a7c4 <_dtoa_r+0x120c>
 802a492:	2c39      	cmp	r4, #57	; 0x39
 802a494:	f108 0b31 	add.w	fp, r8, #49	; 0x31
 802a498:	f47f af14 	bne.w	802a2c4 <_dtoa_r+0xd0c>
 802a49c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 802a4a0:	960d      	str	r6, [sp, #52]	; 0x34
 802a4a2:	2239      	movs	r2, #57	; 0x39
 802a4a4:	f808 2b01 	strb.w	r2, [r8], #1
 802a4a8:	f7ff bbb9 	b.w	8029c1e <_dtoa_r+0x666>
 802a4ac:	d103      	bne.n	802a4b6 <_dtoa_r+0xefe>
 802a4ae:	f01b 0f01 	tst.w	fp, #1
 802a4b2:	f47f abb2 	bne.w	8029c1a <_dtoa_r+0x662>
 802a4b6:	4641      	mov	r1, r8
 802a4b8:	4688      	mov	r8, r1
 802a4ba:	3901      	subs	r1, #1
 802a4bc:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 802a4c0:	2a30      	cmp	r2, #48	; 0x30
 802a4c2:	d0f9      	beq.n	802a4b8 <_dtoa_r+0xf00>
 802a4c4:	f7ff bbd0 	b.w	8029c68 <_dtoa_r+0x6b0>
 802a4c8:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 802a4cc:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 802a4d0:	f7ff b989 	b.w	80297e6 <_dtoa_r+0x22e>
 802a4d4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 802a4d6:	426c      	negs	r4, r5
 802a4d8:	2c00      	cmp	r4, #0
 802a4da:	f000 811b 	beq.w	802a714 <_dtoa_r+0x115c>
 802a4de:	4bb7      	ldr	r3, [pc, #732]	; (802a7bc <_dtoa_r+0x1204>)
 802a4e0:	f004 010f 	and.w	r1, r4, #15
 802a4e4:	eb03 02c1 	add.w	r2, r3, r1, lsl #3
 802a4e8:	e9d2 2300 	ldrd	r2, r3, [r2]
 802a4ec:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 802a4f0:	f7fb fe3a 	bl	8026168 <__aeabi_dmul>
 802a4f4:	1124      	asrs	r4, r4, #4
 802a4f6:	4682      	mov	sl, r0
 802a4f8:	468b      	mov	fp, r1
 802a4fa:	f000 8177 	beq.w	802a7ec <_dtoa_r+0x1234>
 802a4fe:	4db0      	ldr	r5, [pc, #704]	; (802a7c0 <_dtoa_r+0x1208>)
 802a500:	2702      	movs	r7, #2
 802a502:	07e3      	lsls	r3, r4, #31
 802a504:	d504      	bpl.n	802a510 <_dtoa_r+0xf58>
 802a506:	e9d5 2300 	ldrd	r2, r3, [r5]
 802a50a:	f7fb fe2d 	bl	8026168 <__aeabi_dmul>
 802a50e:	3701      	adds	r7, #1
 802a510:	3508      	adds	r5, #8
 802a512:	1064      	asrs	r4, r4, #1
 802a514:	d1f5      	bne.n	802a502 <_dtoa_r+0xf4a>
 802a516:	4682      	mov	sl, r0
 802a518:	468b      	mov	fp, r1
 802a51a:	e4cf      	b.n	8029ebc <_dtoa_r+0x904>
 802a51c:	980d      	ldr	r0, [sp, #52]	; 0x34
 802a51e:	6841      	ldr	r1, [r0, #4]
 802a520:	4648      	mov	r0, r9
 802a522:	f000 fa61 	bl	802a9e8 <_Balloc>
 802a526:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 802a528:	6929      	ldr	r1, [r5, #16]
 802a52a:	1c8b      	adds	r3, r1, #2
 802a52c:	4629      	mov	r1, r5
 802a52e:	009a      	lsls	r2, r3, #2
 802a530:	4604      	mov	r4, r0
 802a532:	310c      	adds	r1, #12
 802a534:	f100 000c 	add.w	r0, r0, #12
 802a538:	f7fc fcfe 	bl	8026f38 <memcpy>
 802a53c:	4648      	mov	r0, r9
 802a53e:	4621      	mov	r1, r4
 802a540:	2201      	movs	r2, #1
 802a542:	f000 fda5 	bl	802b090 <__lshift>
 802a546:	4606      	mov	r6, r0
 802a548:	f7ff bbe7 	b.w	8029d1a <_dtoa_r+0x762>
 802a54c:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 802a550:	46e3      	mov	fp, ip
 802a552:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 802a556:	d0a1      	beq.n	802a49c <_dtoa_r+0xee4>
 802a558:	f8dd 8020 	ldr.w	r8, [sp, #32]
 802a55c:	960d      	str	r6, [sp, #52]	; 0x34
 802a55e:	f10c 0e01 	add.w	lr, ip, #1
 802a562:	f808 eb01 	strb.w	lr, [r8], #1
 802a566:	f7ff bb7f 	b.w	8029c68 <_dtoa_r+0x6b0>
 802a56a:	46e3      	mov	fp, ip
 802a56c:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 802a570:	960d      	str	r6, [sp, #52]	; 0x34
 802a572:	f7ff bb46 	b.w	8029c02 <_dtoa_r+0x64a>
 802a576:	2700      	movs	r7, #0
 802a578:	970d      	str	r7, [sp, #52]	; 0x34
 802a57a:	e70e      	b.n	802a39a <_dtoa_r+0xde2>
 802a57c:	4b8f      	ldr	r3, [pc, #572]	; (802a7bc <_dtoa_r+0x1204>)
 802a57e:	f106 38ff 	add.w	r8, r6, #4294967295
 802a582:	eb03 00c8 	add.w	r0, r3, r8, lsl #3
 802a586:	4622      	mov	r2, r4
 802a588:	462b      	mov	r3, r5
 802a58a:	e9d0 0100 	ldrd	r0, r1, [r0]
 802a58e:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 802a592:	f7fb fde9 	bl	8026168 <__aeabi_dmul>
 802a596:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 802a59a:	4659      	mov	r1, fp
 802a59c:	4650      	mov	r0, sl
 802a59e:	f7fc f87d 	bl	802669c <__aeabi_d2iz>
 802a5a2:	4604      	mov	r4, r0
 802a5a4:	f7fb fd7a 	bl	802609c <__aeabi_i2d>
 802a5a8:	4602      	mov	r2, r0
 802a5aa:	460b      	mov	r3, r1
 802a5ac:	4650      	mov	r0, sl
 802a5ae:	4659      	mov	r1, fp
 802a5b0:	f7fb fc26 	bl	8025e00 <__aeabi_dsub>
 802a5b4:	f8dd 8014 	ldr.w	r8, [sp, #20]
 802a5b8:	3430      	adds	r4, #48	; 0x30
 802a5ba:	2e01      	cmp	r6, #1
 802a5bc:	4682      	mov	sl, r0
 802a5be:	468b      	mov	fp, r1
 802a5c0:	f808 4b01 	strb.w	r4, [r8], #1
 802a5c4:	f000 8081 	beq.w	802a6ca <_dtoa_r+0x1112>
 802a5c8:	9f05      	ldr	r7, [sp, #20]
 802a5ca:	2300      	movs	r3, #0
 802a5cc:	1e7d      	subs	r5, r7, #1
 802a5ce:	eb05 0a06 	add.w	sl, r5, r6
 802a5d2:	2200      	movs	r2, #0
 802a5d4:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802a5d8:	f8cd a00c 	str.w	sl, [sp, #12]
 802a5dc:	f7fb fdc4 	bl	8026168 <__aeabi_dmul>
 802a5e0:	43fe      	mvns	r6, r7
 802a5e2:	eb06 040a 	add.w	r4, r6, sl
 802a5e6:	460f      	mov	r7, r1
 802a5e8:	4606      	mov	r6, r0
 802a5ea:	f7fc f857 	bl	802669c <__aeabi_d2iz>
 802a5ee:	f004 0501 	and.w	r5, r4, #1
 802a5f2:	4604      	mov	r4, r0
 802a5f4:	f7fb fd52 	bl	802609c <__aeabi_i2d>
 802a5f8:	4602      	mov	r2, r0
 802a5fa:	460b      	mov	r3, r1
 802a5fc:	4630      	mov	r0, r6
 802a5fe:	4639      	mov	r1, r7
 802a600:	f7fb fbfe 	bl	8025e00 <__aeabi_dsub>
 802a604:	f8dd c014 	ldr.w	ip, [sp, #20]
 802a608:	3430      	adds	r4, #48	; 0x30
 802a60a:	f88c 4001 	strb.w	r4, [ip, #1]
 802a60e:	f8dd c00c 	ldr.w	ip, [sp, #12]
 802a612:	45e0      	cmp	r8, ip
 802a614:	4682      	mov	sl, r0
 802a616:	468b      	mov	fp, r1
 802a618:	4647      	mov	r7, r8
 802a61a:	d054      	beq.n	802a6c6 <_dtoa_r+0x110e>
 802a61c:	b1f5      	cbz	r5, 802a65c <_dtoa_r+0x10a4>
 802a61e:	2300      	movs	r3, #0
 802a620:	2200      	movs	r2, #0
 802a622:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802a626:	f8cd c00c 	str.w	ip, [sp, #12]
 802a62a:	f7fb fd9d 	bl	8026168 <__aeabi_dmul>
 802a62e:	468b      	mov	fp, r1
 802a630:	4682      	mov	sl, r0
 802a632:	f7fc f833 	bl	802669c <__aeabi_d2iz>
 802a636:	4605      	mov	r5, r0
 802a638:	f7fb fd30 	bl	802609c <__aeabi_i2d>
 802a63c:	4647      	mov	r7, r8
 802a63e:	4602      	mov	r2, r0
 802a640:	460b      	mov	r3, r1
 802a642:	4650      	mov	r0, sl
 802a644:	4659      	mov	r1, fp
 802a646:	3530      	adds	r5, #48	; 0x30
 802a648:	f7fb fbda 	bl	8025e00 <__aeabi_dsub>
 802a64c:	f807 5f01 	strb.w	r5, [r7, #1]!
 802a650:	f8dd c00c 	ldr.w	ip, [sp, #12]
 802a654:	4567      	cmp	r7, ip
 802a656:	4682      	mov	sl, r0
 802a658:	468b      	mov	fp, r1
 802a65a:	d034      	beq.n	802a6c6 <_dtoa_r+0x110e>
 802a65c:	4650      	mov	r0, sl
 802a65e:	4659      	mov	r1, fp
 802a660:	4666      	mov	r6, ip
 802a662:	2300      	movs	r3, #0
 802a664:	2200      	movs	r2, #0
 802a666:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802a66a:	f7fb fd7d 	bl	8026168 <__aeabi_dmul>
 802a66e:	460d      	mov	r5, r1
 802a670:	4604      	mov	r4, r0
 802a672:	f7fc f813 	bl	802669c <__aeabi_d2iz>
 802a676:	4682      	mov	sl, r0
 802a678:	f7fb fd10 	bl	802609c <__aeabi_i2d>
 802a67c:	4602      	mov	r2, r0
 802a67e:	460b      	mov	r3, r1
 802a680:	4620      	mov	r0, r4
 802a682:	4629      	mov	r1, r5
 802a684:	f7fb fbbc 	bl	8025e00 <__aeabi_dsub>
 802a688:	f10a 0430 	add.w	r4, sl, #48	; 0x30
 802a68c:	2300      	movs	r3, #0
 802a68e:	2200      	movs	r2, #0
 802a690:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802a694:	f807 4f01 	strb.w	r4, [r7, #1]!
 802a698:	f7fb fd66 	bl	8026168 <__aeabi_dmul>
 802a69c:	460d      	mov	r5, r1
 802a69e:	4604      	mov	r4, r0
 802a6a0:	f7fb fffc 	bl	802669c <__aeabi_d2iz>
 802a6a4:	4683      	mov	fp, r0
 802a6a6:	f7fb fcf9 	bl	802609c <__aeabi_i2d>
 802a6aa:	4602      	mov	r2, r0
 802a6ac:	460b      	mov	r3, r1
 802a6ae:	4620      	mov	r0, r4
 802a6b0:	4629      	mov	r1, r5
 802a6b2:	f7fb fba5 	bl	8025e00 <__aeabi_dsub>
 802a6b6:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 802a6ba:	f807 2f01 	strb.w	r2, [r7, #1]!
 802a6be:	42b7      	cmp	r7, r6
 802a6c0:	d1cf      	bne.n	802a662 <_dtoa_r+0x10aa>
 802a6c2:	4682      	mov	sl, r0
 802a6c4:	468b      	mov	fp, r1
 802a6c6:	991a      	ldr	r1, [sp, #104]	; 0x68
 802a6c8:	4488      	add	r8, r1
 802a6ca:	2300      	movs	r3, #0
 802a6cc:	2200      	movs	r2, #0
 802a6ce:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 802a6d2:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 802a6d6:	f7fb fb95 	bl	8025e04 <__adddf3>
 802a6da:	4652      	mov	r2, sl
 802a6dc:	465b      	mov	r3, fp
 802a6de:	f7fb ffb5 	bl	802664c <__aeabi_dcmplt>
 802a6e2:	2800      	cmp	r0, #0
 802a6e4:	d048      	beq.n	802a778 <_dtoa_r+0x11c0>
 802a6e6:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 802a6e8:	f818 bc01 	ldrb.w	fp, [r8, #-1]
 802a6ec:	9409      	str	r4, [sp, #36]	; 0x24
 802a6ee:	f7ff b959 	b.w	80299a4 <_dtoa_r+0x3ec>
 802a6f2:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 802a6f6:	2700      	movs	r7, #0
 802a6f8:	ebc0 040c 	rsb	r4, r0, ip
 802a6fc:	f7ff b9cb 	b.w	8029a96 <_dtoa_r+0x4de>
 802a700:	991c      	ldr	r1, [sp, #112]	; 0x70
 802a702:	9d10      	ldr	r5, [sp, #64]	; 0x40
 802a704:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 802a706:	f1c1 0736 	rsb	r7, r1, #54	; 0x36
 802a70a:	f7ff b9c4 	b.w	8029a96 <_dtoa_r+0x4de>
 802a70e:	4655      	mov	r5, sl
 802a710:	f7ff ba0e 	b.w	8029b30 <_dtoa_r+0x578>
 802a714:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 802a718:	2702      	movs	r7, #2
 802a71a:	f7ff bbcf 	b.w	8029ebc <_dtoa_r+0x904>
 802a71e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 802a720:	2d00      	cmp	r5, #0
 802a722:	f43f ae4f 	beq.w	802a3c4 <_dtoa_r+0xe0c>
 802a726:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 802a728:	2a00      	cmp	r2, #0
 802a72a:	f77f aecf 	ble.w	802a4cc <_dtoa_r+0xf14>
 802a72e:	2300      	movs	r3, #0
 802a730:	2200      	movs	r2, #0
 802a732:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802a736:	4650      	mov	r0, sl
 802a738:	4659      	mov	r1, fp
 802a73a:	f7fb fd15 	bl	8026168 <__aeabi_dmul>
 802a73e:	4682      	mov	sl, r0
 802a740:	1c78      	adds	r0, r7, #1
 802a742:	468b      	mov	fp, r1
 802a744:	f7fb fcaa 	bl	802609c <__aeabi_i2d>
 802a748:	4602      	mov	r2, r0
 802a74a:	460b      	mov	r3, r1
 802a74c:	4650      	mov	r0, sl
 802a74e:	4659      	mov	r1, fp
 802a750:	f7fb fd0a 	bl	8026168 <__aeabi_dmul>
 802a754:	2300      	movs	r3, #0
 802a756:	2200      	movs	r2, #0
 802a758:	f2c4 031c 	movt	r3, #16412	; 0x401c
 802a75c:	f7fb fb52 	bl	8025e04 <__adddf3>
 802a760:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 802a764:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 802a766:	f10c 3eff 	add.w	lr, ip, #4294967295
 802a76a:	4604      	mov	r4, r0
 802a76c:	f8cd e06c 	str.w	lr, [sp, #108]	; 0x6c
 802a770:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 802a774:	f7ff bbc6 	b.w	8029f04 <_dtoa_r+0x94c>
 802a778:	2100      	movs	r1, #0
 802a77a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 802a77e:	2000      	movs	r0, #0
 802a780:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 802a784:	f7fb fb3c 	bl	8025e00 <__aeabi_dsub>
 802a788:	4652      	mov	r2, sl
 802a78a:	465b      	mov	r3, fp
 802a78c:	f7fb ff7c 	bl	8026688 <__aeabi_dcmpgt>
 802a790:	2800      	cmp	r0, #0
 802a792:	f43f ae9b 	beq.w	802a4cc <_dtoa_r+0xf14>
 802a796:	4643      	mov	r3, r8
 802a798:	4698      	mov	r8, r3
 802a79a:	f103 33ff 	add.w	r3, r3, #4294967295
 802a79e:	f818 0c01 	ldrb.w	r0, [r8, #-1]
 802a7a2:	2830      	cmp	r0, #48	; 0x30
 802a7a4:	d0f8      	beq.n	802a798 <_dtoa_r+0x11e0>
 802a7a6:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 802a7a8:	9409      	str	r4, [sp, #36]	; 0x24
 802a7aa:	f7ff b91f 	b.w	80299ec <_dtoa_r+0x434>
 802a7ae:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 802a7b2:	981b      	ldr	r0, [sp, #108]	; 0x6c
 802a7b4:	9009      	str	r0, [sp, #36]	; 0x24
 802a7b6:	f7ff b8f5 	b.w	80299a4 <_dtoa_r+0x3ec>
 802a7ba:	bf00      	nop
 802a7bc:	0802d658 	.word	0x0802d658
 802a7c0:	0802d720 	.word	0x0802d720
 802a7c4:	f47f ad7e 	bne.w	802a2c4 <_dtoa_r+0xd0c>
 802a7c8:	f01b 0f01 	tst.w	fp, #1
 802a7cc:	f43f ad7a 	beq.w	802a2c4 <_dtoa_r+0xd0c>
 802a7d0:	e65f      	b.n	802a492 <_dtoa_r+0xeda>
 802a7d2:	2300      	movs	r3, #0
 802a7d4:	4648      	mov	r0, r9
 802a7d6:	990d      	ldr	r1, [sp, #52]	; 0x34
 802a7d8:	220a      	movs	r2, #10
 802a7da:	f000 f935 	bl	802aa48 <__multadd>
 802a7de:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 802a7e0:	900d      	str	r0, [sp, #52]	; 0x34
 802a7e2:	930b      	str	r3, [sp, #44]	; 0x2c
 802a7e4:	f7ff b9d1 	b.w	8029b8a <_dtoa_r+0x5d2>
 802a7e8:	2700      	movs	r7, #0
 802a7ea:	e618      	b.n	802a41e <_dtoa_r+0xe66>
 802a7ec:	2702      	movs	r7, #2
 802a7ee:	f7ff bb65 	b.w	8029ebc <_dtoa_r+0x904>
 802a7f2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 802a7f4:	9209      	str	r2, [sp, #36]	; 0x24
 802a7f6:	f7ff b8d5 	b.w	80299a4 <_dtoa_r+0x3ec>
 802a7fa:	2501      	movs	r5, #1
 802a7fc:	f7fe bfba 	b.w	8029774 <_dtoa_r+0x1bc>
 802a800:	f43f a9ae 	beq.w	8029b60 <_dtoa_r+0x5a8>
 802a804:	f1c0 023c 	rsb	r2, r0, #60	; 0x3c
 802a808:	f7ff ba66 	b.w	8029cd8 <_dtoa_r+0x720>
 802a80c:	f3af 8000 	nop.w

0802a810 <_setlocale_r>:
 802a810:	b510      	push	{r4, lr}
 802a812:	4614      	mov	r4, r2
 802a814:	b122      	cbz	r2, 802a820 <_setlocale_r+0x10>
 802a816:	4610      	mov	r0, r2
 802a818:	490a      	ldr	r1, [pc, #40]	; (802a844 <_setlocale_r+0x34>)
 802a81a:	f7fc fddb 	bl	80273d4 <strcmp>
 802a81e:	b908      	cbnz	r0, 802a824 <_setlocale_r+0x14>
 802a820:	4809      	ldr	r0, [pc, #36]	; (802a848 <_setlocale_r+0x38>)
 802a822:	bd10      	pop	{r4, pc}
 802a824:	4620      	mov	r0, r4
 802a826:	4908      	ldr	r1, [pc, #32]	; (802a848 <_setlocale_r+0x38>)
 802a828:	f7fc fdd4 	bl	80273d4 <strcmp>
 802a82c:	2800      	cmp	r0, #0
 802a82e:	d0f7      	beq.n	802a820 <_setlocale_r+0x10>
 802a830:	4620      	mov	r0, r4
 802a832:	4906      	ldr	r1, [pc, #24]	; (802a84c <_setlocale_r+0x3c>)
 802a834:	f7fc fdce 	bl	80273d4 <strcmp>
 802a838:	4b03      	ldr	r3, [pc, #12]	; (802a848 <_setlocale_r+0x38>)
 802a83a:	2800      	cmp	r0, #0
 802a83c:	bf0c      	ite	eq
 802a83e:	4618      	moveq	r0, r3
 802a840:	2000      	movne	r0, #0
 802a842:	bd10      	pop	{r4, pc}
 802a844:	0802d63c 	.word	0x0802d63c
 802a848:	0802d5c0 	.word	0x0802d5c0
 802a84c:	0802d5e8 	.word	0x0802d5e8

0802a850 <__locale_charset>:
 802a850:	f240 606c 	movw	r0, #1644	; 0x66c
 802a854:	f2c2 0000 	movt	r0, #8192	; 0x2000
 802a858:	4770      	bx	lr
 802a85a:	bf00      	nop

0802a85c <__locale_mb_cur_max>:
 802a85c:	f240 638c 	movw	r3, #1676	; 0x68c
 802a860:	f2c2 0300 	movt	r3, #8192	; 0x2000
 802a864:	6818      	ldr	r0, [r3, #0]
 802a866:	4770      	bx	lr

0802a868 <__locale_msgcharset>:
 802a868:	f240 6014 	movw	r0, #1556	; 0x614
 802a86c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 802a870:	4770      	bx	lr
 802a872:	bf00      	nop

0802a874 <__locale_cjk_lang>:
 802a874:	2000      	movs	r0, #0
 802a876:	4770      	bx	lr

0802a878 <_localeconv_r>:
 802a878:	f240 6034 	movw	r0, #1588	; 0x634
 802a87c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 802a880:	4770      	bx	lr
 802a882:	bf00      	nop

0802a884 <setlocale>:
 802a884:	b410      	push	{r4}
 802a886:	f240 6310 	movw	r3, #1552	; 0x610
 802a88a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 802a88e:	4604      	mov	r4, r0
 802a890:	6818      	ldr	r0, [r3, #0]
 802a892:	460a      	mov	r2, r1
 802a894:	4621      	mov	r1, r4
 802a896:	bc10      	pop	{r4}
 802a898:	f7ff bfba 	b.w	802a810 <_setlocale_r>

0802a89c <localeconv>:
 802a89c:	f240 6034 	movw	r0, #1588	; 0x634
 802a8a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 802a8a4:	4770      	bx	lr
 802a8a6:	bf00      	nop

0802a8a8 <memchr>:
 802a8a8:	0783      	lsls	r3, r0, #30
 802a8aa:	b4f0      	push	{r4, r5, r6, r7}
 802a8ac:	b2c9      	uxtb	r1, r1
 802a8ae:	f000 8096 	beq.w	802a9de <memchr+0x136>
 802a8b2:	1e53      	subs	r3, r2, #1
 802a8b4:	2a00      	cmp	r2, #0
 802a8b6:	f000 8094 	beq.w	802a9e2 <memchr+0x13a>
 802a8ba:	7802      	ldrb	r2, [r0, #0]
 802a8bc:	428a      	cmp	r2, r1
 802a8be:	d00b      	beq.n	802a8d8 <memchr+0x30>
 802a8c0:	1c42      	adds	r2, r0, #1
 802a8c2:	07d8      	lsls	r0, r3, #31
 802a8c4:	d51a      	bpl.n	802a8fc <memchr+0x54>
 802a8c6:	f012 0f03 	tst.w	r2, #3
 802a8ca:	4610      	mov	r0, r2
 802a8cc:	d01c      	beq.n	802a908 <memchr+0x60>
 802a8ce:	7814      	ldrb	r4, [r2, #0]
 802a8d0:	3b01      	subs	r3, #1
 802a8d2:	3201      	adds	r2, #1
 802a8d4:	428c      	cmp	r4, r1
 802a8d6:	d111      	bne.n	802a8fc <memchr+0x54>
 802a8d8:	bcf0      	pop	{r4, r5, r6, r7}
 802a8da:	4770      	bx	lr
 802a8dc:	2b00      	cmp	r3, #0
 802a8de:	d07c      	beq.n	802a9da <memchr+0x132>
 802a8e0:	7812      	ldrb	r2, [r2, #0]
 802a8e2:	3b01      	subs	r3, #1
 802a8e4:	428a      	cmp	r2, r1
 802a8e6:	d0f7      	beq.n	802a8d8 <memchr+0x30>
 802a8e8:	f014 0f03 	tst.w	r4, #3
 802a8ec:	4620      	mov	r0, r4
 802a8ee:	f104 0201 	add.w	r2, r4, #1
 802a8f2:	d009      	beq.n	802a908 <memchr+0x60>
 802a8f4:	7824      	ldrb	r4, [r4, #0]
 802a8f6:	3b01      	subs	r3, #1
 802a8f8:	428c      	cmp	r4, r1
 802a8fa:	d0ed      	beq.n	802a8d8 <memchr+0x30>
 802a8fc:	f012 0f03 	tst.w	r2, #3
 802a900:	4610      	mov	r0, r2
 802a902:	f102 0401 	add.w	r4, r2, #1
 802a906:	d1e9      	bne.n	802a8dc <memchr+0x34>
 802a908:	2b03      	cmp	r3, #3
 802a90a:	d93f      	bls.n	802a98c <memchr+0xe4>
 802a90c:	6804      	ldr	r4, [r0, #0]
 802a90e:	ea41 2501 	orr.w	r5, r1, r1, lsl #8
 802a912:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 802a916:	ea85 0704 	eor.w	r7, r5, r4
 802a91a:	f1a7 3201 	sub.w	r2, r7, #16843009	; 0x1010101
 802a91e:	ea22 0207 	bic.w	r2, r2, r7
 802a922:	1f1e      	subs	r6, r3, #4
 802a924:	1d04      	adds	r4, r0, #4
 802a926:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 802a92a:	f3c6 0780 	ubfx	r7, r6, #2, #1
 802a92e:	d12d      	bne.n	802a98c <memchr+0xe4>
 802a930:	2e03      	cmp	r6, #3
 802a932:	4633      	mov	r3, r6
 802a934:	d929      	bls.n	802a98a <memchr+0xe2>
 802a936:	b167      	cbz	r7, 802a952 <memchr+0xaa>
 802a938:	4620      	mov	r0, r4
 802a93a:	3404      	adds	r4, #4
 802a93c:	6806      	ldr	r6, [r0, #0]
 802a93e:	ea85 0206 	eor.w	r2, r5, r6
 802a942:	f1a2 3601 	sub.w	r6, r2, #16843009	; 0x1010101
 802a946:	ea26 0202 	bic.w	r2, r6, r2
 802a94a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 802a94e:	d019      	beq.n	802a984 <memchr+0xdc>
 802a950:	e01c      	b.n	802a98c <memchr+0xe4>
 802a952:	1d26      	adds	r6, r4, #4
 802a954:	4620      	mov	r0, r4
 802a956:	6824      	ldr	r4, [r4, #0]
 802a958:	ea85 0204 	eor.w	r2, r5, r4
 802a95c:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 802a960:	ea24 0202 	bic.w	r2, r4, r2
 802a964:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 802a968:	d110      	bne.n	802a98c <memchr+0xe4>
 802a96a:	6834      	ldr	r4, [r6, #0]
 802a96c:	ea85 0204 	eor.w	r2, r5, r4
 802a970:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 802a974:	ea24 0202 	bic.w	r2, r4, r2
 802a978:	3b04      	subs	r3, #4
 802a97a:	1d34      	adds	r4, r6, #4
 802a97c:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 802a980:	4630      	mov	r0, r6
 802a982:	d103      	bne.n	802a98c <memchr+0xe4>
 802a984:	3b04      	subs	r3, #4
 802a986:	2b03      	cmp	r3, #3
 802a988:	d8e3      	bhi.n	802a952 <memchr+0xaa>
 802a98a:	4620      	mov	r0, r4
 802a98c:	1e5d      	subs	r5, r3, #1
 802a98e:	b323      	cbz	r3, 802a9da <memchr+0x132>
 802a990:	7803      	ldrb	r3, [r0, #0]
 802a992:	428b      	cmp	r3, r1
 802a994:	d0a0      	beq.n	802a8d8 <memchr+0x30>
 802a996:	1c43      	adds	r3, r0, #1
 802a998:	2200      	movs	r2, #0
 802a99a:	07e8      	lsls	r0, r5, #31
 802a99c:	d514      	bpl.n	802a9c8 <memchr+0x120>
 802a99e:	4618      	mov	r0, r3
 802a9a0:	2201      	movs	r2, #1
 802a9a2:	7804      	ldrb	r4, [r0, #0]
 802a9a4:	3301      	adds	r3, #1
 802a9a6:	428c      	cmp	r4, r1
 802a9a8:	d096      	beq.n	802a8d8 <memchr+0x30>
 802a9aa:	4295      	cmp	r5, r2
 802a9ac:	4618      	mov	r0, r3
 802a9ae:	f103 0401 	add.w	r4, r3, #1
 802a9b2:	f102 0202 	add.w	r2, r2, #2
 802a9b6:	d00e      	beq.n	802a9d6 <memchr+0x12e>
 802a9b8:	781b      	ldrb	r3, [r3, #0]
 802a9ba:	428b      	cmp	r3, r1
 802a9bc:	d08c      	beq.n	802a8d8 <memchr+0x30>
 802a9be:	1c63      	adds	r3, r4, #1
 802a9c0:	4620      	mov	r0, r4
 802a9c2:	7824      	ldrb	r4, [r4, #0]
 802a9c4:	428c      	cmp	r4, r1
 802a9c6:	d087      	beq.n	802a8d8 <memchr+0x30>
 802a9c8:	4295      	cmp	r5, r2
 802a9ca:	4618      	mov	r0, r3
 802a9cc:	f103 0401 	add.w	r4, r3, #1
 802a9d0:	f102 0202 	add.w	r2, r2, #2
 802a9d4:	d1f0      	bne.n	802a9b8 <memchr+0x110>
 802a9d6:	2000      	movs	r0, #0
 802a9d8:	e77e      	b.n	802a8d8 <memchr+0x30>
 802a9da:	4618      	mov	r0, r3
 802a9dc:	e77c      	b.n	802a8d8 <memchr+0x30>
 802a9de:	4613      	mov	r3, r2
 802a9e0:	e792      	b.n	802a908 <memchr+0x60>
 802a9e2:	4610      	mov	r0, r2
 802a9e4:	e778      	b.n	802a8d8 <memchr+0x30>
 802a9e6:	bf00      	nop

0802a9e8 <_Balloc>:
 802a9e8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 802a9ea:	b570      	push	{r4, r5, r6, lr}
 802a9ec:	4605      	mov	r5, r0
 802a9ee:	460c      	mov	r4, r1
 802a9f0:	b14b      	cbz	r3, 802aa06 <_Balloc+0x1e>
 802a9f2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 802a9f6:	b180      	cbz	r0, 802aa1a <_Balloc+0x32>
 802a9f8:	6801      	ldr	r1, [r0, #0]
 802a9fa:	f843 1024 	str.w	r1, [r3, r4, lsl #2]
 802a9fe:	2300      	movs	r3, #0
 802aa00:	6103      	str	r3, [r0, #16]
 802aa02:	60c3      	str	r3, [r0, #12]
 802aa04:	bd70      	pop	{r4, r5, r6, pc}
 802aa06:	2104      	movs	r1, #4
 802aa08:	2221      	movs	r2, #33	; 0x21
 802aa0a:	f7f0 fc0b 	bl	801b224 <_calloc_r>
 802aa0e:	4603      	mov	r3, r0
 802aa10:	64e8      	str	r0, [r5, #76]	; 0x4c
 802aa12:	2800      	cmp	r0, #0
 802aa14:	d1ed      	bne.n	802a9f2 <_Balloc+0xa>
 802aa16:	2000      	movs	r0, #0
 802aa18:	bd70      	pop	{r4, r5, r6, pc}
 802aa1a:	2101      	movs	r1, #1
 802aa1c:	fa01 f604 	lsl.w	r6, r1, r4
 802aa20:	1d72      	adds	r2, r6, #5
 802aa22:	4628      	mov	r0, r5
 802aa24:	0092      	lsls	r2, r2, #2
 802aa26:	f7f0 fbfd 	bl	801b224 <_calloc_r>
 802aa2a:	2800      	cmp	r0, #0
 802aa2c:	d0f3      	beq.n	802aa16 <_Balloc+0x2e>
 802aa2e:	6044      	str	r4, [r0, #4]
 802aa30:	6086      	str	r6, [r0, #8]
 802aa32:	e7e4      	b.n	802a9fe <_Balloc+0x16>

0802aa34 <_Bfree>:
 802aa34:	b131      	cbz	r1, 802aa44 <_Bfree+0x10>
 802aa36:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 802aa38:	684a      	ldr	r2, [r1, #4]
 802aa3a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 802aa3e:	6008      	str	r0, [r1, #0]
 802aa40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 802aa44:	4770      	bx	lr
 802aa46:	bf00      	nop

0802aa48 <__multadd>:
 802aa48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802aa4c:	460e      	mov	r6, r1
 802aa4e:	6949      	ldr	r1, [r1, #20]
 802aa50:	6937      	ldr	r7, [r6, #16]
 802aa52:	b28c      	uxth	r4, r1
 802aa54:	0c0d      	lsrs	r5, r1, #16
 802aa56:	fb02 3304 	mla	r3, r2, r4, r3
 802aa5a:	fb02 f105 	mul.w	r1, r2, r5
 802aa5e:	eb01 4513 	add.w	r5, r1, r3, lsr #16
 802aa62:	f106 0418 	add.w	r4, r6, #24
 802aa66:	b29b      	uxth	r3, r3
 802aa68:	eb03 4305 	add.w	r3, r3, r5, lsl #16
 802aa6c:	f844 3c04 	str.w	r3, [r4, #-4]
 802aa70:	2301      	movs	r3, #1
 802aa72:	1e79      	subs	r1, r7, #1
 802aa74:	0c2d      	lsrs	r5, r5, #16
 802aa76:	429f      	cmp	r7, r3
 802aa78:	4680      	mov	r8, r0
 802aa7a:	f001 0001 	and.w	r0, r1, #1
 802aa7e:	dd39      	ble.n	802aaf4 <__multadd+0xac>
 802aa80:	b198      	cbz	r0, 802aaaa <__multadd+0x62>
 802aa82:	6824      	ldr	r4, [r4, #0]
 802aa84:	b2a3      	uxth	r3, r4
 802aa86:	0c21      	lsrs	r1, r4, #16
 802aa88:	fb02 5503 	mla	r5, r2, r3, r5
 802aa8c:	fb02 f101 	mul.w	r1, r2, r1
 802aa90:	b2ab      	uxth	r3, r5
 802aa92:	eb01 4015 	add.w	r0, r1, r5, lsr #16
 802aa96:	eb03 4100 	add.w	r1, r3, r0, lsl #16
 802aa9a:	f106 041c 	add.w	r4, r6, #28
 802aa9e:	2302      	movs	r3, #2
 802aaa0:	0c05      	lsrs	r5, r0, #16
 802aaa2:	429f      	cmp	r7, r3
 802aaa4:	f844 1c04 	str.w	r1, [r4, #-4]
 802aaa8:	dd24      	ble.n	802aaf4 <__multadd+0xac>
 802aaaa:	6820      	ldr	r0, [r4, #0]
 802aaac:	b281      	uxth	r1, r0
 802aaae:	0c00      	lsrs	r0, r0, #16
 802aab0:	fb02 5101 	mla	r1, r2, r1, r5
 802aab4:	fb02 f000 	mul.w	r0, r2, r0
 802aab8:	4625      	mov	r5, r4
 802aaba:	eb00 4011 	add.w	r0, r0, r1, lsr #16
 802aabe:	b289      	uxth	r1, r1
 802aac0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 802aac4:	f845 1b04 	str.w	r1, [r5], #4
 802aac8:	6864      	ldr	r4, [r4, #4]
 802aaca:	fa1f fc84 	uxth.w	ip, r4
 802aace:	0c21      	lsrs	r1, r4, #16
 802aad0:	fb02 fc0c 	mul.w	ip, r2, ip
 802aad4:	eb0c 4010 	add.w	r0, ip, r0, lsr #16
 802aad8:	fb02 f101 	mul.w	r1, r2, r1
 802aadc:	eb01 4110 	add.w	r1, r1, r0, lsr #16
 802aae0:	462c      	mov	r4, r5
 802aae2:	3302      	adds	r3, #2
 802aae4:	b285      	uxth	r5, r0
 802aae6:	eb05 4001 	add.w	r0, r5, r1, lsl #16
 802aaea:	0c0d      	lsrs	r5, r1, #16
 802aaec:	429f      	cmp	r7, r3
 802aaee:	f844 0b04 	str.w	r0, [r4], #4
 802aaf2:	dcda      	bgt.n	802aaaa <__multadd+0x62>
 802aaf4:	b13d      	cbz	r5, 802ab06 <__multadd+0xbe>
 802aaf6:	68b2      	ldr	r2, [r6, #8]
 802aaf8:	4297      	cmp	r7, r2
 802aafa:	da07      	bge.n	802ab0c <__multadd+0xc4>
 802aafc:	eb06 0287 	add.w	r2, r6, r7, lsl #2
 802ab00:	3701      	adds	r7, #1
 802ab02:	6155      	str	r5, [r2, #20]
 802ab04:	6137      	str	r7, [r6, #16]
 802ab06:	4630      	mov	r0, r6
 802ab08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802ab0c:	6873      	ldr	r3, [r6, #4]
 802ab0e:	4640      	mov	r0, r8
 802ab10:	1c59      	adds	r1, r3, #1
 802ab12:	f7ff ff69 	bl	802a9e8 <_Balloc>
 802ab16:	6931      	ldr	r1, [r6, #16]
 802ab18:	1c8a      	adds	r2, r1, #2
 802ab1a:	4604      	mov	r4, r0
 802ab1c:	f106 010c 	add.w	r1, r6, #12
 802ab20:	f100 000c 	add.w	r0, r0, #12
 802ab24:	0092      	lsls	r2, r2, #2
 802ab26:	f7fc fa07 	bl	8026f38 <memcpy>
 802ab2a:	6870      	ldr	r0, [r6, #4]
 802ab2c:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 802ab30:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 802ab34:	6031      	str	r1, [r6, #0]
 802ab36:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 802ab3a:	4626      	mov	r6, r4
 802ab3c:	e7de      	b.n	802aafc <__multadd+0xb4>
 802ab3e:	bf00      	nop

0802ab40 <__s2b>:
 802ab40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802ab44:	f648 6639 	movw	r6, #36409	; 0x8e39
 802ab48:	f6c3 06e3 	movt	r6, #14563	; 0x38e3
 802ab4c:	461f      	mov	r7, r3
 802ab4e:	f103 0308 	add.w	r3, r3, #8
 802ab52:	fb86 4503 	smull	r4, r5, r6, r3
 802ab56:	17dc      	asrs	r4, r3, #31
 802ab58:	ebc4 0665 	rsb	r6, r4, r5, asr #1
 802ab5c:	2e01      	cmp	r6, #1
 802ab5e:	4605      	mov	r5, r0
 802ab60:	4689      	mov	r9, r1
 802ab62:	4690      	mov	r8, r2
 802ab64:	f340 808a 	ble.w	802ac7c <__s2b+0x13c>
 802ab68:	2401      	movs	r4, #1
 802ab6a:	2100      	movs	r1, #0
 802ab6c:	0064      	lsls	r4, r4, #1
 802ab6e:	3101      	adds	r1, #1
 802ab70:	42a6      	cmp	r6, r4
 802ab72:	dcfb      	bgt.n	802ab6c <__s2b+0x2c>
 802ab74:	4628      	mov	r0, r5
 802ab76:	f7ff ff37 	bl	802a9e8 <_Balloc>
 802ab7a:	4601      	mov	r1, r0
 802ab7c:	980a      	ldr	r0, [sp, #40]	; 0x28
 802ab7e:	2201      	movs	r2, #1
 802ab80:	f1b8 0f09 	cmp.w	r8, #9
 802ab84:	6148      	str	r0, [r1, #20]
 802ab86:	610a      	str	r2, [r1, #16]
 802ab88:	dd73      	ble.n	802ac72 <__s2b+0x132>
 802ab8a:	f109 0609 	add.w	r6, r9, #9
 802ab8e:	eb09 0408 	add.w	r4, r9, r8
 802ab92:	7833      	ldrb	r3, [r6, #0]
 802ab94:	ea6f 0a06 	mvn.w	sl, r6
 802ab98:	220a      	movs	r2, #10
 802ab9a:	eb04 0c0a 	add.w	ip, r4, sl
 802ab9e:	3b30      	subs	r3, #48	; 0x30
 802aba0:	4628      	mov	r0, r5
 802aba2:	eb09 0b02 	add.w	fp, r9, r2
 802aba6:	f00c 0a01 	and.w	sl, ip, #1
 802abaa:	f7ff ff4d 	bl	802aa48 <__multadd>
 802abae:	45a3      	cmp	fp, r4
 802abb0:	4601      	mov	r1, r0
 802abb2:	d023      	beq.n	802abfc <__s2b+0xbc>
 802abb4:	f1ba 0f00 	cmp.w	sl, #0
 802abb8:	d00b      	beq.n	802abd2 <__s2b+0x92>
 802abba:	f89b 3000 	ldrb.w	r3, [fp]
 802abbe:	220a      	movs	r2, #10
 802abc0:	3b30      	subs	r3, #48	; 0x30
 802abc2:	4628      	mov	r0, r5
 802abc4:	f7ff ff40 	bl	802aa48 <__multadd>
 802abc8:	f109 0b0b 	add.w	fp, r9, #11
 802abcc:	45a3      	cmp	fp, r4
 802abce:	4601      	mov	r1, r0
 802abd0:	d014      	beq.n	802abfc <__s2b+0xbc>
 802abd2:	46d9      	mov	r9, fp
 802abd4:	220a      	movs	r2, #10
 802abd6:	f819 3b01 	ldrb.w	r3, [r9], #1
 802abda:	4628      	mov	r0, r5
 802abdc:	3b30      	subs	r3, #48	; 0x30
 802abde:	f7ff ff33 	bl	802aa48 <__multadd>
 802abe2:	f89b 3001 	ldrb.w	r3, [fp, #1]
 802abe6:	4601      	mov	r1, r0
 802abe8:	220a      	movs	r2, #10
 802abea:	3b30      	subs	r3, #48	; 0x30
 802abec:	4628      	mov	r0, r5
 802abee:	f7ff ff2b 	bl	802aa48 <__multadd>
 802abf2:	f109 0b01 	add.w	fp, r9, #1
 802abf6:	45a3      	cmp	fp, r4
 802abf8:	4601      	mov	r1, r0
 802abfa:	d1ea      	bne.n	802abd2 <__s2b+0x92>
 802abfc:	eb06 0308 	add.w	r3, r6, r8
 802ac00:	f1a3 0908 	sub.w	r9, r3, #8
 802ac04:	4547      	cmp	r7, r8
 802ac06:	dd31      	ble.n	802ac6c <__s2b+0x12c>
 802ac08:	464c      	mov	r4, r9
 802ac0a:	220a      	movs	r2, #10
 802ac0c:	f814 3b01 	ldrb.w	r3, [r4], #1
 802ac10:	4628      	mov	r0, r5
 802ac12:	3b30      	subs	r3, #48	; 0x30
 802ac14:	f7ff ff18 	bl	802aa48 <__multadd>
 802ac18:	ebc8 0707 	rsb	r7, r8, r7
 802ac1c:	444f      	add	r7, r9
 802ac1e:	ea6f 0609 	mvn.w	r6, r9
 802ac22:	eb07 0906 	add.w	r9, r7, r6
 802ac26:	42bc      	cmp	r4, r7
 802ac28:	f009 0601 	and.w	r6, r9, #1
 802ac2c:	4601      	mov	r1, r0
 802ac2e:	d01d      	beq.n	802ac6c <__s2b+0x12c>
 802ac30:	b14e      	cbz	r6, 802ac46 <__s2b+0x106>
 802ac32:	f814 3b01 	ldrb.w	r3, [r4], #1
 802ac36:	220a      	movs	r2, #10
 802ac38:	3b30      	subs	r3, #48	; 0x30
 802ac3a:	4628      	mov	r0, r5
 802ac3c:	f7ff ff04 	bl	802aa48 <__multadd>
 802ac40:	42bc      	cmp	r4, r7
 802ac42:	4601      	mov	r1, r0
 802ac44:	d012      	beq.n	802ac6c <__s2b+0x12c>
 802ac46:	4626      	mov	r6, r4
 802ac48:	220a      	movs	r2, #10
 802ac4a:	f816 3b01 	ldrb.w	r3, [r6], #1
 802ac4e:	4628      	mov	r0, r5
 802ac50:	3b30      	subs	r3, #48	; 0x30
 802ac52:	f7ff fef9 	bl	802aa48 <__multadd>
 802ac56:	7863      	ldrb	r3, [r4, #1]
 802ac58:	4601      	mov	r1, r0
 802ac5a:	220a      	movs	r2, #10
 802ac5c:	3b30      	subs	r3, #48	; 0x30
 802ac5e:	4628      	mov	r0, r5
 802ac60:	f7ff fef2 	bl	802aa48 <__multadd>
 802ac64:	1c74      	adds	r4, r6, #1
 802ac66:	42bc      	cmp	r4, r7
 802ac68:	4601      	mov	r1, r0
 802ac6a:	d1ec      	bne.n	802ac46 <__s2b+0x106>
 802ac6c:	4608      	mov	r0, r1
 802ac6e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802ac72:	f109 090a 	add.w	r9, r9, #10
 802ac76:	f04f 0809 	mov.w	r8, #9
 802ac7a:	e7c3      	b.n	802ac04 <__s2b+0xc4>
 802ac7c:	2100      	movs	r1, #0
 802ac7e:	e779      	b.n	802ab74 <__s2b+0x34>

0802ac80 <__hi0bits>:
 802ac80:	0c02      	lsrs	r2, r0, #16
 802ac82:	4603      	mov	r3, r0
 802ac84:	d116      	bne.n	802acb4 <__hi0bits+0x34>
 802ac86:	0403      	lsls	r3, r0, #16
 802ac88:	2010      	movs	r0, #16
 802ac8a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 802ac8e:	d101      	bne.n	802ac94 <__hi0bits+0x14>
 802ac90:	3008      	adds	r0, #8
 802ac92:	021b      	lsls	r3, r3, #8
 802ac94:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 802ac98:	d101      	bne.n	802ac9e <__hi0bits+0x1e>
 802ac9a:	3004      	adds	r0, #4
 802ac9c:	011b      	lsls	r3, r3, #4
 802ac9e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 802aca2:	d101      	bne.n	802aca8 <__hi0bits+0x28>
 802aca4:	3002      	adds	r0, #2
 802aca6:	009b      	lsls	r3, r3, #2
 802aca8:	2b00      	cmp	r3, #0
 802acaa:	db02      	blt.n	802acb2 <__hi0bits+0x32>
 802acac:	005b      	lsls	r3, r3, #1
 802acae:	d403      	bmi.n	802acb8 <__hi0bits+0x38>
 802acb0:	2020      	movs	r0, #32
 802acb2:	4770      	bx	lr
 802acb4:	2000      	movs	r0, #0
 802acb6:	e7e8      	b.n	802ac8a <__hi0bits+0xa>
 802acb8:	3001      	adds	r0, #1
 802acba:	4770      	bx	lr

0802acbc <__lo0bits>:
 802acbc:	6803      	ldr	r3, [r0, #0]
 802acbe:	4602      	mov	r2, r0
 802acc0:	f013 0007 	ands.w	r0, r3, #7
 802acc4:	d007      	beq.n	802acd6 <__lo0bits+0x1a>
 802acc6:	07d9      	lsls	r1, r3, #31
 802acc8:	d41f      	bmi.n	802ad0a <__lo0bits+0x4e>
 802acca:	0798      	lsls	r0, r3, #30
 802accc:	d41f      	bmi.n	802ad0e <__lo0bits+0x52>
 802acce:	0898      	lsrs	r0, r3, #2
 802acd0:	6010      	str	r0, [r2, #0]
 802acd2:	2002      	movs	r0, #2
 802acd4:	4770      	bx	lr
 802acd6:	b299      	uxth	r1, r3
 802acd8:	b909      	cbnz	r1, 802acde <__lo0bits+0x22>
 802acda:	0c1b      	lsrs	r3, r3, #16
 802acdc:	2010      	movs	r0, #16
 802acde:	f013 0fff 	tst.w	r3, #255	; 0xff
 802ace2:	d101      	bne.n	802ace8 <__lo0bits+0x2c>
 802ace4:	3008      	adds	r0, #8
 802ace6:	0a1b      	lsrs	r3, r3, #8
 802ace8:	0719      	lsls	r1, r3, #28
 802acea:	d101      	bne.n	802acf0 <__lo0bits+0x34>
 802acec:	3004      	adds	r0, #4
 802acee:	091b      	lsrs	r3, r3, #4
 802acf0:	0799      	lsls	r1, r3, #30
 802acf2:	d101      	bne.n	802acf8 <__lo0bits+0x3c>
 802acf4:	3002      	adds	r0, #2
 802acf6:	089b      	lsrs	r3, r3, #2
 802acf8:	07d9      	lsls	r1, r3, #31
 802acfa:	d404      	bmi.n	802ad06 <__lo0bits+0x4a>
 802acfc:	085b      	lsrs	r3, r3, #1
 802acfe:	d101      	bne.n	802ad04 <__lo0bits+0x48>
 802ad00:	2020      	movs	r0, #32
 802ad02:	4770      	bx	lr
 802ad04:	3001      	adds	r0, #1
 802ad06:	6013      	str	r3, [r2, #0]
 802ad08:	4770      	bx	lr
 802ad0a:	2000      	movs	r0, #0
 802ad0c:	4770      	bx	lr
 802ad0e:	0859      	lsrs	r1, r3, #1
 802ad10:	6011      	str	r1, [r2, #0]
 802ad12:	2001      	movs	r0, #1
 802ad14:	4770      	bx	lr
 802ad16:	bf00      	nop

0802ad18 <__i2b>:
 802ad18:	b510      	push	{r4, lr}
 802ad1a:	460c      	mov	r4, r1
 802ad1c:	2101      	movs	r1, #1
 802ad1e:	f7ff fe63 	bl	802a9e8 <_Balloc>
 802ad22:	2201      	movs	r2, #1
 802ad24:	6144      	str	r4, [r0, #20]
 802ad26:	6102      	str	r2, [r0, #16]
 802ad28:	bd10      	pop	{r4, pc}
 802ad2a:	bf00      	nop

0802ad2c <__multiply>:
 802ad2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802ad30:	690c      	ldr	r4, [r1, #16]
 802ad32:	6917      	ldr	r7, [r2, #16]
 802ad34:	42bc      	cmp	r4, r7
 802ad36:	b085      	sub	sp, #20
 802ad38:	460e      	mov	r6, r1
 802ad3a:	4690      	mov	r8, r2
 802ad3c:	da04      	bge.n	802ad48 <__multiply+0x1c>
 802ad3e:	4622      	mov	r2, r4
 802ad40:	4646      	mov	r6, r8
 802ad42:	463c      	mov	r4, r7
 802ad44:	4688      	mov	r8, r1
 802ad46:	4617      	mov	r7, r2
 802ad48:	68b3      	ldr	r3, [r6, #8]
 802ad4a:	6871      	ldr	r1, [r6, #4]
 802ad4c:	19e2      	adds	r2, r4, r7
 802ad4e:	429a      	cmp	r2, r3
 802ad50:	bfc8      	it	gt
 802ad52:	3101      	addgt	r1, #1
 802ad54:	9201      	str	r2, [sp, #4]
 802ad56:	f7ff fe47 	bl	802a9e8 <_Balloc>
 802ad5a:	9901      	ldr	r1, [sp, #4]
 802ad5c:	9003      	str	r0, [sp, #12]
 802ad5e:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 802ad62:	3314      	adds	r3, #20
 802ad64:	3014      	adds	r0, #20
 802ad66:	4298      	cmp	r0, r3
 802ad68:	9302      	str	r3, [sp, #8]
 802ad6a:	d21a      	bcs.n	802ada2 <__multiply+0x76>
 802ad6c:	9902      	ldr	r1, [sp, #8]
 802ad6e:	9b03      	ldr	r3, [sp, #12]
 802ad70:	43c2      	mvns	r2, r0
 802ad72:	188a      	adds	r2, r1, r2
 802ad74:	9902      	ldr	r1, [sp, #8]
 802ad76:	3318      	adds	r3, #24
 802ad78:	2500      	movs	r5, #0
 802ad7a:	4299      	cmp	r1, r3
 802ad7c:	6005      	str	r5, [r0, #0]
 802ad7e:	f3c2 0080 	ubfx	r0, r2, #2, #1
 802ad82:	d90e      	bls.n	802ada2 <__multiply+0x76>
 802ad84:	b128      	cbz	r0, 802ad92 <__multiply+0x66>
 802ad86:	601d      	str	r5, [r3, #0]
 802ad88:	9b03      	ldr	r3, [sp, #12]
 802ad8a:	9a02      	ldr	r2, [sp, #8]
 802ad8c:	331c      	adds	r3, #28
 802ad8e:	429a      	cmp	r2, r3
 802ad90:	d907      	bls.n	802ada2 <__multiply+0x76>
 802ad92:	9802      	ldr	r0, [sp, #8]
 802ad94:	4619      	mov	r1, r3
 802ad96:	f841 5b04 	str.w	r5, [r1], #4
 802ad9a:	605d      	str	r5, [r3, #4]
 802ad9c:	1d0b      	adds	r3, r1, #4
 802ad9e:	4298      	cmp	r0, r3
 802ada0:	d8f8      	bhi.n	802ad94 <__multiply+0x68>
 802ada2:	eb08 0387 	add.w	r3, r8, r7, lsl #2
 802ada6:	3314      	adds	r3, #20
 802ada8:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 802adac:	f108 0714 	add.w	r7, r8, #20
 802adb0:	3414      	adds	r4, #20
 802adb2:	429f      	cmp	r7, r3
 802adb4:	9300      	str	r3, [sp, #0]
 802adb6:	f106 0c14 	add.w	ip, r6, #20
 802adba:	f080 80f8 	bcs.w	802afae <__multiply+0x282>
 802adbe:	9803      	ldr	r0, [sp, #12]
 802adc0:	3018      	adds	r0, #24
 802adc2:	f857 3b04 	ldr.w	r3, [r7], #4
 802adc6:	b29a      	uxth	r2, r3
 802adc8:	2a00      	cmp	r2, #0
 802adca:	d06e      	beq.n	802aeaa <__multiply+0x17e>
 802adcc:	4661      	mov	r1, ip
 802adce:	f850 5c04 	ldr.w	r5, [r0, #-4]
 802add2:	f851 6b04 	ldr.w	r6, [r1], #4
 802add6:	b2ab      	uxth	r3, r5
 802add8:	fa1f f886 	uxth.w	r8, r6
 802addc:	0c2d      	lsrs	r5, r5, #16
 802adde:	0c36      	lsrs	r6, r6, #16
 802ade0:	fb02 3308 	mla	r3, r2, r8, r3
 802ade4:	fb02 5606 	mla	r6, r2, r6, r5
 802ade8:	eb06 4613 	add.w	r6, r6, r3, lsr #16
 802adec:	ea6f 050c 	mvn.w	r5, ip
 802adf0:	b29b      	uxth	r3, r3
 802adf2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 802adf6:	1965      	adds	r5, r4, r5
 802adf8:	0c36      	lsrs	r6, r6, #16
 802adfa:	428c      	cmp	r4, r1
 802adfc:	f840 3c04 	str.w	r3, [r0, #-4]
 802ae00:	f3c5 0580 	ubfx	r5, r5, #2, #1
 802ae04:	4603      	mov	r3, r0
 802ae06:	d94d      	bls.n	802aea4 <__multiply+0x178>
 802ae08:	b1cd      	cbz	r5, 802ae3e <__multiply+0x112>
 802ae0a:	f8dc 5004 	ldr.w	r5, [ip, #4]
 802ae0e:	6803      	ldr	r3, [r0, #0]
 802ae10:	fa1f f985 	uxth.w	r9, r5
 802ae14:	fa1f f883 	uxth.w	r8, r3
 802ae18:	0c2d      	lsrs	r5, r5, #16
 802ae1a:	0c1b      	lsrs	r3, r3, #16
 802ae1c:	fb02 8809 	mla	r8, r2, r9, r8
 802ae20:	4446      	add	r6, r8
 802ae22:	fb02 3505 	mla	r5, r2, r5, r3
 802ae26:	eb05 4516 	add.w	r5, r5, r6, lsr #16
 802ae2a:	4603      	mov	r3, r0
 802ae2c:	b2b6      	uxth	r6, r6
 802ae2e:	ea46 4605 	orr.w	r6, r6, r5, lsl #16
 802ae32:	3104      	adds	r1, #4
 802ae34:	f843 6b04 	str.w	r6, [r3], #4
 802ae38:	0c2e      	lsrs	r6, r5, #16
 802ae3a:	428c      	cmp	r4, r1
 802ae3c:	d932      	bls.n	802aea4 <__multiply+0x178>
 802ae3e:	460d      	mov	r5, r1
 802ae40:	f8d3 e000 	ldr.w	lr, [r3]
 802ae44:	f855 9b04 	ldr.w	r9, [r5], #4
 802ae48:	fa1f fa8e 	uxth.w	sl, lr
 802ae4c:	fa1f fb89 	uxth.w	fp, r9
 802ae50:	fb02 aa0b 	mla	sl, r2, fp, sl
 802ae54:	ea4f 4919 	mov.w	r9, r9, lsr #16
 802ae58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 802ae5c:	4456      	add	r6, sl
 802ae5e:	fb02 8e09 	mla	lr, r2, r9, r8
 802ae62:	eb0e 4916 	add.w	r9, lr, r6, lsr #16
 802ae66:	4698      	mov	r8, r3
 802ae68:	b2b6      	uxth	r6, r6
 802ae6a:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 802ae6e:	f848 6b04 	str.w	r6, [r8], #4
 802ae72:	684e      	ldr	r6, [r1, #4]
 802ae74:	685b      	ldr	r3, [r3, #4]
 802ae76:	fa1f fa86 	uxth.w	sl, r6
 802ae7a:	b299      	uxth	r1, r3
 802ae7c:	0c36      	lsrs	r6, r6, #16
 802ae7e:	0c1b      	lsrs	r3, r3, #16
 802ae80:	fb02 110a 	mla	r1, r2, sl, r1
 802ae84:	eb01 4119 	add.w	r1, r1, r9, lsr #16
 802ae88:	fb02 3606 	mla	r6, r2, r6, r3
 802ae8c:	eb06 4611 	add.w	r6, r6, r1, lsr #16
 802ae90:	b289      	uxth	r1, r1
 802ae92:	4643      	mov	r3, r8
 802ae94:	ea41 4806 	orr.w	r8, r1, r6, lsl #16
 802ae98:	1d29      	adds	r1, r5, #4
 802ae9a:	0c36      	lsrs	r6, r6, #16
 802ae9c:	428c      	cmp	r4, r1
 802ae9e:	f843 8b04 	str.w	r8, [r3], #4
 802aea2:	d8cc      	bhi.n	802ae3e <__multiply+0x112>
 802aea4:	601e      	str	r6, [r3, #0]
 802aea6:	f857 3c04 	ldr.w	r3, [r7, #-4]
 802aeaa:	0c1a      	lsrs	r2, r3, #16
 802aeac:	d07a      	beq.n	802afa4 <__multiply+0x278>
 802aeae:	f850 6c04 	ldr.w	r6, [r0, #-4]
 802aeb2:	f8bc 5000 	ldrh.w	r5, [ip]
 802aeb6:	0c31      	lsrs	r1, r6, #16
 802aeb8:	fb02 1505 	mla	r5, r2, r5, r1
 802aebc:	b2b3      	uxth	r3, r6
 802aebe:	ea43 4605 	orr.w	r6, r3, r5, lsl #16
 802aec2:	46e1      	mov	r9, ip
 802aec4:	4603      	mov	r3, r0
 802aec6:	f840 6c04 	str.w	r6, [r0, #-4]
 802aeca:	f859 1b04 	ldr.w	r1, [r9], #4
 802aece:	f853 6b04 	ldr.w	r6, [r3], #4
 802aed2:	0c09      	lsrs	r1, r1, #16
 802aed4:	fa1f fa86 	uxth.w	sl, r6
 802aed8:	fb02 a101 	mla	r1, r2, r1, sl
 802aedc:	ea6f 0e0c 	mvn.w	lr, ip
 802aee0:	eb04 080e 	add.w	r8, r4, lr
 802aee4:	eb01 4115 	add.w	r1, r1, r5, lsr #16
 802aee8:	454c      	cmp	r4, r9
 802aeea:	f3c8 0a80 	ubfx	sl, r8, #2, #1
 802aeee:	4605      	mov	r5, r0
 802aef0:	ea4f 4811 	mov.w	r8, r1, lsr #16
 802aef4:	d955      	bls.n	802afa2 <__multiply+0x276>
 802aef6:	f1ba 0f00 	cmp.w	sl, #0
 802aefa:	d01b      	beq.n	802af34 <__multiply+0x208>
 802aefc:	f8bc 5004 	ldrh.w	r5, [ip, #4]
 802af00:	0c36      	lsrs	r6, r6, #16
 802af02:	fb02 6505 	mla	r5, r2, r5, r6
 802af06:	eb05 0e08 	add.w	lr, r5, r8
 802af0a:	b289      	uxth	r1, r1
 802af0c:	ea41 460e 	orr.w	r6, r1, lr, lsl #16
 802af10:	f843 6c04 	str.w	r6, [r3, #-4]
 802af14:	f859 1b04 	ldr.w	r1, [r9], #4
 802af18:	461d      	mov	r5, r3
 802af1a:	f853 6b04 	ldr.w	r6, [r3], #4
 802af1e:	0c09      	lsrs	r1, r1, #16
 802af20:	fa1f fa86 	uxth.w	sl, r6
 802af24:	fb02 a101 	mla	r1, r2, r1, sl
 802af28:	eb01 411e 	add.w	r1, r1, lr, lsr #16
 802af2c:	454c      	cmp	r4, r9
 802af2e:	ea4f 4811 	mov.w	r8, r1, lsr #16
 802af32:	d936      	bls.n	802afa2 <__multiply+0x276>
 802af34:	f8b9 b000 	ldrh.w	fp, [r9]
 802af38:	0c35      	lsrs	r5, r6, #16
 802af3a:	fb02 5a0b 	mla	sl, r2, fp, r5
 802af3e:	44c2      	add	sl, r8
 802af40:	b289      	uxth	r1, r1
 802af42:	461d      	mov	r5, r3
 802af44:	464e      	mov	r6, r9
 802af46:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 802af4a:	f843 1c04 	str.w	r1, [r3, #-4]
 802af4e:	f856 eb04 	ldr.w	lr, [r6], #4
 802af52:	f855 1b04 	ldr.w	r1, [r5], #4
 802af56:	f8d9 8004 	ldr.w	r8, [r9, #4]
 802af5a:	fa1f fb81 	uxth.w	fp, r1
 802af5e:	ea4f 491e 	mov.w	r9, lr, lsr #16
 802af62:	0c09      	lsrs	r1, r1, #16
 802af64:	fb02 be09 	mla	lr, r2, r9, fp
 802af68:	fa1f f888 	uxth.w	r8, r8
 802af6c:	eb0e 491a 	add.w	r9, lr, sl, lsr #16
 802af70:	fb02 1e08 	mla	lr, r2, r8, r1
 802af74:	eb0e 4819 	add.w	r8, lr, r9, lsr #16
 802af78:	fa1f f189 	uxth.w	r1, r9
 802af7c:	46b1      	mov	r9, r6
 802af7e:	ea41 4608 	orr.w	r6, r1, r8, lsl #16
 802af82:	f845 6c04 	str.w	r6, [r5, #-4]
 802af86:	f859 1b04 	ldr.w	r1, [r9], #4
 802af8a:	685e      	ldr	r6, [r3, #4]
 802af8c:	0c09      	lsrs	r1, r1, #16
 802af8e:	b2b3      	uxth	r3, r6
 802af90:	fb02 3301 	mla	r3, r2, r1, r3
 802af94:	eb03 4118 	add.w	r1, r3, r8, lsr #16
 802af98:	1d2b      	adds	r3, r5, #4
 802af9a:	454c      	cmp	r4, r9
 802af9c:	ea4f 4811 	mov.w	r8, r1, lsr #16
 802afa0:	d8c8      	bhi.n	802af34 <__multiply+0x208>
 802afa2:	6029      	str	r1, [r5, #0]
 802afa4:	9a00      	ldr	r2, [sp, #0]
 802afa6:	3004      	adds	r0, #4
 802afa8:	42ba      	cmp	r2, r7
 802afaa:	f63f af0a 	bhi.w	802adc2 <__multiply+0x96>
 802afae:	9901      	ldr	r1, [sp, #4]
 802afb0:	2900      	cmp	r1, #0
 802afb2:	dd1a      	ble.n	802afea <__multiply+0x2be>
 802afb4:	9b02      	ldr	r3, [sp, #8]
 802afb6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 802afba:	3b04      	subs	r3, #4
 802afbc:	b9a8      	cbnz	r0, 802afea <__multiply+0x2be>
 802afbe:	9901      	ldr	r1, [sp, #4]
 802afc0:	1e4a      	subs	r2, r1, #1
 802afc2:	07d0      	lsls	r0, r2, #31
 802afc4:	d517      	bpl.n	802aff6 <__multiply+0x2ca>
 802afc6:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 802afca:	9201      	str	r2, [sp, #4]
 802afcc:	b968      	cbnz	r0, 802afea <__multiply+0x2be>
 802afce:	9a01      	ldr	r2, [sp, #4]
 802afd0:	e008      	b.n	802afe4 <__multiply+0x2b8>
 802afd2:	f853 1c04 	ldr.w	r1, [r3, #-4]
 802afd6:	3b04      	subs	r3, #4
 802afd8:	b931      	cbnz	r1, 802afe8 <__multiply+0x2bc>
 802afda:	f853 0c04 	ldr.w	r0, [r3, #-4]
 802afde:	3a01      	subs	r2, #1
 802afe0:	3b04      	subs	r3, #4
 802afe2:	b908      	cbnz	r0, 802afe8 <__multiply+0x2bc>
 802afe4:	3a01      	subs	r2, #1
 802afe6:	d1f4      	bne.n	802afd2 <__multiply+0x2a6>
 802afe8:	9201      	str	r2, [sp, #4]
 802afea:	9901      	ldr	r1, [sp, #4]
 802afec:	9803      	ldr	r0, [sp, #12]
 802afee:	6101      	str	r1, [r0, #16]
 802aff0:	b005      	add	sp, #20
 802aff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802aff6:	460a      	mov	r2, r1
 802aff8:	e7f4      	b.n	802afe4 <__multiply+0x2b8>
 802affa:	bf00      	nop

0802affc <__pow5mult>:
 802affc:	f012 0303 	ands.w	r3, r2, #3
 802b000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802b004:	4614      	mov	r4, r2
 802b006:	4680      	mov	r8, r0
 802b008:	460f      	mov	r7, r1
 802b00a:	d12b      	bne.n	802b064 <__pow5mult+0x68>
 802b00c:	10a4      	asrs	r4, r4, #2
 802b00e:	d01b      	beq.n	802b048 <__pow5mult+0x4c>
 802b010:	f8d8 6048 	ldr.w	r6, [r8, #72]	; 0x48
 802b014:	b92e      	cbnz	r6, 802b022 <__pow5mult+0x26>
 802b016:	e02e      	b.n	802b076 <__pow5mult+0x7a>
 802b018:	1064      	asrs	r4, r4, #1
 802b01a:	d015      	beq.n	802b048 <__pow5mult+0x4c>
 802b01c:	6835      	ldr	r5, [r6, #0]
 802b01e:	b1b5      	cbz	r5, 802b04e <__pow5mult+0x52>
 802b020:	462e      	mov	r6, r5
 802b022:	07e3      	lsls	r3, r4, #31
 802b024:	d5f8      	bpl.n	802b018 <__pow5mult+0x1c>
 802b026:	4639      	mov	r1, r7
 802b028:	4632      	mov	r2, r6
 802b02a:	4640      	mov	r0, r8
 802b02c:	f7ff fe7e 	bl	802ad2c <__multiply>
 802b030:	b1b7      	cbz	r7, 802b060 <__pow5mult+0x64>
 802b032:	687a      	ldr	r2, [r7, #4]
 802b034:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 802b038:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 802b03c:	1064      	asrs	r4, r4, #1
 802b03e:	6039      	str	r1, [r7, #0]
 802b040:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
 802b044:	4607      	mov	r7, r0
 802b046:	d1e9      	bne.n	802b01c <__pow5mult+0x20>
 802b048:	4638      	mov	r0, r7
 802b04a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802b04e:	4631      	mov	r1, r6
 802b050:	4632      	mov	r2, r6
 802b052:	4640      	mov	r0, r8
 802b054:	f7ff fe6a 	bl	802ad2c <__multiply>
 802b058:	6030      	str	r0, [r6, #0]
 802b05a:	6005      	str	r5, [r0, #0]
 802b05c:	4606      	mov	r6, r0
 802b05e:	e7e0      	b.n	802b022 <__pow5mult+0x26>
 802b060:	4607      	mov	r7, r0
 802b062:	e7d9      	b.n	802b018 <__pow5mult+0x1c>
 802b064:	1e5d      	subs	r5, r3, #1
 802b066:	4a09      	ldr	r2, [pc, #36]	; (802b08c <__pow5mult+0x90>)
 802b068:	2300      	movs	r3, #0
 802b06a:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 802b06e:	f7ff fceb 	bl	802aa48 <__multadd>
 802b072:	4607      	mov	r7, r0
 802b074:	e7ca      	b.n	802b00c <__pow5mult+0x10>
 802b076:	4640      	mov	r0, r8
 802b078:	f240 2171 	movw	r1, #625	; 0x271
 802b07c:	f7ff fe4c 	bl	802ad18 <__i2b>
 802b080:	4606      	mov	r6, r0
 802b082:	f8c8 0048 	str.w	r0, [r8, #72]	; 0x48
 802b086:	2000      	movs	r0, #0
 802b088:	6030      	str	r0, [r6, #0]
 802b08a:	e7ca      	b.n	802b022 <__pow5mult+0x26>
 802b08c:	0802d648 	.word	0x0802d648

0802b090 <__lshift>:
 802b090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802b094:	4617      	mov	r7, r2
 802b096:	690a      	ldr	r2, [r1, #16]
 802b098:	688b      	ldr	r3, [r1, #8]
 802b09a:	117e      	asrs	r6, r7, #5
 802b09c:	b083      	sub	sp, #12
 802b09e:	18b4      	adds	r4, r6, r2
 802b0a0:	9401      	str	r4, [sp, #4]
 802b0a2:	3401      	adds	r4, #1
 802b0a4:	429c      	cmp	r4, r3
 802b0a6:	460d      	mov	r5, r1
 802b0a8:	4680      	mov	r8, r0
 802b0aa:	6849      	ldr	r1, [r1, #4]
 802b0ac:	dd03      	ble.n	802b0b6 <__lshift+0x26>
 802b0ae:	005b      	lsls	r3, r3, #1
 802b0b0:	3101      	adds	r1, #1
 802b0b2:	429c      	cmp	r4, r3
 802b0b4:	dcfb      	bgt.n	802b0ae <__lshift+0x1e>
 802b0b6:	4640      	mov	r0, r8
 802b0b8:	f7ff fc96 	bl	802a9e8 <_Balloc>
 802b0bc:	2e00      	cmp	r6, #0
 802b0be:	f100 0114 	add.w	r1, r0, #20
 802b0c2:	dd1f      	ble.n	802b104 <__lshift+0x74>
 802b0c4:	2301      	movs	r3, #1
 802b0c6:	1e72      	subs	r2, r6, #1
 802b0c8:	f04f 0c00 	mov.w	ip, #0
 802b0cc:	42b3      	cmp	r3, r6
 802b0ce:	f8c1 c000 	str.w	ip, [r1]
 802b0d2:	ea02 0103 	and.w	r1, r2, r3
 802b0d6:	f100 0218 	add.w	r2, r0, #24
 802b0da:	d010      	beq.n	802b0fe <__lshift+0x6e>
 802b0dc:	b131      	cbz	r1, 802b0ec <__lshift+0x5c>
 802b0de:	2302      	movs	r3, #2
 802b0e0:	42b3      	cmp	r3, r6
 802b0e2:	f8c2 c000 	str.w	ip, [r2]
 802b0e6:	f100 021c 	add.w	r2, r0, #28
 802b0ea:	d008      	beq.n	802b0fe <__lshift+0x6e>
 802b0ec:	4611      	mov	r1, r2
 802b0ee:	3302      	adds	r3, #2
 802b0f0:	f841 cb04 	str.w	ip, [r1], #4
 802b0f4:	f8c2 c004 	str.w	ip, [r2, #4]
 802b0f8:	1d0a      	adds	r2, r1, #4
 802b0fa:	42b3      	cmp	r3, r6
 802b0fc:	d1f6      	bne.n	802b0ec <__lshift+0x5c>
 802b0fe:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 802b102:	3114      	adds	r1, #20
 802b104:	692e      	ldr	r6, [r5, #16]
 802b106:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 802b10a:	3614      	adds	r6, #20
 802b10c:	f017 071f 	ands.w	r7, r7, #31
 802b110:	f105 0e14 	add.w	lr, r5, #20
 802b114:	9700      	str	r7, [sp, #0]
 802b116:	d05b      	beq.n	802b1d0 <__lshift+0x140>
 802b118:	f8de 2000 	ldr.w	r2, [lr]
 802b11c:	fa02 f207 	lsl.w	r2, r2, r7
 802b120:	f105 0318 	add.w	r3, r5, #24
 802b124:	f841 2b04 	str.w	r2, [r1], #4
 802b128:	ea6f 090e 	mvn.w	r9, lr
 802b12c:	f853 2c04 	ldr.w	r2, [r3, #-4]
 802b130:	eb06 0a09 	add.w	sl, r6, r9
 802b134:	f1c7 0e20 	rsb	lr, r7, #32
 802b138:	429e      	cmp	r6, r3
 802b13a:	f3ca 0a80 	ubfx	sl, sl, #2, #1
 802b13e:	fa22 f90e 	lsr.w	r9, r2, lr
 802b142:	d931      	bls.n	802b1a8 <__lshift+0x118>
 802b144:	f1ba 0f00 	cmp.w	sl, #0
 802b148:	d00f      	beq.n	802b16a <__lshift+0xda>
 802b14a:	681f      	ldr	r7, [r3, #0]
 802b14c:	9b00      	ldr	r3, [sp, #0]
 802b14e:	fa07 f703 	lsl.w	r7, r7, r3
 802b152:	ea49 0207 	orr.w	r2, r9, r7
 802b156:	f105 031c 	add.w	r3, r5, #28
 802b15a:	f841 2b04 	str.w	r2, [r1], #4
 802b15e:	f853 7c04 	ldr.w	r7, [r3, #-4]
 802b162:	429e      	cmp	r6, r3
 802b164:	fa27 f90e 	lsr.w	r9, r7, lr
 802b168:	d91e      	bls.n	802b1a8 <__lshift+0x118>
 802b16a:	681a      	ldr	r2, [r3, #0]
 802b16c:	f8dd b000 	ldr.w	fp, [sp]
 802b170:	460f      	mov	r7, r1
 802b172:	fa02 fc0b 	lsl.w	ip, r2, fp
 802b176:	ea49 090c 	orr.w	r9, r9, ip
 802b17a:	f847 9b04 	str.w	r9, [r7], #4
 802b17e:	461a      	mov	r2, r3
 802b180:	f8d3 a004 	ldr.w	sl, [r3, #4]
 802b184:	f852 3b04 	ldr.w	r3, [r2], #4
 802b188:	fa0a fc0b 	lsl.w	ip, sl, fp
 802b18c:	fa23 fb0e 	lsr.w	fp, r3, lr
 802b190:	ea4b 0a0c 	orr.w	sl, fp, ip
 802b194:	4613      	mov	r3, r2
 802b196:	f8c1 a004 	str.w	sl, [r1, #4]
 802b19a:	f853 9b04 	ldr.w	r9, [r3], #4
 802b19e:	1d39      	adds	r1, r7, #4
 802b1a0:	429e      	cmp	r6, r3
 802b1a2:	fa29 f90e 	lsr.w	r9, r9, lr
 802b1a6:	d8e0      	bhi.n	802b16a <__lshift+0xda>
 802b1a8:	f8c1 9000 	str.w	r9, [r1]
 802b1ac:	f1b9 0f00 	cmp.w	r9, #0
 802b1b0:	d001      	beq.n	802b1b6 <__lshift+0x126>
 802b1b2:	9c01      	ldr	r4, [sp, #4]
 802b1b4:	3402      	adds	r4, #2
 802b1b6:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 802b1ba:	686a      	ldr	r2, [r5, #4]
 802b1bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 802b1c0:	3c01      	subs	r4, #1
 802b1c2:	6104      	str	r4, [r0, #16]
 802b1c4:	6029      	str	r1, [r5, #0]
 802b1c6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 802b1ca:	b003      	add	sp, #12
 802b1cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802b1d0:	ea6f 030e 	mvn.w	r3, lr
 802b1d4:	f8de 7000 	ldr.w	r7, [lr]
 802b1d8:	f105 0218 	add.w	r2, r5, #24
 802b1dc:	18f3      	adds	r3, r6, r3
 802b1de:	4296      	cmp	r6, r2
 802b1e0:	f841 7b04 	str.w	r7, [r1], #4
 802b1e4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 802b1e8:	d9e5      	bls.n	802b1b6 <__lshift+0x126>
 802b1ea:	b133      	cbz	r3, 802b1fa <__lshift+0x16a>
 802b1ec:	6813      	ldr	r3, [r2, #0]
 802b1ee:	f105 021c 	add.w	r2, r5, #28
 802b1f2:	4296      	cmp	r6, r2
 802b1f4:	f841 3b04 	str.w	r3, [r1], #4
 802b1f8:	d9dd      	bls.n	802b1b6 <__lshift+0x126>
 802b1fa:	4694      	mov	ip, r2
 802b1fc:	460f      	mov	r7, r1
 802b1fe:	f85c 3b04 	ldr.w	r3, [ip], #4
 802b202:	f847 3b04 	str.w	r3, [r7], #4
 802b206:	6853      	ldr	r3, [r2, #4]
 802b208:	f10c 0204 	add.w	r2, ip, #4
 802b20c:	604b      	str	r3, [r1, #4]
 802b20e:	1d39      	adds	r1, r7, #4
 802b210:	4296      	cmp	r6, r2
 802b212:	d8f2      	bhi.n	802b1fa <__lshift+0x16a>
 802b214:	e7cf      	b.n	802b1b6 <__lshift+0x126>
 802b216:	bf00      	nop

0802b218 <__mcmp>:
 802b218:	b4f0      	push	{r4, r5, r6, r7}
 802b21a:	690b      	ldr	r3, [r1, #16]
 802b21c:	4605      	mov	r5, r0
 802b21e:	6900      	ldr	r0, [r0, #16]
 802b220:	1ac0      	subs	r0, r0, r3
 802b222:	d124      	bne.n	802b26e <__mcmp+0x56>
 802b224:	1d1a      	adds	r2, r3, #4
 802b226:	0094      	lsls	r4, r2, #2
 802b228:	192b      	adds	r3, r5, r4
 802b22a:	1d1e      	adds	r6, r3, #4
 802b22c:	1909      	adds	r1, r1, r4
 802b22e:	3514      	adds	r5, #20
 802b230:	f856 4c04 	ldr.w	r4, [r6, #-4]
 802b234:	680a      	ldr	r2, [r1, #0]
 802b236:	43ef      	mvns	r7, r5
 802b238:	19be      	adds	r6, r7, r6
 802b23a:	4294      	cmp	r4, r2
 802b23c:	f3c6 0680 	ubfx	r6, r6, #2, #1
 802b240:	d110      	bne.n	802b264 <__mcmp+0x4c>
 802b242:	429d      	cmp	r5, r3
 802b244:	d213      	bcs.n	802b26e <__mcmp+0x56>
 802b246:	b13e      	cbz	r6, 802b258 <__mcmp+0x40>
 802b248:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 802b24c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 802b250:	4294      	cmp	r4, r2
 802b252:	d107      	bne.n	802b264 <__mcmp+0x4c>
 802b254:	429d      	cmp	r5, r3
 802b256:	d20a      	bcs.n	802b26e <__mcmp+0x56>
 802b258:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 802b25c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 802b260:	4294      	cmp	r4, r2
 802b262:	d0f1      	beq.n	802b248 <__mcmp+0x30>
 802b264:	42a2      	cmp	r2, r4
 802b266:	bf94      	ite	ls
 802b268:	2001      	movls	r0, #1
 802b26a:	f04f 30ff 	movhi.w	r0, #4294967295
 802b26e:	bcf0      	pop	{r4, r5, r6, r7}
 802b270:	4770      	bx	lr
 802b272:	bf00      	nop

0802b274 <__mdiff>:
 802b274:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802b278:	460f      	mov	r7, r1
 802b27a:	4605      	mov	r5, r0
 802b27c:	4611      	mov	r1, r2
 802b27e:	4638      	mov	r0, r7
 802b280:	4693      	mov	fp, r2
 802b282:	f7ff ffc9 	bl	802b218 <__mcmp>
 802b286:	1e04      	subs	r4, r0, #0
 802b288:	f000 80f1 	beq.w	802b46e <__mdiff+0x1fa>
 802b28c:	f2c0 80ea 	blt.w	802b464 <__mdiff+0x1f0>
 802b290:	2400      	movs	r4, #0
 802b292:	4628      	mov	r0, r5
 802b294:	6879      	ldr	r1, [r7, #4]
 802b296:	f7ff fba7 	bl	802a9e8 <_Balloc>
 802b29a:	f8db 6014 	ldr.w	r6, [fp, #20]
 802b29e:	697a      	ldr	r2, [r7, #20]
 802b2a0:	f8db 5010 	ldr.w	r5, [fp, #16]
 802b2a4:	60c4      	str	r4, [r0, #12]
 802b2a6:	fa1f fc82 	uxth.w	ip, r2
 802b2aa:	ea4f 4a16 	mov.w	sl, r6, lsr #16
 802b2ae:	b2b4      	uxth	r4, r6
 802b2b0:	ebc4 060c 	rsb	r6, r4, ip
 802b2b4:	693b      	ldr	r3, [r7, #16]
 802b2b6:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 802b2ba:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 802b2be:	f10b 0114 	add.w	r1, fp, #20
 802b2c2:	eb02 4a26 	add.w	sl, r2, r6, asr #16
 802b2c6:	f105 0814 	add.w	r8, r5, #20
 802b2ca:	43c9      	mvns	r1, r1
 802b2cc:	b2b4      	uxth	r4, r6
 802b2ce:	f10b 0618 	add.w	r6, fp, #24
 802b2d2:	eb08 0201 	add.w	r2, r8, r1
 802b2d6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 802b2da:	eb07 0983 	add.w	r9, r7, r3, lsl #2
 802b2de:	f100 0518 	add.w	r5, r0, #24
 802b2e2:	45b0      	cmp	r8, r6
 802b2e4:	f3c2 0180 	ubfx	r1, r2, #2, #1
 802b2e8:	6144      	str	r4, [r0, #20]
 802b2ea:	f109 0914 	add.w	r9, r9, #20
 802b2ee:	f107 0c18 	add.w	ip, r7, #24
 802b2f2:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 802b2f6:	462a      	mov	r2, r5
 802b2f8:	d952      	bls.n	802b3a0 <__mdiff+0x12c>
 802b2fa:	b1d9      	cbz	r1, 802b334 <__mdiff+0xc0>
 802b2fc:	f8dc 2000 	ldr.w	r2, [ip]
 802b300:	6836      	ldr	r6, [r6, #0]
 802b302:	fa1a fe82 	uxtah	lr, sl, r2
 802b306:	0c31      	lsrs	r1, r6, #16
 802b308:	b2b4      	uxth	r4, r6
 802b30a:	ebc4 060e 	rsb	r6, r4, lr
 802b30e:	ebc1 4c12 	rsb	ip, r1, r2, lsr #16
 802b312:	eb0c 4a26 	add.w	sl, ip, r6, asr #16
 802b316:	b2b2      	uxth	r2, r6
 802b318:	ea42 440a 	orr.w	r4, r2, sl, lsl #16
 802b31c:	f10b 061c 	add.w	r6, fp, #28
 802b320:	602c      	str	r4, [r5, #0]
 802b322:	45b0      	cmp	r8, r6
 802b324:	f100 051c 	add.w	r5, r0, #28
 802b328:	f107 0c1c 	add.w	ip, r7, #28
 802b32c:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 802b330:	462a      	mov	r2, r5
 802b332:	d935      	bls.n	802b3a0 <__mdiff+0x12c>
 802b334:	4662      	mov	r2, ip
 802b336:	4637      	mov	r7, r6
 802b338:	f852 1b04 	ldr.w	r1, [r2], #4
 802b33c:	f857 4b04 	ldr.w	r4, [r7], #4
 802b340:	fa1a fe81 	uxtah	lr, sl, r1
 802b344:	fa1f fb84 	uxth.w	fp, r4
 802b348:	0c24      	lsrs	r4, r4, #16
 802b34a:	ebcb 0a0e 	rsb	sl, fp, lr
 802b34e:	ebc4 4111 	rsb	r1, r4, r1, lsr #16
 802b352:	eb01 442a 	add.w	r4, r1, sl, asr #16
 802b356:	fa1f fe8a 	uxth.w	lr, sl
 802b35a:	4629      	mov	r1, r5
 802b35c:	ea4e 4b04 	orr.w	fp, lr, r4, lsl #16
 802b360:	f841 bb04 	str.w	fp, [r1], #4
 802b364:	f8dc c004 	ldr.w	ip, [ip, #4]
 802b368:	6876      	ldr	r6, [r6, #4]
 802b36a:	fa1f fa8c 	uxth.w	sl, ip
 802b36e:	eb0a 4424 	add.w	r4, sl, r4, asr #16
 802b372:	fa1f fb86 	uxth.w	fp, r6
 802b376:	ea4f 4616 	mov.w	r6, r6, lsr #16
 802b37a:	ebcb 0404 	rsb	r4, fp, r4
 802b37e:	ebc6 4e1c 	rsb	lr, r6, ip, lsr #16
 802b382:	eb0e 4a24 	add.w	sl, lr, r4, asr #16
 802b386:	b2a6      	uxth	r6, r4
 802b388:	ea46 440a 	orr.w	r4, r6, sl, lsl #16
 802b38c:	1d3e      	adds	r6, r7, #4
 802b38e:	606c      	str	r4, [r5, #4]
 802b390:	1d0d      	adds	r5, r1, #4
 802b392:	45b0      	cmp	r8, r6
 802b394:	f102 0c04 	add.w	ip, r2, #4
 802b398:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 802b39c:	462a      	mov	r2, r5
 802b39e:	d8c9      	bhi.n	802b334 <__mdiff+0xc0>
 802b3a0:	45e1      	cmp	r9, ip
 802b3a2:	d955      	bls.n	802b450 <__mdiff+0x1dc>
 802b3a4:	4662      	mov	r2, ip
 802b3a6:	ea6f 040c 	mvn.w	r4, ip
 802b3aa:	f852 1b04 	ldr.w	r1, [r2], #4
 802b3ae:	fa1a fe81 	uxtah	lr, sl, r1
 802b3b2:	ea4f 4811 	mov.w	r8, r1, lsr #16
 802b3b6:	eb08 482e 	add.w	r8, r8, lr, asr #16
 802b3ba:	fa1f fa8e 	uxth.w	sl, lr
 802b3be:	4629      	mov	r1, r5
 802b3c0:	eb09 0604 	add.w	r6, r9, r4
 802b3c4:	4591      	cmp	r9, r2
 802b3c6:	ea4a 4408 	orr.w	r4, sl, r8, lsl #16
 802b3ca:	f841 4b04 	str.w	r4, [r1], #4
 802b3ce:	f3c6 0680 	ubfx	r6, r6, #2, #1
 802b3d2:	ea4f 4828 	mov.w	r8, r8, asr #16
 802b3d6:	d933      	bls.n	802b440 <__mdiff+0x1cc>
 802b3d8:	b186      	cbz	r6, 802b3fc <__mdiff+0x188>
 802b3da:	f852 4b04 	ldr.w	r4, [r2], #4
 802b3de:	fa18 fe84 	uxtah	lr, r8, r4
 802b3e2:	0c26      	lsrs	r6, r4, #16
 802b3e4:	eb06 462e 	add.w	r6, r6, lr, asr #16
 802b3e8:	fa1f f88e 	uxth.w	r8, lr
 802b3ec:	ea48 4406 	orr.w	r4, r8, r6, lsl #16
 802b3f0:	4591      	cmp	r9, r2
 802b3f2:	f841 4b04 	str.w	r4, [r1], #4
 802b3f6:	ea4f 4826 	mov.w	r8, r6, asr #16
 802b3fa:	d921      	bls.n	802b440 <__mdiff+0x1cc>
 802b3fc:	4617      	mov	r7, r2
 802b3fe:	460e      	mov	r6, r1
 802b400:	f857 4b04 	ldr.w	r4, [r7], #4
 802b404:	fa18 fe84 	uxtah	lr, r8, r4
 802b408:	0c24      	lsrs	r4, r4, #16
 802b40a:	eb04 442e 	add.w	r4, r4, lr, asr #16
 802b40e:	fa1f f88e 	uxth.w	r8, lr
 802b412:	ea48 4e04 	orr.w	lr, r8, r4, lsl #16
 802b416:	f846 eb04 	str.w	lr, [r6], #4
 802b41a:	6852      	ldr	r2, [r2, #4]
 802b41c:	fa1f f882 	uxth.w	r8, r2
 802b420:	eb08 4424 	add.w	r4, r8, r4, asr #16
 802b424:	ea4f 4212 	mov.w	r2, r2, lsr #16
 802b428:	eb02 4e24 	add.w	lr, r2, r4, asr #16
 802b42c:	b2a4      	uxth	r4, r4
 802b42e:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 802b432:	1d3a      	adds	r2, r7, #4
 802b434:	604c      	str	r4, [r1, #4]
 802b436:	1d31      	adds	r1, r6, #4
 802b438:	4591      	cmp	r9, r2
 802b43a:	ea4f 482e 	mov.w	r8, lr, asr #16
 802b43e:	d8dd      	bhi.n	802b3fc <__mdiff+0x188>
 802b440:	ea6f 010c 	mvn.w	r1, ip
 802b444:	eb01 0209 	add.w	r2, r1, r9
 802b448:	f022 0103 	bic.w	r1, r2, #3
 802b44c:	1d0a      	adds	r2, r1, #4
 802b44e:	18aa      	adds	r2, r5, r2
 802b450:	3a04      	subs	r2, #4
 802b452:	b924      	cbnz	r4, 802b45e <__mdiff+0x1ea>
 802b454:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 802b458:	3b01      	subs	r3, #1
 802b45a:	2900      	cmp	r1, #0
 802b45c:	d0fa      	beq.n	802b454 <__mdiff+0x1e0>
 802b45e:	6103      	str	r3, [r0, #16]
 802b460:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802b464:	463b      	mov	r3, r7
 802b466:	2401      	movs	r4, #1
 802b468:	465f      	mov	r7, fp
 802b46a:	469b      	mov	fp, r3
 802b46c:	e711      	b.n	802b292 <__mdiff+0x1e>
 802b46e:	4628      	mov	r0, r5
 802b470:	4621      	mov	r1, r4
 802b472:	f7ff fab9 	bl	802a9e8 <_Balloc>
 802b476:	2201      	movs	r2, #1
 802b478:	6102      	str	r2, [r0, #16]
 802b47a:	6144      	str	r4, [r0, #20]
 802b47c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0802b480 <__ulp>:
 802b480:	2300      	movs	r3, #0
 802b482:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 802b486:	400b      	ands	r3, r1
 802b488:	f1a3 7050 	sub.w	r0, r3, #54525952	; 0x3400000
 802b48c:	2800      	cmp	r0, #0
 802b48e:	dd02      	ble.n	802b496 <__ulp+0x16>
 802b490:	4601      	mov	r1, r0
 802b492:	2000      	movs	r0, #0
 802b494:	4770      	bx	lr
 802b496:	4241      	negs	r1, r0
 802b498:	150b      	asrs	r3, r1, #20
 802b49a:	2100      	movs	r1, #0
 802b49c:	2b13      	cmp	r3, #19
 802b49e:	dd0b      	ble.n	802b4b8 <__ulp+0x38>
 802b4a0:	2b32      	cmp	r3, #50	; 0x32
 802b4a2:	dd02      	ble.n	802b4aa <__ulp+0x2a>
 802b4a4:	2201      	movs	r2, #1
 802b4a6:	4610      	mov	r0, r2
 802b4a8:	4770      	bx	lr
 802b4aa:	f1c3 0033 	rsb	r0, r3, #51	; 0x33
 802b4ae:	2301      	movs	r3, #1
 802b4b0:	fa03 f200 	lsl.w	r2, r3, r0
 802b4b4:	4610      	mov	r0, r2
 802b4b6:	4770      	bx	lr
 802b4b8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 802b4bc:	fa41 f103 	asr.w	r1, r1, r3
 802b4c0:	2000      	movs	r0, #0
 802b4c2:	4770      	bx	lr

0802b4c4 <__b2d>:
 802b4c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802b4c8:	6906      	ldr	r6, [r0, #16]
 802b4ca:	4688      	mov	r8, r1
 802b4cc:	1d31      	adds	r1, r6, #4
 802b4ce:	eb00 0681 	add.w	r6, r0, r1, lsl #2
 802b4d2:	4634      	mov	r4, r6
 802b4d4:	f100 0714 	add.w	r7, r0, #20
 802b4d8:	f854 5b04 	ldr.w	r5, [r4], #4
 802b4dc:	4628      	mov	r0, r5
 802b4de:	f7ff fbcf 	bl	802ac80 <__hi0bits>
 802b4e2:	f1c0 0320 	rsb	r3, r0, #32
 802b4e6:	280a      	cmp	r0, #10
 802b4e8:	f8c8 3000 	str.w	r3, [r8]
 802b4ec:	4632      	mov	r2, r6
 802b4ee:	dc17      	bgt.n	802b520 <__b2d+0x5c>
 802b4f0:	42b7      	cmp	r7, r6
 802b4f2:	f1c0 020b 	rsb	r2, r0, #11
 802b4f6:	bf38      	it	cc
 802b4f8:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
 802b4fc:	fa25 f302 	lsr.w	r3, r5, r2
 802b500:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 802b504:	bf34      	ite	cc
 802b506:	fa24 f202 	lsrcc.w	r2, r4, r2
 802b50a:	2200      	movcs	r2, #0
 802b50c:	3015      	adds	r0, #21
 802b50e:	f441 1340 	orr.w	r3, r1, #3145728	; 0x300000
 802b512:	fa05 f500 	lsl.w	r5, r5, r0
 802b516:	ea42 0005 	orr.w	r0, r2, r5
 802b51a:	4619      	mov	r1, r3
 802b51c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802b520:	42b7      	cmp	r7, r6
 802b522:	d31f      	bcc.n	802b564 <__b2d+0xa0>
 802b524:	2400      	movs	r4, #0
 802b526:	f1b0 060b 	subs.w	r6, r0, #11
 802b52a:	d021      	beq.n	802b570 <__b2d+0xac>
 802b52c:	42ba      	cmp	r2, r7
 802b52e:	fa05 f506 	lsl.w	r5, r5, r6
 802b532:	f1c0 012b 	rsb	r1, r0, #43	; 0x2b
 802b536:	bf88      	it	hi
 802b538:	f852 2c04 	ldrhi.w	r2, [r2, #-4]
 802b53c:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 802b540:	fa24 fc01 	lsr.w	ip, r4, r1
 802b544:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 802b548:	bf88      	it	hi
 802b54a:	fa22 f101 	lsrhi.w	r1, r2, r1
 802b54e:	ea45 030c 	orr.w	r3, r5, ip
 802b552:	bf98      	it	ls
 802b554:	2100      	movls	r1, #0
 802b556:	fa04 f406 	lsl.w	r4, r4, r6
 802b55a:	ea41 0004 	orr.w	r0, r1, r4
 802b55e:	4619      	mov	r1, r3
 802b560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802b564:	1f32      	subs	r2, r6, #4
 802b566:	f1b0 060b 	subs.w	r6, r0, #11
 802b56a:	f854 4c08 	ldr.w	r4, [r4, #-8]
 802b56e:	d1dd      	bne.n	802b52c <__b2d+0x68>
 802b570:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 802b574:	f445 1340 	orr.w	r3, r5, #3145728	; 0x300000
 802b578:	4620      	mov	r0, r4
 802b57a:	4619      	mov	r1, r3
 802b57c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0802b580 <__d2b>:
 802b580:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 802b584:	b083      	sub	sp, #12
 802b586:	2101      	movs	r1, #1
 802b588:	461d      	mov	r5, r3
 802b58a:	4614      	mov	r4, r2
 802b58c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 802b58e:	f7ff fa2b 	bl	802a9e8 <_Balloc>
 802b592:	f3c5 560a 	ubfx	r6, r5, #20, #11
 802b596:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
 802b59a:	4680      	mov	r8, r0
 802b59c:	46a9      	mov	r9, r5
 802b59e:	f423 0070 	bic.w	r0, r3, #15728640	; 0xf00000
 802b5a2:	b10e      	cbz	r6, 802b5a8 <__d2b+0x28>
 802b5a4:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
 802b5a8:	9001      	str	r0, [sp, #4]
 802b5aa:	2c00      	cmp	r4, #0
 802b5ac:	d024      	beq.n	802b5f8 <__d2b+0x78>
 802b5ae:	aa02      	add	r2, sp, #8
 802b5b0:	4668      	mov	r0, sp
 802b5b2:	f842 4d08 	str.w	r4, [r2, #-8]!
 802b5b6:	f7ff fb81 	bl	802acbc <__lo0bits>
 802b5ba:	9b01      	ldr	r3, [sp, #4]
 802b5bc:	2800      	cmp	r0, #0
 802b5be:	d131      	bne.n	802b624 <__d2b+0xa4>
 802b5c0:	9c00      	ldr	r4, [sp, #0]
 802b5c2:	f8c8 4014 	str.w	r4, [r8, #20]
 802b5c6:	2b00      	cmp	r3, #0
 802b5c8:	bf0c      	ite	eq
 802b5ca:	2401      	moveq	r4, #1
 802b5cc:	2402      	movne	r4, #2
 802b5ce:	f8c8 3018 	str.w	r3, [r8, #24]
 802b5d2:	f8c8 4010 	str.w	r4, [r8, #16]
 802b5d6:	b9de      	cbnz	r6, 802b610 <__d2b+0x90>
 802b5d8:	eb08 0284 	add.w	r2, r8, r4, lsl #2
 802b5dc:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
 802b5e0:	6910      	ldr	r0, [r2, #16]
 802b5e2:	603b      	str	r3, [r7, #0]
 802b5e4:	f7ff fb4c 	bl	802ac80 <__hi0bits>
 802b5e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 802b5ea:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 802b5ee:	6008      	str	r0, [r1, #0]
 802b5f0:	4640      	mov	r0, r8
 802b5f2:	b003      	add	sp, #12
 802b5f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802b5f8:	a801      	add	r0, sp, #4
 802b5fa:	f7ff fb5f 	bl	802acbc <__lo0bits>
 802b5fe:	9901      	ldr	r1, [sp, #4]
 802b600:	2401      	movs	r4, #1
 802b602:	f8c8 1014 	str.w	r1, [r8, #20]
 802b606:	f8c8 4010 	str.w	r4, [r8, #16]
 802b60a:	3020      	adds	r0, #32
 802b60c:	2e00      	cmp	r6, #0
 802b60e:	d0e3      	beq.n	802b5d8 <__d2b+0x58>
 802b610:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
 802b614:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802b616:	eb09 0200 	add.w	r2, r9, r0
 802b61a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 802b61e:	603a      	str	r2, [r7, #0]
 802b620:	6018      	str	r0, [r3, #0]
 802b622:	e7e5      	b.n	802b5f0 <__d2b+0x70>
 802b624:	f1c0 0120 	rsb	r1, r0, #32
 802b628:	9a00      	ldr	r2, [sp, #0]
 802b62a:	fa03 f401 	lsl.w	r4, r3, r1
 802b62e:	ea44 0102 	orr.w	r1, r4, r2
 802b632:	fa23 f300 	lsr.w	r3, r3, r0
 802b636:	f8c8 1014 	str.w	r1, [r8, #20]
 802b63a:	9301      	str	r3, [sp, #4]
 802b63c:	e7c3      	b.n	802b5c6 <__d2b+0x46>
 802b63e:	bf00      	nop

0802b640 <__ratio>:
 802b640:	b5f0      	push	{r4, r5, r6, r7, lr}
 802b642:	b083      	sub	sp, #12
 802b644:	460e      	mov	r6, r1
 802b646:	4669      	mov	r1, sp
 802b648:	4607      	mov	r7, r0
 802b64a:	f7ff ff3b 	bl	802b4c4 <__b2d>
 802b64e:	4604      	mov	r4, r0
 802b650:	460d      	mov	r5, r1
 802b652:	4630      	mov	r0, r6
 802b654:	a901      	add	r1, sp, #4
 802b656:	f7ff ff35 	bl	802b4c4 <__b2d>
 802b65a:	4602      	mov	r2, r0
 802b65c:	460b      	mov	r3, r1
 802b65e:	e89d 0003 	ldmia.w	sp, {r0, r1}
 802b662:	693f      	ldr	r7, [r7, #16]
 802b664:	6936      	ldr	r6, [r6, #16]
 802b666:	1a41      	subs	r1, r0, r1
 802b668:	ebc6 0e07 	rsb	lr, r6, r7
 802b66c:	eb01 1c4e 	add.w	ip, r1, lr, lsl #5
 802b670:	f1bc 0f00 	cmp.w	ip, #0
 802b674:	4616      	mov	r6, r2
 802b676:	461f      	mov	r7, r3
 802b678:	dd07      	ble.n	802b68a <__ratio+0x4a>
 802b67a:	eb05 550c 	add.w	r5, r5, ip, lsl #20
 802b67e:	4620      	mov	r0, r4
 802b680:	4629      	mov	r1, r5
 802b682:	f7fa fe9b 	bl	80263bc <__aeabi_ddiv>
 802b686:	b003      	add	sp, #12
 802b688:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802b68a:	eba3 570c 	sub.w	r7, r3, ip, lsl #20
 802b68e:	463b      	mov	r3, r7
 802b690:	e7f5      	b.n	802b67e <__ratio+0x3e>
 802b692:	bf00      	nop

0802b694 <_mprec_log10>:
 802b694:	2817      	cmp	r0, #23
 802b696:	b538      	push	{r3, r4, r5, lr}
 802b698:	dd27      	ble.n	802b6ea <_mprec_log10+0x56>
 802b69a:	2100      	movs	r1, #0
 802b69c:	2300      	movs	r3, #0
 802b69e:	1e45      	subs	r5, r0, #1
 802b6a0:	2200      	movs	r2, #0
 802b6a2:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802b6a6:	2000      	movs	r0, #0
 802b6a8:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 802b6ac:	f7fa fd5c 	bl	8026168 <__aeabi_dmul>
 802b6b0:	462c      	mov	r4, r5
 802b6b2:	4602      	mov	r2, r0
 802b6b4:	460b      	mov	r3, r1
 802b6b6:	f005 0501 	and.w	r5, r5, #1
 802b6ba:	b19c      	cbz	r4, 802b6e4 <_mprec_log10+0x50>
 802b6bc:	b965      	cbnz	r5, 802b6d8 <_mprec_log10+0x44>
 802b6be:	4619      	mov	r1, r3
 802b6c0:	2300      	movs	r3, #0
 802b6c2:	4610      	mov	r0, r2
 802b6c4:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802b6c8:	2200      	movs	r2, #0
 802b6ca:	f7fa fd4d 	bl	8026168 <__aeabi_dmul>
 802b6ce:	2300      	movs	r3, #0
 802b6d0:	3c01      	subs	r4, #1
 802b6d2:	2200      	movs	r2, #0
 802b6d4:	f2c4 0324 	movt	r3, #16420	; 0x4024
 802b6d8:	f7fa fd46 	bl	8026168 <__aeabi_dmul>
 802b6dc:	3c01      	subs	r4, #1
 802b6de:	4602      	mov	r2, r0
 802b6e0:	460b      	mov	r3, r1
 802b6e2:	d1ec      	bne.n	802b6be <_mprec_log10+0x2a>
 802b6e4:	4610      	mov	r0, r2
 802b6e6:	4619      	mov	r1, r3
 802b6e8:	bd38      	pop	{r3, r4, r5, pc}
 802b6ea:	4b03      	ldr	r3, [pc, #12]	; (802b6f8 <_mprec_log10+0x64>)
 802b6ec:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 802b6f0:	e9d0 2300 	ldrd	r2, r3, [r0]
 802b6f4:	e7f6      	b.n	802b6e4 <_mprec_log10+0x50>
 802b6f6:	bf00      	nop
 802b6f8:	0802d658 	.word	0x0802d658

0802b6fc <__copybits>:
 802b6fc:	b4f0      	push	{r4, r5, r6, r7}
 802b6fe:	6916      	ldr	r6, [r2, #16]
 802b700:	4694      	mov	ip, r2
 802b702:	3901      	subs	r1, #1
 802b704:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 802b708:	114f      	asrs	r7, r1, #5
 802b70a:	f10c 0314 	add.w	r3, ip, #20
 802b70e:	3614      	adds	r6, #20
 802b710:	1c7a      	adds	r2, r7, #1
 802b712:	42b3      	cmp	r3, r6
 802b714:	eb00 0782 	add.w	r7, r0, r2, lsl #2
 802b718:	d227      	bcs.n	802b76a <__copybits+0x6e>
 802b71a:	43da      	mvns	r2, r3
 802b71c:	f8dc 4014 	ldr.w	r4, [ip, #20]
 802b720:	4601      	mov	r1, r0
 802b722:	f10c 0318 	add.w	r3, ip, #24
 802b726:	18b2      	adds	r2, r6, r2
 802b728:	429e      	cmp	r6, r3
 802b72a:	f841 4b04 	str.w	r4, [r1], #4
 802b72e:	f3c2 0280 	ubfx	r2, r2, #2, #1
 802b732:	d913      	bls.n	802b75c <__copybits+0x60>
 802b734:	b132      	cbz	r2, 802b744 <__copybits+0x48>
 802b736:	681a      	ldr	r2, [r3, #0]
 802b738:	f10c 031c 	add.w	r3, ip, #28
 802b73c:	429e      	cmp	r6, r3
 802b73e:	f841 2b04 	str.w	r2, [r1], #4
 802b742:	d90b      	bls.n	802b75c <__copybits+0x60>
 802b744:	461d      	mov	r5, r3
 802b746:	460c      	mov	r4, r1
 802b748:	f855 2b04 	ldr.w	r2, [r5], #4
 802b74c:	f844 2b04 	str.w	r2, [r4], #4
 802b750:	685b      	ldr	r3, [r3, #4]
 802b752:	604b      	str	r3, [r1, #4]
 802b754:	1d2b      	adds	r3, r5, #4
 802b756:	1d21      	adds	r1, r4, #4
 802b758:	429e      	cmp	r6, r3
 802b75a:	d8f3      	bhi.n	802b744 <__copybits+0x48>
 802b75c:	ebcc 0106 	rsb	r1, ip, r6
 802b760:	3915      	subs	r1, #21
 802b762:	f021 0203 	bic.w	r2, r1, #3
 802b766:	1d13      	adds	r3, r2, #4
 802b768:	18c0      	adds	r0, r0, r3
 802b76a:	4287      	cmp	r7, r0
 802b76c:	d915      	bls.n	802b79a <__copybits+0x9e>
 802b76e:	4603      	mov	r3, r0
 802b770:	2100      	movs	r1, #0
 802b772:	f843 1b04 	str.w	r1, [r3], #4
 802b776:	43c0      	mvns	r0, r0
 802b778:	183a      	adds	r2, r7, r0
 802b77a:	429f      	cmp	r7, r3
 802b77c:	f3c2 0080 	ubfx	r0, r2, #2, #1
 802b780:	d90b      	bls.n	802b79a <__copybits+0x9e>
 802b782:	b118      	cbz	r0, 802b78c <__copybits+0x90>
 802b784:	f843 1b04 	str.w	r1, [r3], #4
 802b788:	429f      	cmp	r7, r3
 802b78a:	d906      	bls.n	802b79a <__copybits+0x9e>
 802b78c:	461a      	mov	r2, r3
 802b78e:	f842 1b04 	str.w	r1, [r2], #4
 802b792:	6059      	str	r1, [r3, #4]
 802b794:	1d13      	adds	r3, r2, #4
 802b796:	429f      	cmp	r7, r3
 802b798:	d8f8      	bhi.n	802b78c <__copybits+0x90>
 802b79a:	bcf0      	pop	{r4, r5, r6, r7}
 802b79c:	4770      	bx	lr
 802b79e:	bf00      	nop

0802b7a0 <__any_on>:
 802b7a0:	b430      	push	{r4, r5}
 802b7a2:	6904      	ldr	r4, [r0, #16]
 802b7a4:	114a      	asrs	r2, r1, #5
 802b7a6:	4294      	cmp	r4, r2
 802b7a8:	f100 0314 	add.w	r3, r0, #20
 802b7ac:	da22      	bge.n	802b7f4 <__any_on+0x54>
 802b7ae:	4622      	mov	r2, r4
 802b7b0:	3204      	adds	r2, #4
 802b7b2:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 802b7b6:	1d01      	adds	r1, r0, #4
 802b7b8:	428b      	cmp	r3, r1
 802b7ba:	d229      	bcs.n	802b810 <__any_on+0x70>
 802b7bc:	f851 2c04 	ldr.w	r2, [r1, #-4]
 802b7c0:	b972      	cbnz	r2, 802b7e0 <__any_on+0x40>
 802b7c2:	1ac1      	subs	r1, r0, r3
 802b7c4:	1cca      	adds	r2, r1, #3
 802b7c6:	0752      	lsls	r2, r2, #29
 802b7c8:	d40d      	bmi.n	802b7e6 <__any_on+0x46>
 802b7ca:	4283      	cmp	r3, r0
 802b7cc:	d220      	bcs.n	802b810 <__any_on+0x70>
 802b7ce:	f850 2c04 	ldr.w	r2, [r0, #-4]
 802b7d2:	3804      	subs	r0, #4
 802b7d4:	b922      	cbnz	r2, 802b7e0 <__any_on+0x40>
 802b7d6:	f850 1c04 	ldr.w	r1, [r0, #-4]
 802b7da:	3804      	subs	r0, #4
 802b7dc:	2900      	cmp	r1, #0
 802b7de:	d0f4      	beq.n	802b7ca <__any_on+0x2a>
 802b7e0:	2001      	movs	r0, #1
 802b7e2:	bc30      	pop	{r4, r5}
 802b7e4:	4770      	bx	lr
 802b7e6:	4283      	cmp	r3, r0
 802b7e8:	d212      	bcs.n	802b810 <__any_on+0x70>
 802b7ea:	f850 1d04 	ldr.w	r1, [r0, #-4]!
 802b7ee:	2900      	cmp	r1, #0
 802b7f0:	d0eb      	beq.n	802b7ca <__any_on+0x2a>
 802b7f2:	e7f5      	b.n	802b7e0 <__any_on+0x40>
 802b7f4:	dddc      	ble.n	802b7b0 <__any_on+0x10>
 802b7f6:	f011 011f 	ands.w	r1, r1, #31
 802b7fa:	d0d9      	beq.n	802b7b0 <__any_on+0x10>
 802b7fc:	eb00 0482 	add.w	r4, r0, r2, lsl #2
 802b800:	6964      	ldr	r4, [r4, #20]
 802b802:	fa24 f501 	lsr.w	r5, r4, r1
 802b806:	fa05 f101 	lsl.w	r1, r5, r1
 802b80a:	42a1      	cmp	r1, r4
 802b80c:	d1e8      	bne.n	802b7e0 <__any_on+0x40>
 802b80e:	e7cf      	b.n	802b7b0 <__any_on+0x10>
 802b810:	2000      	movs	r0, #0
 802b812:	e7e6      	b.n	802b7e2 <__any_on+0x42>

0802b814 <__ssprint_r>:
 802b814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802b818:	6894      	ldr	r4, [r2, #8]
 802b81a:	6817      	ldr	r7, [r2, #0]
 802b81c:	b083      	sub	sp, #12
 802b81e:	4692      	mov	sl, r2
 802b820:	4681      	mov	r9, r0
 802b822:	460d      	mov	r5, r1
 802b824:	2c00      	cmp	r4, #0
 802b826:	d06e      	beq.n	802b906 <__ssprint_r+0xf2>
 802b828:	f04f 0b00 	mov.w	fp, #0
 802b82c:	6808      	ldr	r0, [r1, #0]
 802b82e:	688e      	ldr	r6, [r1, #8]
 802b830:	465c      	mov	r4, fp
 802b832:	2c00      	cmp	r4, #0
 802b834:	d047      	beq.n	802b8c6 <__ssprint_r+0xb2>
 802b836:	42b4      	cmp	r4, r6
 802b838:	46b0      	mov	r8, r6
 802b83a:	d349      	bcc.n	802b8d0 <__ssprint_r+0xbc>
 802b83c:	89ab      	ldrh	r3, [r5, #12]
 802b83e:	f413 6f90 	tst.w	r3, #1152	; 0x480
 802b842:	d030      	beq.n	802b8a6 <__ssprint_r+0x92>
 802b844:	696e      	ldr	r6, [r5, #20]
 802b846:	6929      	ldr	r1, [r5, #16]
 802b848:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 802b84c:	ebc1 0800 	rsb	r8, r1, r0
 802b850:	eb02 76d2 	add.w	r6, r2, r2, lsr #31
 802b854:	1c60      	adds	r0, r4, #1
 802b856:	1076      	asrs	r6, r6, #1
 802b858:	4440      	add	r0, r8
 802b85a:	4286      	cmp	r6, r0
 802b85c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 802b860:	4632      	mov	r2, r6
 802b862:	b21b      	sxth	r3, r3
 802b864:	bf3c      	itt	cc
 802b866:	4606      	movcc	r6, r0
 802b868:	4632      	movcc	r2, r6
 802b86a:	4648      	mov	r0, r9
 802b86c:	2b00      	cmp	r3, #0
 802b86e:	d032      	beq.n	802b8d6 <__ssprint_r+0xc2>
 802b870:	4611      	mov	r1, r2
 802b872:	f7ef fcc9 	bl	801b208 <_malloc_r>
 802b876:	2800      	cmp	r0, #0
 802b878:	d036      	beq.n	802b8e8 <__ssprint_r+0xd4>
 802b87a:	6929      	ldr	r1, [r5, #16]
 802b87c:	9001      	str	r0, [sp, #4]
 802b87e:	4642      	mov	r2, r8
 802b880:	f7fb fb5a 	bl	8026f38 <memcpy>
 802b884:	89aa      	ldrh	r2, [r5, #12]
 802b886:	f422 6090 	bic.w	r0, r2, #1152	; 0x480
 802b88a:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 802b88e:	81a9      	strh	r1, [r5, #12]
 802b890:	9901      	ldr	r1, [sp, #4]
 802b892:	ebc8 0306 	rsb	r3, r8, r6
 802b896:	eb01 0008 	add.w	r0, r1, r8
 802b89a:	616e      	str	r6, [r5, #20]
 802b89c:	6129      	str	r1, [r5, #16]
 802b89e:	6028      	str	r0, [r5, #0]
 802b8a0:	4626      	mov	r6, r4
 802b8a2:	60ab      	str	r3, [r5, #8]
 802b8a4:	46a0      	mov	r8, r4
 802b8a6:	4659      	mov	r1, fp
 802b8a8:	4642      	mov	r2, r8
 802b8aa:	f7fb fbe7 	bl	802707c <memmove>
 802b8ae:	f8da 1008 	ldr.w	r1, [sl, #8]
 802b8b2:	68aa      	ldr	r2, [r5, #8]
 802b8b4:	6828      	ldr	r0, [r5, #0]
 802b8b6:	1b96      	subs	r6, r2, r6
 802b8b8:	4440      	add	r0, r8
 802b8ba:	1b0c      	subs	r4, r1, r4
 802b8bc:	60ae      	str	r6, [r5, #8]
 802b8be:	6028      	str	r0, [r5, #0]
 802b8c0:	f8ca 4008 	str.w	r4, [sl, #8]
 802b8c4:	b1fc      	cbz	r4, 802b906 <__ssprint_r+0xf2>
 802b8c6:	f8d7 b000 	ldr.w	fp, [r7]
 802b8ca:	687c      	ldr	r4, [r7, #4]
 802b8cc:	3708      	adds	r7, #8
 802b8ce:	e7b0      	b.n	802b832 <__ssprint_r+0x1e>
 802b8d0:	4626      	mov	r6, r4
 802b8d2:	46a0      	mov	r8, r4
 802b8d4:	e7e7      	b.n	802b8a6 <__ssprint_r+0x92>
 802b8d6:	f7ef fcd3 	bl	801b280 <_realloc_r>
 802b8da:	4601      	mov	r1, r0
 802b8dc:	2800      	cmp	r0, #0
 802b8de:	d1d8      	bne.n	802b892 <__ssprint_r+0x7e>
 802b8e0:	4648      	mov	r0, r9
 802b8e2:	6929      	ldr	r1, [r5, #16]
 802b8e4:	f7ef fcc0 	bl	801b268 <_free_r>
 802b8e8:	89aa      	ldrh	r2, [r5, #12]
 802b8ea:	2100      	movs	r1, #0
 802b8ec:	f042 0040 	orr.w	r0, r2, #64	; 0x40
 802b8f0:	230c      	movs	r3, #12
 802b8f2:	f8c9 3000 	str.w	r3, [r9]
 802b8f6:	81a8      	strh	r0, [r5, #12]
 802b8f8:	f04f 30ff 	mov.w	r0, #4294967295
 802b8fc:	f8ca 1008 	str.w	r1, [sl, #8]
 802b900:	f8ca 1004 	str.w	r1, [sl, #4]
 802b904:	e002      	b.n	802b90c <__ssprint_r+0xf8>
 802b906:	f8ca 4004 	str.w	r4, [sl, #4]
 802b90a:	4620      	mov	r0, r4
 802b90c:	b003      	add	sp, #12
 802b90e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802b912:	bf00      	nop

0802b914 <_svfiprintf_r>:
 802b914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802b918:	b0af      	sub	sp, #188	; 0xbc
 802b91a:	9103      	str	r1, [sp, #12]
 802b91c:	8989      	ldrh	r1, [r1, #12]
 802b91e:	9005      	str	r0, [sp, #20]
 802b920:	f001 0480 	and.w	r4, r1, #128	; 0x80
 802b924:	b221      	sxth	r1, r4
 802b926:	9309      	str	r3, [sp, #36]	; 0x24
 802b928:	b121      	cbz	r1, 802b934 <_svfiprintf_r+0x20>
 802b92a:	9c03      	ldr	r4, [sp, #12]
 802b92c:	6923      	ldr	r3, [r4, #16]
 802b92e:	2b00      	cmp	r3, #0
 802b930:	f000 8690 	beq.w	802c654 <_svfiprintf_r+0xd40>
 802b934:	2600      	movs	r6, #0
 802b936:	ac1e      	add	r4, sp, #120	; 0x78
 802b938:	4d9f      	ldr	r5, [pc, #636]	; (802bbb8 <_svfiprintf_r+0x2a4>)
 802b93a:	9401      	str	r4, [sp, #4]
 802b93c:	960b      	str	r6, [sp, #44]	; 0x2c
 802b93e:	9411      	str	r4, [sp, #68]	; 0x44
 802b940:	9613      	str	r6, [sp, #76]	; 0x4c
 802b942:	9612      	str	r6, [sp, #72]	; 0x48
 802b944:	4691      	mov	r9, r2
 802b946:	9607      	str	r6, [sp, #28]
 802b948:	f899 2000 	ldrb.w	r2, [r9]
 802b94c:	2a00      	cmp	r2, #0
 802b94e:	f000 8403 	beq.w	802c158 <_svfiprintf_r+0x844>
 802b952:	2a25      	cmp	r2, #37	; 0x25
 802b954:	f000 8400 	beq.w	802c158 <_svfiprintf_r+0x844>
 802b958:	f109 0701 	add.w	r7, r9, #1
 802b95c:	e001      	b.n	802b962 <_svfiprintf_r+0x4e>
 802b95e:	2925      	cmp	r1, #37	; 0x25
 802b960:	d004      	beq.n	802b96c <_svfiprintf_r+0x58>
 802b962:	463e      	mov	r6, r7
 802b964:	3701      	adds	r7, #1
 802b966:	7831      	ldrb	r1, [r6, #0]
 802b968:	2900      	cmp	r1, #0
 802b96a:	d1f8      	bne.n	802b95e <_svfiprintf_r+0x4a>
 802b96c:	ebc9 0706 	rsb	r7, r9, r6
 802b970:	b17f      	cbz	r7, 802b992 <_svfiprintf_r+0x7e>
 802b972:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802b974:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 802b976:	f8c4 9000 	str.w	r9, [r4]
 802b97a:	1c51      	adds	r1, r2, #1
 802b97c:	19d8      	adds	r0, r3, r7
 802b97e:	2907      	cmp	r1, #7
 802b980:	6067      	str	r7, [r4, #4]
 802b982:	9013      	str	r0, [sp, #76]	; 0x4c
 802b984:	9112      	str	r1, [sp, #72]	; 0x48
 802b986:	f300 84d7 	bgt.w	802c338 <_svfiprintf_r+0xa24>
 802b98a:	3408      	adds	r4, #8
 802b98c:	9b07      	ldr	r3, [sp, #28]
 802b98e:	19d8      	adds	r0, r3, r7
 802b990:	9007      	str	r0, [sp, #28]
 802b992:	7832      	ldrb	r2, [r6, #0]
 802b994:	2a00      	cmp	r2, #0
 802b996:	f000 8418 	beq.w	802c1ca <_svfiprintf_r+0x8b6>
 802b99a:	2100      	movs	r1, #0
 802b99c:	f04f 30ff 	mov.w	r0, #4294967295
 802b9a0:	7873      	ldrb	r3, [r6, #1]
 802b9a2:	f88d 103f 	strb.w	r1, [sp, #63]	; 0x3f
 802b9a6:	460a      	mov	r2, r1
 802b9a8:	f106 0901 	add.w	r9, r6, #1
 802b9ac:	9002      	str	r0, [sp, #8]
 802b9ae:	9108      	str	r1, [sp, #32]
 802b9b0:	4688      	mov	r8, r1
 802b9b2:	f109 0901 	add.w	r9, r9, #1
 802b9b6:	f1a3 0120 	sub.w	r1, r3, #32
 802b9ba:	2958      	cmp	r1, #88	; 0x58
 802b9bc:	f200 81fb 	bhi.w	802bdb6 <_svfiprintf_r+0x4a2>
 802b9c0:	e8df f011 	tbh	[pc, r1, lsl #1]
 802b9c4:	01f901f2 	.word	0x01f901f2
 802b9c8:	01ed01f9 	.word	0x01ed01f9
 802b9cc:	01f901f9 	.word	0x01f901f9
 802b9d0:	01f901f9 	.word	0x01f901f9
 802b9d4:	01f901f9 	.word	0x01f901f9
 802b9d8:	025a00a8 	.word	0x025a00a8
 802b9dc:	00b501f9 	.word	0x00b501f9
 802b9e0:	01f9025e 	.word	0x01f9025e
 802b9e4:	02440255 	.word	0x02440255
 802b9e8:	02440244 	.word	0x02440244
 802b9ec:	02440244 	.word	0x02440244
 802b9f0:	02440244 	.word	0x02440244
 802b9f4:	02440244 	.word	0x02440244
 802b9f8:	01f901f9 	.word	0x01f901f9
 802b9fc:	01f901f9 	.word	0x01f901f9
 802ba00:	01f901f9 	.word	0x01f901f9
 802ba04:	01f901f9 	.word	0x01f901f9
 802ba08:	01f901f9 	.word	0x01f901f9
 802ba0c:	01f90220 	.word	0x01f90220
 802ba10:	01f901f9 	.word	0x01f901f9
 802ba14:	01f901f9 	.word	0x01f901f9
 802ba18:	01f901f9 	.word	0x01f901f9
 802ba1c:	01f901f9 	.word	0x01f901f9
 802ba20:	009601f9 	.word	0x009601f9
 802ba24:	01f901f9 	.word	0x01f901f9
 802ba28:	01f901f9 	.word	0x01f901f9
 802ba2c:	005901f9 	.word	0x005901f9
 802ba30:	01f901f9 	.word	0x01f901f9
 802ba34:	01f901cb 	.word	0x01f901cb
 802ba38:	01f901f9 	.word	0x01f901f9
 802ba3c:	01f901f9 	.word	0x01f901f9
 802ba40:	01f901f9 	.word	0x01f901f9
 802ba44:	01f901f9 	.word	0x01f901f9
 802ba48:	012901f9 	.word	0x012901f9
 802ba4c:	01f90110 	.word	0x01f90110
 802ba50:	01f901f9 	.word	0x01f901f9
 802ba54:	0110010b 	.word	0x0110010b
 802ba58:	01f901f9 	.word	0x01f901f9
 802ba5c:	01f900fe 	.word	0x01f900fe
 802ba60:	009801b7 	.word	0x009801b7
 802ba64:	00e200e7 	.word	0x00e200e7
 802ba68:	00ba01f9 	.word	0x00ba01f9
 802ba6c:	005b01f9 	.word	0x005b01f9
 802ba70:	01f901f9 	.word	0x01f901f9
 802ba74:	0208      	.short	0x0208
 802ba76:	f048 0810 	orr.w	r8, r8, #16
 802ba7a:	f018 0f20 	tst.w	r8, #32
 802ba7e:	f000 84f0 	beq.w	802c462 <_svfiprintf_r+0xb4e>
 802ba82:	9e09      	ldr	r6, [sp, #36]	; 0x24
 802ba84:	1df2      	adds	r2, r6, #7
 802ba86:	f022 0107 	bic.w	r1, r2, #7
 802ba8a:	e9d1 6700 	ldrd	r6, r7, [r1]
 802ba8e:	f101 0c08 	add.w	ip, r1, #8
 802ba92:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 802ba96:	2301      	movs	r3, #1
 802ba98:	f04f 0b00 	mov.w	fp, #0
 802ba9c:	f88d b03f 	strb.w	fp, [sp, #63]	; 0x3f
 802baa0:	9a02      	ldr	r2, [sp, #8]
 802baa2:	2a00      	cmp	r2, #0
 802baa4:	bfa8      	it	ge
 802baa6:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
 802baaa:	ea56 0a07 	orrs.w	sl, r6, r7
 802baae:	f040 8360 	bne.w	802c172 <_svfiprintf_r+0x85e>
 802bab2:	9902      	ldr	r1, [sp, #8]
 802bab4:	2900      	cmp	r1, #0
 802bab6:	f040 835c 	bne.w	802c172 <_svfiprintf_r+0x85e>
 802baba:	2b00      	cmp	r3, #0
 802babc:	f040 84cb 	bne.w	802c456 <_svfiprintf_r+0xb42>
 802bac0:	f018 0f01 	tst.w	r8, #1
 802bac4:	f000 8516 	beq.w	802c4f4 <_svfiprintf_r+0xbe0>
 802bac8:	f10d 0ab8 	add.w	sl, sp, #184	; 0xb8
 802bacc:	2730      	movs	r7, #48	; 0x30
 802bace:	f80a 7d41 	strb.w	r7, [sl, #-65]!
 802bad2:	9901      	ldr	r1, [sp, #4]
 802bad4:	ebca 0201 	rsb	r2, sl, r1
 802bad8:	9204      	str	r2, [sp, #16]
 802bada:	9f04      	ldr	r7, [sp, #16]
 802badc:	9b02      	ldr	r3, [sp, #8]
 802bade:	429f      	cmp	r7, r3
 802bae0:	bfb8      	it	lt
 802bae2:	461f      	movlt	r7, r3
 802bae4:	f1bb 0f00 	cmp.w	fp, #0
 802bae8:	f000 80a7 	beq.w	802bc3a <_svfiprintf_r+0x326>
 802baec:	3701      	adds	r7, #1
 802baee:	e0a4      	b.n	802bc3a <_svfiprintf_r+0x326>
 802baf0:	f048 0810 	orr.w	r8, r8, #16
 802baf4:	f018 0320 	ands.w	r3, r8, #32
 802baf8:	f000 84d1 	beq.w	802c49e <_svfiprintf_r+0xb8a>
 802bafc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802bafe:	1ddf      	adds	r7, r3, #7
 802bb00:	f027 0207 	bic.w	r2, r7, #7
 802bb04:	f102 0c08 	add.w	ip, r2, #8
 802bb08:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 802bb0c:	e9d2 6700 	ldrd	r6, r7, [r2]
 802bb10:	2300      	movs	r3, #0
 802bb12:	e7c1      	b.n	802ba98 <_svfiprintf_r+0x184>
 802bb14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802bb16:	9809      	ldr	r0, [sp, #36]	; 0x24
 802bb18:	6819      	ldr	r1, [r3, #0]
 802bb1a:	9108      	str	r1, [sp, #32]
 802bb1c:	9b08      	ldr	r3, [sp, #32]
 802bb1e:	1d01      	adds	r1, r0, #4
 802bb20:	2b00      	cmp	r3, #0
 802bb22:	f280 84e2 	bge.w	802c4ea <_svfiprintf_r+0xbd6>
 802bb26:	9808      	ldr	r0, [sp, #32]
 802bb28:	9109      	str	r1, [sp, #36]	; 0x24
 802bb2a:	4243      	negs	r3, r0
 802bb2c:	9308      	str	r3, [sp, #32]
 802bb2e:	f048 0804 	orr.w	r8, r8, #4
 802bb32:	f899 3000 	ldrb.w	r3, [r9]
 802bb36:	e73c      	b.n	802b9b2 <_svfiprintf_r+0x9e>
 802bb38:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 802bb3c:	f8db a000 	ldr.w	sl, [fp]
 802bb40:	2600      	movs	r6, #0
 802bb42:	465f      	mov	r7, fp
 802bb44:	f88d 603f 	strb.w	r6, [sp, #63]	; 0x3f
 802bb48:	1d3b      	adds	r3, r7, #4
 802bb4a:	f1ba 0f00 	cmp.w	sl, #0
 802bb4e:	f000 8575 	beq.w	802c63c <_svfiprintf_r+0xd28>
 802bb52:	9a02      	ldr	r2, [sp, #8]
 802bb54:	2a00      	cmp	r2, #0
 802bb56:	4650      	mov	r0, sl
 802bb58:	f2c0 853f 	blt.w	802c5da <_svfiprintf_r+0xcc6>
 802bb5c:	4631      	mov	r1, r6
 802bb5e:	9a02      	ldr	r2, [sp, #8]
 802bb60:	9300      	str	r3, [sp, #0]
 802bb62:	f7fe fea1 	bl	802a8a8 <memchr>
 802bb66:	9900      	ldr	r1, [sp, #0]
 802bb68:	2800      	cmp	r0, #0
 802bb6a:	f000 859b 	beq.w	802c6a4 <_svfiprintf_r+0xd90>
 802bb6e:	9a02      	ldr	r2, [sp, #8]
 802bb70:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 802bb74:	9109      	str	r1, [sp, #36]	; 0x24
 802bb76:	ebca 0300 	rsb	r3, sl, r0
 802bb7a:	4293      	cmp	r3, r2
 802bb7c:	9304      	str	r3, [sp, #16]
 802bb7e:	f340 8534 	ble.w	802c5ea <_svfiprintf_r+0xcd6>
 802bb82:	9204      	str	r2, [sp, #16]
 802bb84:	9602      	str	r6, [sp, #8]
 802bb86:	e7a8      	b.n	802bada <_svfiprintf_r+0x1c6>
 802bb88:	f048 0820 	orr.w	r8, r8, #32
 802bb8c:	f899 3000 	ldrb.w	r3, [r9]
 802bb90:	e70f      	b.n	802b9b2 <_svfiprintf_r+0x9e>
 802bb92:	9e09      	ldr	r6, [sp, #36]	; 0x24
 802bb94:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802bb96:	6831      	ldr	r1, [r6, #0]
 802bb98:	460e      	mov	r6, r1
 802bb9a:	4908      	ldr	r1, [pc, #32]	; (802bbbc <_svfiprintf_r+0x2a8>)
 802bb9c:	2730      	movs	r7, #48	; 0x30
 802bb9e:	2378      	movs	r3, #120	; 0x78
 802bba0:	1d10      	adds	r0, r2, #4
 802bba2:	f88d 7040 	strb.w	r7, [sp, #64]	; 0x40
 802bba6:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
 802bbaa:	9009      	str	r0, [sp, #36]	; 0x24
 802bbac:	2700      	movs	r7, #0
 802bbae:	f048 0802 	orr.w	r8, r8, #2
 802bbb2:	910b      	str	r1, [sp, #44]	; 0x2c
 802bbb4:	2302      	movs	r3, #2
 802bbb6:	e76f      	b.n	802ba98 <_svfiprintf_r+0x184>
 802bbb8:	0802d770 	.word	0x0802d770
 802bbbc:	0802d5ec 	.word	0x0802d5ec
 802bbc0:	f899 3000 	ldrb.w	r3, [r9]
 802bbc4:	4648      	mov	r0, r9
 802bbc6:	2b6c      	cmp	r3, #108	; 0x6c
 802bbc8:	bf03      	ittte	eq
 802bbca:	f109 0901 	addeq.w	r9, r9, #1
 802bbce:	f048 0820 	orreq.w	r8, r8, #32
 802bbd2:	7843      	ldrbeq	r3, [r0, #1]
 802bbd4:	f048 0810 	orrne.w	r8, r8, #16
 802bbd8:	e6eb      	b.n	802b9b2 <_svfiprintf_r+0x9e>
 802bbda:	f048 0840 	orr.w	r8, r8, #64	; 0x40
 802bbde:	f899 3000 	ldrb.w	r3, [r9]
 802bbe2:	e6e6      	b.n	802b9b2 <_svfiprintf_r+0x9e>
 802bbe4:	f018 0f20 	tst.w	r8, #32
 802bbe8:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 802bbec:	f000 8112 	beq.w	802be14 <_svfiprintf_r+0x500>
 802bbf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802bbf2:	1ddf      	adds	r7, r3, #7
 802bbf4:	f027 0607 	bic.w	r6, r7, #7
 802bbf8:	e9d6 2300 	ldrd	r2, r3, [r6]
 802bbfc:	3608      	adds	r6, #8
 802bbfe:	2a00      	cmp	r2, #0
 802bc00:	f173 0100 	sbcs.w	r1, r3, #0
 802bc04:	9609      	str	r6, [sp, #36]	; 0x24
 802bc06:	461f      	mov	r7, r3
 802bc08:	4616      	mov	r6, r2
 802bc0a:	f2c0 8116 	blt.w	802be3a <_svfiprintf_r+0x526>
 802bc0e:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 802bc12:	2301      	movs	r3, #1
 802bc14:	e744      	b.n	802baa0 <_svfiprintf_r+0x18c>
 802bc16:	9f09      	ldr	r7, [sp, #36]	; 0x24
 802bc18:	9909      	ldr	r1, [sp, #36]	; 0x24
 802bc1a:	683b      	ldr	r3, [r7, #0]
 802bc1c:	2200      	movs	r2, #0
 802bc1e:	2701      	movs	r7, #1
 802bc20:	1d08      	adds	r0, r1, #4
 802bc22:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 802bc26:	9009      	str	r0, [sp, #36]	; 0x24
 802bc28:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 802bc2c:	9704      	str	r7, [sp, #16]
 802bc2e:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 802bc32:	f04f 0b00 	mov.w	fp, #0
 802bc36:	f8cd b008 	str.w	fp, [sp, #8]
 802bc3a:	f018 0102 	ands.w	r1, r8, #2
 802bc3e:	bf18      	it	ne
 802bc40:	3702      	addne	r7, #2
 802bc42:	f018 0b84 	ands.w	fp, r8, #132	; 0x84
 802bc46:	9106      	str	r1, [sp, #24]
 802bc48:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 802bc4c:	f040 815a 	bne.w	802bf04 <_svfiprintf_r+0x5f0>
 802bc50:	9808      	ldr	r0, [sp, #32]
 802bc52:	ebc7 0b00 	rsb	fp, r7, r0
 802bc56:	f1bb 0f00 	cmp.w	fp, #0
 802bc5a:	f340 8153 	ble.w	802bf04 <_svfiprintf_r+0x5f0>
 802bc5e:	f1bb 0f10 	cmp.w	fp, #16
 802bc62:	f340 8512 	ble.w	802c68a <_svfiprintf_r+0xd76>
 802bc66:	f24d 7680 	movw	r6, #55168	; 0xd780
 802bc6a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 802bc6c:	9812      	ldr	r0, [sp, #72]	; 0x48
 802bc6e:	4ba2      	ldr	r3, [pc, #648]	; (802bef8 <_svfiprintf_r+0x5e4>)
 802bc70:	f6c0 0602 	movt	r6, #2050	; 0x802
 802bc74:	6026      	str	r6, [r4, #0]
 802bc76:	2610      	movs	r6, #16
 802bc78:	1991      	adds	r1, r2, r6
 802bc7a:	1c42      	adds	r2, r0, #1
 802bc7c:	f1ab 0c11 	sub.w	ip, fp, #17
 802bc80:	2a07      	cmp	r2, #7
 802bc82:	930c      	str	r3, [sp, #48]	; 0x30
 802bc84:	6066      	str	r6, [r4, #4]
 802bc86:	9113      	str	r1, [sp, #76]	; 0x4c
 802bc88:	9212      	str	r2, [sp, #72]	; 0x48
 802bc8a:	f3cc 1300 	ubfx	r3, ip, #4, #1
 802bc8e:	f300 83c8 	bgt.w	802c422 <_svfiprintf_r+0xb0e>
 802bc92:	3408      	adds	r4, #8
 802bc94:	f1ab 0b10 	sub.w	fp, fp, #16
 802bc98:	f1bb 0f10 	cmp.w	fp, #16
 802bc9c:	f340 8120 	ble.w	802bee0 <_svfiprintf_r+0x5cc>
 802bca0:	b19b      	cbz	r3, 802bcca <_svfiprintf_r+0x3b6>
 802bca2:	3201      	adds	r2, #1
 802bca4:	f24d 7380 	movw	r3, #55168	; 0xd780
 802bca8:	3110      	adds	r1, #16
 802bcaa:	f6c0 0302 	movt	r3, #2050	; 0x802
 802bcae:	2a07      	cmp	r2, #7
 802bcb0:	e884 0048 	stmia.w	r4, {r3, r6}
 802bcb4:	9113      	str	r1, [sp, #76]	; 0x4c
 802bcb6:	9212      	str	r2, [sp, #72]	; 0x48
 802bcb8:	f300 83c1 	bgt.w	802c43e <_svfiprintf_r+0xb2a>
 802bcbc:	3408      	adds	r4, #8
 802bcbe:	f1ab 0b10 	sub.w	fp, fp, #16
 802bcc2:	f1bb 0f10 	cmp.w	fp, #16
 802bcc6:	f340 810b 	ble.w	802bee0 <_svfiprintf_r+0x5cc>
 802bcca:	4623      	mov	r3, r4
 802bccc:	970d      	str	r7, [sp, #52]	; 0x34
 802bcce:	9c03      	ldr	r4, [sp, #12]
 802bcd0:	9f05      	ldr	r7, [sp, #20]
 802bcd2:	e016      	b.n	802bd02 <_svfiprintf_r+0x3ee>
 802bcd4:	3308      	adds	r3, #8
 802bcd6:	3201      	adds	r2, #1
 802bcd8:	f24d 7080 	movw	r0, #55168	; 0xd780
 802bcdc:	3110      	adds	r1, #16
 802bcde:	f6c0 0002 	movt	r0, #2050	; 0x802
 802bce2:	2a07      	cmp	r2, #7
 802bce4:	e883 0041 	stmia.w	r3, {r0, r6}
 802bce8:	9113      	str	r1, [sp, #76]	; 0x4c
 802bcea:	9212      	str	r2, [sp, #72]	; 0x48
 802bcec:	f1ab 0b10 	sub.w	fp, fp, #16
 802bcf0:	f300 80e3 	bgt.w	802beba <_svfiprintf_r+0x5a6>
 802bcf4:	f1ab 0b10 	sub.w	fp, fp, #16
 802bcf8:	3308      	adds	r3, #8
 802bcfa:	f1bb 0f10 	cmp.w	fp, #16
 802bcfe:	f340 80ed 	ble.w	802bedc <_svfiprintf_r+0x5c8>
 802bd02:	3201      	adds	r2, #1
 802bd04:	f24d 7080 	movw	r0, #55168	; 0xd780
 802bd08:	3110      	adds	r1, #16
 802bd0a:	f6c0 0002 	movt	r0, #2050	; 0x802
 802bd0e:	2a07      	cmp	r2, #7
 802bd10:	9113      	str	r1, [sp, #76]	; 0x4c
 802bd12:	9212      	str	r2, [sp, #72]	; 0x48
 802bd14:	e883 0041 	stmia.w	r3, {r0, r6}
 802bd18:	dddc      	ble.n	802bcd4 <_svfiprintf_r+0x3c0>
 802bd1a:	4638      	mov	r0, r7
 802bd1c:	4621      	mov	r1, r4
 802bd1e:	aa11      	add	r2, sp, #68	; 0x44
 802bd20:	f7ff fd78 	bl	802b814 <__ssprint_r>
 802bd24:	2800      	cmp	r0, #0
 802bd26:	f040 8257 	bne.w	802c1d8 <_svfiprintf_r+0x8c4>
 802bd2a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802bd2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802bd2e:	ab1e      	add	r3, sp, #120	; 0x78
 802bd30:	e7d1      	b.n	802bcd6 <_svfiprintf_r+0x3c2>
 802bd32:	f018 0f20 	tst.w	r8, #32
 802bd36:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 802bd3a:	f040 840f 	bne.w	802c55c <_svfiprintf_r+0xc48>
 802bd3e:	f018 0f10 	tst.w	r8, #16
 802bd42:	f000 846b 	beq.w	802c61c <_svfiprintf_r+0xd08>
 802bd46:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 802bd4a:	9e07      	ldr	r6, [sp, #28]
 802bd4c:	f8da 3000 	ldr.w	r3, [sl]
 802bd50:	4650      	mov	r0, sl
 802bd52:	1d01      	adds	r1, r0, #4
 802bd54:	9109      	str	r1, [sp, #36]	; 0x24
 802bd56:	601e      	str	r6, [r3, #0]
 802bd58:	e5f6      	b.n	802b948 <_svfiprintf_r+0x34>
 802bd5a:	4e68      	ldr	r6, [pc, #416]	; (802befc <_svfiprintf_r+0x5e8>)
 802bd5c:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 802bd60:	f018 0f20 	tst.w	r8, #32
 802bd64:	960b      	str	r6, [sp, #44]	; 0x2c
 802bd66:	d03c      	beq.n	802bde2 <_svfiprintf_r+0x4ce>
 802bd68:	9809      	ldr	r0, [sp, #36]	; 0x24
 802bd6a:	1dc7      	adds	r7, r0, #7
 802bd6c:	f027 0607 	bic.w	r6, r7, #7
 802bd70:	f106 0c08 	add.w	ip, r6, #8
 802bd74:	e9d6 6700 	ldrd	r6, r7, [r6]
 802bd78:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 802bd7c:	f018 0f01 	tst.w	r8, #1
 802bd80:	f000 8099 	beq.w	802beb6 <_svfiprintf_r+0x5a2>
 802bd84:	ea56 0107 	orrs.w	r1, r6, r7
 802bd88:	f000 8095 	beq.w	802beb6 <_svfiprintf_r+0x5a2>
 802bd8c:	2230      	movs	r2, #48	; 0x30
 802bd8e:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
 802bd92:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
 802bd96:	f048 0802 	orr.w	r8, r8, #2
 802bd9a:	2302      	movs	r3, #2
 802bd9c:	e67c      	b.n	802ba98 <_svfiprintf_r+0x184>
 802bd9e:	f048 0801 	orr.w	r8, r8, #1
 802bda2:	f899 3000 	ldrb.w	r3, [r9]
 802bda6:	e604      	b.n	802b9b2 <_svfiprintf_r+0x9e>
 802bda8:	f899 3000 	ldrb.w	r3, [r9]
 802bdac:	2a00      	cmp	r2, #0
 802bdae:	f47f ae00 	bne.w	802b9b2 <_svfiprintf_r+0x9e>
 802bdb2:	2220      	movs	r2, #32
 802bdb4:	e5fd      	b.n	802b9b2 <_svfiprintf_r+0x9e>
 802bdb6:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 802bdba:	2b00      	cmp	r3, #0
 802bdbc:	f000 8205 	beq.w	802c1ca <_svfiprintf_r+0x8b6>
 802bdc0:	2701      	movs	r7, #1
 802bdc2:	2200      	movs	r2, #0
 802bdc4:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 802bdc8:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 802bdcc:	9704      	str	r7, [sp, #16]
 802bdce:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 802bdd2:	e72e      	b.n	802bc32 <_svfiprintf_r+0x31e>
 802bdd4:	4e4a      	ldr	r6, [pc, #296]	; (802bf00 <_svfiprintf_r+0x5ec>)
 802bdd6:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 802bdda:	f018 0f20 	tst.w	r8, #32
 802bdde:	960b      	str	r6, [sp, #44]	; 0x2c
 802bde0:	d1c2      	bne.n	802bd68 <_svfiprintf_r+0x454>
 802bde2:	f018 0f10 	tst.w	r8, #16
 802bde6:	f040 83b0 	bne.w	802c54a <_svfiprintf_r+0xc36>
 802bdea:	f018 0f40 	tst.w	r8, #64	; 0x40
 802bdee:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 802bdf2:	f000 840a 	beq.w	802c60a <_svfiprintf_r+0xcf6>
 802bdf6:	4658      	mov	r0, fp
 802bdf8:	1d07      	adds	r7, r0, #4
 802bdfa:	9709      	str	r7, [sp, #36]	; 0x24
 802bdfc:	f8bb 6000 	ldrh.w	r6, [fp]
 802be00:	2700      	movs	r7, #0
 802be02:	e7bb      	b.n	802bd7c <_svfiprintf_r+0x468>
 802be04:	f048 0810 	orr.w	r8, r8, #16
 802be08:	f018 0f20 	tst.w	r8, #32
 802be0c:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 802be10:	f47f aeee 	bne.w	802bbf0 <_svfiprintf_r+0x2dc>
 802be14:	f018 0f10 	tst.w	r8, #16
 802be18:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 802be1c:	f000 8370 	beq.w	802c500 <_svfiprintf_r+0xbec>
 802be20:	f8db 6000 	ldr.w	r6, [fp]
 802be24:	17f7      	asrs	r7, r6, #31
 802be26:	4659      	mov	r1, fp
 802be28:	4632      	mov	r2, r6
 802be2a:	463b      	mov	r3, r7
 802be2c:	1d08      	adds	r0, r1, #4
 802be2e:	2a00      	cmp	r2, #0
 802be30:	f173 0100 	sbcs.w	r1, r3, #0
 802be34:	9009      	str	r0, [sp, #36]	; 0x24
 802be36:	f6bf aeea 	bge.w	802bc0e <_svfiprintf_r+0x2fa>
 802be3a:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
 802be3e:	4276      	negs	r6, r6
 802be40:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 802be44:	f88d b03f 	strb.w	fp, [sp, #63]	; 0x3f
 802be48:	2301      	movs	r3, #1
 802be4a:	e629      	b.n	802baa0 <_svfiprintf_r+0x18c>
 802be4c:	4648      	mov	r0, r9
 802be4e:	2100      	movs	r1, #0
 802be50:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 802be54:	f810 3b01 	ldrb.w	r3, [r0], #1
 802be58:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 802be5c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 802be60:	2e09      	cmp	r6, #9
 802be62:	eb07 0141 	add.w	r1, r7, r1, lsl #1
 802be66:	4681      	mov	r9, r0
 802be68:	d9f2      	bls.n	802be50 <_svfiprintf_r+0x53c>
 802be6a:	9108      	str	r1, [sp, #32]
 802be6c:	e5a3      	b.n	802b9b6 <_svfiprintf_r+0xa2>
 802be6e:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 802be72:	f899 3000 	ldrb.w	r3, [r9]
 802be76:	e59c      	b.n	802b9b2 <_svfiprintf_r+0x9e>
 802be78:	f899 3000 	ldrb.w	r3, [r9]
 802be7c:	222b      	movs	r2, #43	; 0x2b
 802be7e:	e598      	b.n	802b9b2 <_svfiprintf_r+0x9e>
 802be80:	464e      	mov	r6, r9
 802be82:	f816 3b01 	ldrb.w	r3, [r6], #1
 802be86:	2b2a      	cmp	r3, #42	; 0x2a
 802be88:	f000 8414 	beq.w	802c6b4 <_svfiprintf_r+0xda0>
 802be8c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 802be90:	2000      	movs	r0, #0
 802be92:	2909      	cmp	r1, #9
 802be94:	f200 8401 	bhi.w	802c69a <_svfiprintf_r+0xd86>
 802be98:	f816 3b01 	ldrb.w	r3, [r6], #1
 802be9c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 802bea0:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 802bea4:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 802bea8:	2909      	cmp	r1, #9
 802beaa:	46b1      	mov	r9, r6
 802beac:	d9f4      	bls.n	802be98 <_svfiprintf_r+0x584>
 802beae:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
 802beb2:	9002      	str	r0, [sp, #8]
 802beb4:	e57f      	b.n	802b9b6 <_svfiprintf_r+0xa2>
 802beb6:	2302      	movs	r3, #2
 802beb8:	e5ee      	b.n	802ba98 <_svfiprintf_r+0x184>
 802beba:	4638      	mov	r0, r7
 802bebc:	4621      	mov	r1, r4
 802bebe:	aa11      	add	r2, sp, #68	; 0x44
 802bec0:	f7ff fca8 	bl	802b814 <__ssprint_r>
 802bec4:	2800      	cmp	r0, #0
 802bec6:	f040 8187 	bne.w	802c1d8 <_svfiprintf_r+0x8c4>
 802beca:	f1ab 0b10 	sub.w	fp, fp, #16
 802bece:	f1bb 0f10 	cmp.w	fp, #16
 802bed2:	ab1e      	add	r3, sp, #120	; 0x78
 802bed4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802bed6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802bed8:	f73f af13 	bgt.w	802bd02 <_svfiprintf_r+0x3ee>
 802bedc:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 802bede:	461c      	mov	r4, r3
 802bee0:	3201      	adds	r2, #1
 802bee2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 802bee4:	9212      	str	r2, [sp, #72]	; 0x48
 802bee6:	4459      	add	r1, fp
 802bee8:	2a07      	cmp	r2, #7
 802beea:	e884 0808 	stmia.w	r4, {r3, fp}
 802beee:	9113      	str	r1, [sp, #76]	; 0x4c
 802bef0:	f300 82c9 	bgt.w	802c486 <_svfiprintf_r+0xb72>
 802bef4:	3408      	adds	r4, #8
 802bef6:	e007      	b.n	802bf08 <_svfiprintf_r+0x5f4>
 802bef8:	0802d780 	.word	0x0802d780
 802befc:	0802d5d8 	.word	0x0802d5d8
 802bf00:	0802d5ec 	.word	0x0802d5ec
 802bf04:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802bf06:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802bf08:	f89d 003f 	ldrb.w	r0, [sp, #63]	; 0x3f
 802bf0c:	b160      	cbz	r0, 802bf28 <_svfiprintf_r+0x614>
 802bf0e:	3201      	adds	r2, #1
 802bf10:	3101      	adds	r1, #1
 802bf12:	2001      	movs	r0, #1
 802bf14:	f10d 033f 	add.w	r3, sp, #63	; 0x3f
 802bf18:	2a07      	cmp	r2, #7
 802bf1a:	6023      	str	r3, [r4, #0]
 802bf1c:	6060      	str	r0, [r4, #4]
 802bf1e:	9113      	str	r1, [sp, #76]	; 0x4c
 802bf20:	9212      	str	r2, [sp, #72]	; 0x48
 802bf22:	f300 8266 	bgt.w	802c3f2 <_svfiprintf_r+0xade>
 802bf26:	3408      	adds	r4, #8
 802bf28:	9b06      	ldr	r3, [sp, #24]
 802bf2a:	b15b      	cbz	r3, 802bf44 <_svfiprintf_r+0x630>
 802bf2c:	3201      	adds	r2, #1
 802bf2e:	3102      	adds	r1, #2
 802bf30:	2302      	movs	r3, #2
 802bf32:	a810      	add	r0, sp, #64	; 0x40
 802bf34:	2a07      	cmp	r2, #7
 802bf36:	6020      	str	r0, [r4, #0]
 802bf38:	6063      	str	r3, [r4, #4]
 802bf3a:	9113      	str	r1, [sp, #76]	; 0x4c
 802bf3c:	9212      	str	r2, [sp, #72]	; 0x48
 802bf3e:	f300 8264 	bgt.w	802c40a <_svfiprintf_r+0xaf6>
 802bf42:	3408      	adds	r4, #8
 802bf44:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 802bf46:	2e80      	cmp	r6, #128	; 0x80
 802bf48:	f000 815a 	beq.w	802c200 <_svfiprintf_r+0x8ec>
 802bf4c:	f8dd b008 	ldr.w	fp, [sp, #8]
 802bf50:	9e04      	ldr	r6, [sp, #16]
 802bf52:	ebc6 060b 	rsb	r6, r6, fp
 802bf56:	2e00      	cmp	r6, #0
 802bf58:	dd67      	ble.n	802c02a <_svfiprintf_r+0x716>
 802bf5a:	2e10      	cmp	r6, #16
 802bf5c:	f340 8348 	ble.w	802c5f0 <_svfiprintf_r+0xcdc>
 802bf60:	f04f 0b10 	mov.w	fp, #16
 802bf64:	3201      	adds	r2, #1
 802bf66:	4ba4      	ldr	r3, [pc, #656]	; (802c1f8 <_svfiprintf_r+0x8e4>)
 802bf68:	9212      	str	r2, [sp, #72]	; 0x48
 802bf6a:	f1a6 0c11 	sub.w	ip, r6, #17
 802bf6e:	4459      	add	r1, fp
 802bf70:	2a07      	cmp	r2, #7
 802bf72:	9302      	str	r3, [sp, #8]
 802bf74:	e884 0820 	stmia.w	r4, {r5, fp}
 802bf78:	9113      	str	r1, [sp, #76]	; 0x4c
 802bf7a:	f3cc 1300 	ubfx	r3, ip, #4, #1
 802bf7e:	f300 81c1 	bgt.w	802c304 <_svfiprintf_r+0x9f0>
 802bf82:	3408      	adds	r4, #8
 802bf84:	3e10      	subs	r6, #16
 802bf86:	2e10      	cmp	r6, #16
 802bf88:	dd44      	ble.n	802c014 <_svfiprintf_r+0x700>
 802bf8a:	b163      	cbz	r3, 802bfa6 <_svfiprintf_r+0x692>
 802bf8c:	3201      	adds	r2, #1
 802bf8e:	3110      	adds	r1, #16
 802bf90:	2a07      	cmp	r2, #7
 802bf92:	e884 0820 	stmia.w	r4, {r5, fp}
 802bf96:	9113      	str	r1, [sp, #76]	; 0x4c
 802bf98:	9212      	str	r2, [sp, #72]	; 0x48
 802bf9a:	f300 81c1 	bgt.w	802c320 <_svfiprintf_r+0xa0c>
 802bf9e:	3408      	adds	r4, #8
 802bfa0:	3e10      	subs	r6, #16
 802bfa2:	2e10      	cmp	r6, #16
 802bfa4:	dd36      	ble.n	802c014 <_svfiprintf_r+0x700>
 802bfa6:	4620      	mov	r0, r4
 802bfa8:	9706      	str	r7, [sp, #24]
 802bfaa:	9c03      	ldr	r4, [sp, #12]
 802bfac:	9f05      	ldr	r7, [sp, #20]
 802bfae:	e00d      	b.n	802bfcc <_svfiprintf_r+0x6b8>
 802bfb0:	3008      	adds	r0, #8
 802bfb2:	3201      	adds	r2, #1
 802bfb4:	3110      	adds	r1, #16
 802bfb6:	3e10      	subs	r6, #16
 802bfb8:	2a07      	cmp	r2, #7
 802bfba:	e880 0820 	stmia.w	r0, {r5, fp}
 802bfbe:	9113      	str	r1, [sp, #76]	; 0x4c
 802bfc0:	9212      	str	r2, [sp, #72]	; 0x48
 802bfc2:	dc17      	bgt.n	802bff4 <_svfiprintf_r+0x6e0>
 802bfc4:	3e10      	subs	r6, #16
 802bfc6:	3008      	adds	r0, #8
 802bfc8:	2e10      	cmp	r6, #16
 802bfca:	dd21      	ble.n	802c010 <_svfiprintf_r+0x6fc>
 802bfcc:	3201      	adds	r2, #1
 802bfce:	3110      	adds	r1, #16
 802bfd0:	2a07      	cmp	r2, #7
 802bfd2:	9113      	str	r1, [sp, #76]	; 0x4c
 802bfd4:	9212      	str	r2, [sp, #72]	; 0x48
 802bfd6:	e880 0820 	stmia.w	r0, {r5, fp}
 802bfda:	dde9      	ble.n	802bfb0 <_svfiprintf_r+0x69c>
 802bfdc:	4638      	mov	r0, r7
 802bfde:	4621      	mov	r1, r4
 802bfe0:	aa11      	add	r2, sp, #68	; 0x44
 802bfe2:	f7ff fc17 	bl	802b814 <__ssprint_r>
 802bfe6:	2800      	cmp	r0, #0
 802bfe8:	f040 80f6 	bne.w	802c1d8 <_svfiprintf_r+0x8c4>
 802bfec:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802bfee:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802bff0:	a81e      	add	r0, sp, #120	; 0x78
 802bff2:	e7de      	b.n	802bfb2 <_svfiprintf_r+0x69e>
 802bff4:	4638      	mov	r0, r7
 802bff6:	4621      	mov	r1, r4
 802bff8:	aa11      	add	r2, sp, #68	; 0x44
 802bffa:	f7ff fc0b 	bl	802b814 <__ssprint_r>
 802bffe:	2800      	cmp	r0, #0
 802c000:	f040 80ea 	bne.w	802c1d8 <_svfiprintf_r+0x8c4>
 802c004:	3e10      	subs	r6, #16
 802c006:	2e10      	cmp	r6, #16
 802c008:	a81e      	add	r0, sp, #120	; 0x78
 802c00a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802c00c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802c00e:	dcdd      	bgt.n	802bfcc <_svfiprintf_r+0x6b8>
 802c010:	9f06      	ldr	r7, [sp, #24]
 802c012:	4604      	mov	r4, r0
 802c014:	3201      	adds	r2, #1
 802c016:	9b02      	ldr	r3, [sp, #8]
 802c018:	9212      	str	r2, [sp, #72]	; 0x48
 802c01a:	1989      	adds	r1, r1, r6
 802c01c:	2a07      	cmp	r2, #7
 802c01e:	e884 0048 	stmia.w	r4, {r3, r6}
 802c022:	9113      	str	r1, [sp, #76]	; 0x4c
 802c024:	f300 8193 	bgt.w	802c34e <_svfiprintf_r+0xa3a>
 802c028:	3408      	adds	r4, #8
 802c02a:	9b04      	ldr	r3, [sp, #16]
 802c02c:	f8c4 a000 	str.w	sl, [r4]
 802c030:	3201      	adds	r2, #1
 802c032:	18c9      	adds	r1, r1, r3
 802c034:	2a07      	cmp	r2, #7
 802c036:	6063      	str	r3, [r4, #4]
 802c038:	9113      	str	r1, [sp, #76]	; 0x4c
 802c03a:	9212      	str	r2, [sp, #72]	; 0x48
 802c03c:	f300 814e 	bgt.w	802c2dc <_svfiprintf_r+0x9c8>
 802c040:	f104 0208 	add.w	r2, r4, #8
 802c044:	f018 0f04 	tst.w	r8, #4
 802c048:	d074      	beq.n	802c134 <_svfiprintf_r+0x820>
 802c04a:	9e08      	ldr	r6, [sp, #32]
 802c04c:	1bf6      	subs	r6, r6, r7
 802c04e:	2e00      	cmp	r6, #0
 802c050:	dd70      	ble.n	802c134 <_svfiprintf_r+0x820>
 802c052:	2e10      	cmp	r6, #16
 802c054:	dd5a      	ble.n	802c10c <_svfiprintf_r+0x7f8>
 802c056:	9812      	ldr	r0, [sp, #72]	; 0x48
 802c058:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 802c1fc <_svfiprintf_r+0x8e8>
 802c05c:	f24d 7480 	movw	r4, #55168	; 0xd780
 802c060:	f6c0 0402 	movt	r4, #2050	; 0x802
 802c064:	1c43      	adds	r3, r0, #1
 802c066:	6014      	str	r4, [r2, #0]
 802c068:	2410      	movs	r4, #16
 802c06a:	f1a6 0811 	sub.w	r8, r6, #17
 802c06e:	1909      	adds	r1, r1, r4
 802c070:	2b07      	cmp	r3, #7
 802c072:	6054      	str	r4, [r2, #4]
 802c074:	9113      	str	r1, [sp, #76]	; 0x4c
 802c076:	9312      	str	r3, [sp, #72]	; 0x48
 802c078:	f3c8 1800 	ubfx	r8, r8, #4, #1
 802c07c:	f300 821e 	bgt.w	802c4bc <_svfiprintf_r+0xba8>
 802c080:	3208      	adds	r2, #8
 802c082:	3e10      	subs	r6, #16
 802c084:	2e10      	cmp	r6, #16
 802c086:	dd44      	ble.n	802c112 <_svfiprintf_r+0x7fe>
 802c088:	f1b8 0f00 	cmp.w	r8, #0
 802c08c:	d010      	beq.n	802c0b0 <_svfiprintf_r+0x79c>
 802c08e:	3301      	adds	r3, #1
 802c090:	f24d 7080 	movw	r0, #55168	; 0xd780
 802c094:	3110      	adds	r1, #16
 802c096:	f6c0 0002 	movt	r0, #2050	; 0x802
 802c09a:	2b07      	cmp	r3, #7
 802c09c:	e882 0011 	stmia.w	r2, {r0, r4}
 802c0a0:	9113      	str	r1, [sp, #76]	; 0x4c
 802c0a2:	9312      	str	r3, [sp, #72]	; 0x48
 802c0a4:	f300 8267 	bgt.w	802c576 <_svfiprintf_r+0xc62>
 802c0a8:	3208      	adds	r2, #8
 802c0aa:	3e10      	subs	r6, #16
 802c0ac:	2e10      	cmp	r6, #16
 802c0ae:	dd30      	ble.n	802c112 <_svfiprintf_r+0x7fe>
 802c0b0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 802c0b4:	f8dd b00c 	ldr.w	fp, [sp, #12]
 802c0b8:	e011      	b.n	802c0de <_svfiprintf_r+0x7ca>
 802c0ba:	3208      	adds	r2, #8
 802c0bc:	3301      	adds	r3, #1
 802c0be:	f24d 7080 	movw	r0, #55168	; 0xd780
 802c0c2:	3110      	adds	r1, #16
 802c0c4:	f6c0 0002 	movt	r0, #2050	; 0x802
 802c0c8:	3e10      	subs	r6, #16
 802c0ca:	2b07      	cmp	r3, #7
 802c0cc:	e882 0011 	stmia.w	r2, {r0, r4}
 802c0d0:	9113      	str	r1, [sp, #76]	; 0x4c
 802c0d2:	9312      	str	r3, [sp, #72]	; 0x48
 802c0d4:	dc42      	bgt.n	802c15c <_svfiprintf_r+0x848>
 802c0d6:	3208      	adds	r2, #8
 802c0d8:	3e10      	subs	r6, #16
 802c0da:	2e10      	cmp	r6, #16
 802c0dc:	dd19      	ble.n	802c112 <_svfiprintf_r+0x7fe>
 802c0de:	3301      	adds	r3, #1
 802c0e0:	f24d 7080 	movw	r0, #55168	; 0xd780
 802c0e4:	3110      	adds	r1, #16
 802c0e6:	f6c0 0002 	movt	r0, #2050	; 0x802
 802c0ea:	2b07      	cmp	r3, #7
 802c0ec:	e882 0011 	stmia.w	r2, {r0, r4}
 802c0f0:	9113      	str	r1, [sp, #76]	; 0x4c
 802c0f2:	9312      	str	r3, [sp, #72]	; 0x48
 802c0f4:	dde1      	ble.n	802c0ba <_svfiprintf_r+0x7a6>
 802c0f6:	4640      	mov	r0, r8
 802c0f8:	4659      	mov	r1, fp
 802c0fa:	aa11      	add	r2, sp, #68	; 0x44
 802c0fc:	f7ff fb8a 	bl	802b814 <__ssprint_r>
 802c100:	2800      	cmp	r0, #0
 802c102:	d169      	bne.n	802c1d8 <_svfiprintf_r+0x8c4>
 802c104:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802c106:	9b12      	ldr	r3, [sp, #72]	; 0x48
 802c108:	aa1e      	add	r2, sp, #120	; 0x78
 802c10a:	e7d7      	b.n	802c0bc <_svfiprintf_r+0x7a8>
 802c10c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 802c10e:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 802c1fc <_svfiprintf_r+0x8e8>
 802c112:	1c5c      	adds	r4, r3, #1
 802c114:	1871      	adds	r1, r6, r1
 802c116:	2c07      	cmp	r4, #7
 802c118:	f8c2 a000 	str.w	sl, [r2]
 802c11c:	6056      	str	r6, [r2, #4]
 802c11e:	9113      	str	r1, [sp, #76]	; 0x4c
 802c120:	9412      	str	r4, [sp, #72]	; 0x48
 802c122:	dd07      	ble.n	802c134 <_svfiprintf_r+0x820>
 802c124:	9805      	ldr	r0, [sp, #20]
 802c126:	9903      	ldr	r1, [sp, #12]
 802c128:	aa11      	add	r2, sp, #68	; 0x44
 802c12a:	f7ff fb73 	bl	802b814 <__ssprint_r>
 802c12e:	2800      	cmp	r0, #0
 802c130:	d152      	bne.n	802c1d8 <_svfiprintf_r+0x8c4>
 802c132:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802c134:	9a07      	ldr	r2, [sp, #28]
 802c136:	9808      	ldr	r0, [sp, #32]
 802c138:	4287      	cmp	r7, r0
 802c13a:	bfac      	ite	ge
 802c13c:	19d2      	addge	r2, r2, r7
 802c13e:	1812      	addlt	r2, r2, r0
 802c140:	9207      	str	r2, [sp, #28]
 802c142:	2900      	cmp	r1, #0
 802c144:	f040 80d5 	bne.w	802c2f2 <_svfiprintf_r+0x9de>
 802c148:	f899 2000 	ldrb.w	r2, [r9]
 802c14c:	2600      	movs	r6, #0
 802c14e:	9612      	str	r6, [sp, #72]	; 0x48
 802c150:	ac1e      	add	r4, sp, #120	; 0x78
 802c152:	2a00      	cmp	r2, #0
 802c154:	f47f abfd 	bne.w	802b952 <_svfiprintf_r+0x3e>
 802c158:	464e      	mov	r6, r9
 802c15a:	e41a      	b.n	802b992 <_svfiprintf_r+0x7e>
 802c15c:	4640      	mov	r0, r8
 802c15e:	4659      	mov	r1, fp
 802c160:	aa11      	add	r2, sp, #68	; 0x44
 802c162:	f7ff fb57 	bl	802b814 <__ssprint_r>
 802c166:	2800      	cmp	r0, #0
 802c168:	d136      	bne.n	802c1d8 <_svfiprintf_r+0x8c4>
 802c16a:	aa1e      	add	r2, sp, #120	; 0x78
 802c16c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802c16e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 802c170:	e7b2      	b.n	802c0d8 <_svfiprintf_r+0x7c4>
 802c172:	2b01      	cmp	r3, #1
 802c174:	f000 8117 	beq.w	802c3a6 <_svfiprintf_r+0xa92>
 802c178:	2b02      	cmp	r3, #2
 802c17a:	f10d 0177 	add.w	r1, sp, #119	; 0x77
 802c17e:	f000 80f2 	beq.w	802c366 <_svfiprintf_r+0xa52>
 802c182:	46dc      	mov	ip, fp
 802c184:	f04f 0a07 	mov.w	sl, #7
 802c188:	08f0      	lsrs	r0, r6, #3
 802c18a:	ea06 020a 	and.w	r2, r6, sl
 802c18e:	08fb      	lsrs	r3, r7, #3
 802c190:	ea40 7647 	orr.w	r6, r0, r7, lsl #29
 802c194:	3230      	adds	r2, #48	; 0x30
 802c196:	461f      	mov	r7, r3
 802c198:	b2d0      	uxtb	r0, r2
 802c19a:	ea56 0b07 	orrs.w	fp, r6, r7
 802c19e:	468a      	mov	sl, r1
 802c1a0:	7008      	strb	r0, [r1, #0]
 802c1a2:	f101 31ff 	add.w	r1, r1, #4294967295
 802c1a6:	d1ed      	bne.n	802c184 <_svfiprintf_r+0x870>
 802c1a8:	f018 0f01 	tst.w	r8, #1
 802c1ac:	46e3      	mov	fp, ip
 802c1ae:	4657      	mov	r7, sl
 802c1b0:	f43f ac8f 	beq.w	802bad2 <_svfiprintf_r+0x1be>
 802c1b4:	2830      	cmp	r0, #48	; 0x30
 802c1b6:	f43f ac8c 	beq.w	802bad2 <_svfiprintf_r+0x1be>
 802c1ba:	9801      	ldr	r0, [sp, #4]
 802c1bc:	2330      	movs	r3, #48	; 0x30
 802c1be:	f807 3c01 	strb.w	r3, [r7, #-1]
 802c1c2:	1a47      	subs	r7, r0, r1
 802c1c4:	468a      	mov	sl, r1
 802c1c6:	9704      	str	r7, [sp, #16]
 802c1c8:	e487      	b.n	802bada <_svfiprintf_r+0x1c6>
 802c1ca:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802c1cc:	b121      	cbz	r1, 802c1d8 <_svfiprintf_r+0x8c4>
 802c1ce:	9805      	ldr	r0, [sp, #20]
 802c1d0:	9903      	ldr	r1, [sp, #12]
 802c1d2:	aa11      	add	r2, sp, #68	; 0x44
 802c1d4:	f7ff fb1e 	bl	802b814 <__ssprint_r>
 802c1d8:	9c03      	ldr	r4, [sp, #12]
 802c1da:	f8dd a01c 	ldr.w	sl, [sp, #28]
 802c1de:	89a3      	ldrh	r3, [r4, #12]
 802c1e0:	f003 0240 	and.w	r2, r3, #64	; 0x40
 802c1e4:	b210      	sxth	r0, r2
 802c1e6:	2800      	cmp	r0, #0
 802c1e8:	bf18      	it	ne
 802c1ea:	f04f 3aff 	movne.w	sl, #4294967295
 802c1ee:	4650      	mov	r0, sl
 802c1f0:	b02f      	add	sp, #188	; 0xbc
 802c1f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802c1f6:	bf00      	nop
 802c1f8:	0802d770 	.word	0x0802d770
 802c1fc:	0802d780 	.word	0x0802d780
 802c200:	9808      	ldr	r0, [sp, #32]
 802c202:	1bc6      	subs	r6, r0, r7
 802c204:	2e00      	cmp	r6, #0
 802c206:	f77f aea1 	ble.w	802bf4c <_svfiprintf_r+0x638>
 802c20a:	2e10      	cmp	r6, #16
 802c20c:	f340 8242 	ble.w	802c694 <_svfiprintf_r+0xd80>
 802c210:	f04f 0b10 	mov.w	fp, #16
 802c214:	3201      	adds	r2, #1
 802c216:	48a8      	ldr	r0, [pc, #672]	; (802c4b8 <_svfiprintf_r+0xba4>)
 802c218:	9212      	str	r2, [sp, #72]	; 0x48
 802c21a:	f1a6 0311 	sub.w	r3, r6, #17
 802c21e:	4459      	add	r1, fp
 802c220:	2a07      	cmp	r2, #7
 802c222:	e884 0820 	stmia.w	r4, {r5, fp}
 802c226:	9113      	str	r1, [sp, #76]	; 0x4c
 802c228:	9006      	str	r0, [sp, #24]
 802c22a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 802c22e:	f300 81ae 	bgt.w	802c58e <_svfiprintf_r+0xc7a>
 802c232:	3408      	adds	r4, #8
 802c234:	3e10      	subs	r6, #16
 802c236:	2e10      	cmp	r6, #16
 802c238:	dd44      	ble.n	802c2c4 <_svfiprintf_r+0x9b0>
 802c23a:	b163      	cbz	r3, 802c256 <_svfiprintf_r+0x942>
 802c23c:	3201      	adds	r2, #1
 802c23e:	3110      	adds	r1, #16
 802c240:	2a07      	cmp	r2, #7
 802c242:	e884 0820 	stmia.w	r4, {r5, fp}
 802c246:	9113      	str	r1, [sp, #76]	; 0x4c
 802c248:	9212      	str	r2, [sp, #72]	; 0x48
 802c24a:	f300 81ae 	bgt.w	802c5aa <_svfiprintf_r+0xc96>
 802c24e:	3408      	adds	r4, #8
 802c250:	3e10      	subs	r6, #16
 802c252:	2e10      	cmp	r6, #16
 802c254:	dd36      	ble.n	802c2c4 <_svfiprintf_r+0x9b0>
 802c256:	970a      	str	r7, [sp, #40]	; 0x28
 802c258:	4613      	mov	r3, r2
 802c25a:	9f03      	ldr	r7, [sp, #12]
 802c25c:	4622      	mov	r2, r4
 802c25e:	9c05      	ldr	r4, [sp, #20]
 802c260:	e00d      	b.n	802c27e <_svfiprintf_r+0x96a>
 802c262:	3208      	adds	r2, #8
 802c264:	1c43      	adds	r3, r0, #1
 802c266:	3110      	adds	r1, #16
 802c268:	3e10      	subs	r6, #16
 802c26a:	2b07      	cmp	r3, #7
 802c26c:	e882 0820 	stmia.w	r2, {r5, fp}
 802c270:	9113      	str	r1, [sp, #76]	; 0x4c
 802c272:	9312      	str	r3, [sp, #72]	; 0x48
 802c274:	dc16      	bgt.n	802c2a4 <_svfiprintf_r+0x990>
 802c276:	3e10      	subs	r6, #16
 802c278:	3208      	adds	r2, #8
 802c27a:	2e10      	cmp	r6, #16
 802c27c:	dd1f      	ble.n	802c2be <_svfiprintf_r+0x9aa>
 802c27e:	1c58      	adds	r0, r3, #1
 802c280:	3110      	adds	r1, #16
 802c282:	2807      	cmp	r0, #7
 802c284:	9113      	str	r1, [sp, #76]	; 0x4c
 802c286:	9012      	str	r0, [sp, #72]	; 0x48
 802c288:	e882 0820 	stmia.w	r2, {r5, fp}
 802c28c:	dde9      	ble.n	802c262 <_svfiprintf_r+0x94e>
 802c28e:	4620      	mov	r0, r4
 802c290:	4639      	mov	r1, r7
 802c292:	aa11      	add	r2, sp, #68	; 0x44
 802c294:	f7ff fabe 	bl	802b814 <__ssprint_r>
 802c298:	2800      	cmp	r0, #0
 802c29a:	d19d      	bne.n	802c1d8 <_svfiprintf_r+0x8c4>
 802c29c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802c29e:	9812      	ldr	r0, [sp, #72]	; 0x48
 802c2a0:	aa1e      	add	r2, sp, #120	; 0x78
 802c2a2:	e7df      	b.n	802c264 <_svfiprintf_r+0x950>
 802c2a4:	4620      	mov	r0, r4
 802c2a6:	4639      	mov	r1, r7
 802c2a8:	aa11      	add	r2, sp, #68	; 0x44
 802c2aa:	f7ff fab3 	bl	802b814 <__ssprint_r>
 802c2ae:	2800      	cmp	r0, #0
 802c2b0:	d192      	bne.n	802c1d8 <_svfiprintf_r+0x8c4>
 802c2b2:	3e10      	subs	r6, #16
 802c2b4:	2e10      	cmp	r6, #16
 802c2b6:	aa1e      	add	r2, sp, #120	; 0x78
 802c2b8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802c2ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 802c2bc:	dcdf      	bgt.n	802c27e <_svfiprintf_r+0x96a>
 802c2be:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 802c2c0:	4614      	mov	r4, r2
 802c2c2:	461a      	mov	r2, r3
 802c2c4:	3201      	adds	r2, #1
 802c2c6:	9b06      	ldr	r3, [sp, #24]
 802c2c8:	9212      	str	r2, [sp, #72]	; 0x48
 802c2ca:	1989      	adds	r1, r1, r6
 802c2cc:	2a07      	cmp	r2, #7
 802c2ce:	e884 0048 	stmia.w	r4, {r3, r6}
 802c2d2:	9113      	str	r1, [sp, #76]	; 0x4c
 802c2d4:	f300 8175 	bgt.w	802c5c2 <_svfiprintf_r+0xcae>
 802c2d8:	3408      	adds	r4, #8
 802c2da:	e637      	b.n	802bf4c <_svfiprintf_r+0x638>
 802c2dc:	9805      	ldr	r0, [sp, #20]
 802c2de:	9903      	ldr	r1, [sp, #12]
 802c2e0:	aa11      	add	r2, sp, #68	; 0x44
 802c2e2:	f7ff fa97 	bl	802b814 <__ssprint_r>
 802c2e6:	2800      	cmp	r0, #0
 802c2e8:	f47f af76 	bne.w	802c1d8 <_svfiprintf_r+0x8c4>
 802c2ec:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802c2ee:	aa1e      	add	r2, sp, #120	; 0x78
 802c2f0:	e6a8      	b.n	802c044 <_svfiprintf_r+0x730>
 802c2f2:	9805      	ldr	r0, [sp, #20]
 802c2f4:	9903      	ldr	r1, [sp, #12]
 802c2f6:	aa11      	add	r2, sp, #68	; 0x44
 802c2f8:	f7ff fa8c 	bl	802b814 <__ssprint_r>
 802c2fc:	2800      	cmp	r0, #0
 802c2fe:	f43f af23 	beq.w	802c148 <_svfiprintf_r+0x834>
 802c302:	e769      	b.n	802c1d8 <_svfiprintf_r+0x8c4>
 802c304:	9805      	ldr	r0, [sp, #20]
 802c306:	9903      	ldr	r1, [sp, #12]
 802c308:	9300      	str	r3, [sp, #0]
 802c30a:	aa11      	add	r2, sp, #68	; 0x44
 802c30c:	f7ff fa82 	bl	802b814 <__ssprint_r>
 802c310:	9b00      	ldr	r3, [sp, #0]
 802c312:	2800      	cmp	r0, #0
 802c314:	f47f af60 	bne.w	802c1d8 <_svfiprintf_r+0x8c4>
 802c318:	ac1e      	add	r4, sp, #120	; 0x78
 802c31a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802c31c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802c31e:	e631      	b.n	802bf84 <_svfiprintf_r+0x670>
 802c320:	9805      	ldr	r0, [sp, #20]
 802c322:	9903      	ldr	r1, [sp, #12]
 802c324:	aa11      	add	r2, sp, #68	; 0x44
 802c326:	f7ff fa75 	bl	802b814 <__ssprint_r>
 802c32a:	2800      	cmp	r0, #0
 802c32c:	f47f af54 	bne.w	802c1d8 <_svfiprintf_r+0x8c4>
 802c330:	ac1e      	add	r4, sp, #120	; 0x78
 802c332:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802c334:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802c336:	e633      	b.n	802bfa0 <_svfiprintf_r+0x68c>
 802c338:	9805      	ldr	r0, [sp, #20]
 802c33a:	9903      	ldr	r1, [sp, #12]
 802c33c:	aa11      	add	r2, sp, #68	; 0x44
 802c33e:	f7ff fa69 	bl	802b814 <__ssprint_r>
 802c342:	2800      	cmp	r0, #0
 802c344:	f47f af48 	bne.w	802c1d8 <_svfiprintf_r+0x8c4>
 802c348:	ac1e      	add	r4, sp, #120	; 0x78
 802c34a:	f7ff bb1f 	b.w	802b98c <_svfiprintf_r+0x78>
 802c34e:	9805      	ldr	r0, [sp, #20]
 802c350:	9903      	ldr	r1, [sp, #12]
 802c352:	aa11      	add	r2, sp, #68	; 0x44
 802c354:	f7ff fa5e 	bl	802b814 <__ssprint_r>
 802c358:	2800      	cmp	r0, #0
 802c35a:	f47f af3d 	bne.w	802c1d8 <_svfiprintf_r+0x8c4>
 802c35e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802c360:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802c362:	ac1e      	add	r4, sp, #120	; 0x78
 802c364:	e661      	b.n	802c02a <_svfiprintf_r+0x716>
 802c366:	980b      	ldr	r0, [sp, #44]	; 0x2c
 802c368:	f8cd b010 	str.w	fp, [sp, #16]
 802c36c:	f04f 0b0f 	mov.w	fp, #15
 802c370:	ea06 020b 	and.w	r2, r6, fp
 802c374:	1883      	adds	r3, r0, r2
 802c376:	0936      	lsrs	r6, r6, #4
 802c378:	ea46 7207 	orr.w	r2, r6, r7, lsl #28
 802c37c:	ea4f 1c17 	mov.w	ip, r7, lsr #4
 802c380:	468a      	mov	sl, r1
 802c382:	4616      	mov	r6, r2
 802c384:	7819      	ldrb	r1, [r3, #0]
 802c386:	4667      	mov	r7, ip
 802c388:	ea56 0b07 	orrs.w	fp, r6, r7
 802c38c:	f88a 1000 	strb.w	r1, [sl]
 802c390:	f10a 31ff 	add.w	r1, sl, #4294967295
 802c394:	d1ea      	bne.n	802c36c <_svfiprintf_r+0xa58>
 802c396:	9f01      	ldr	r7, [sp, #4]
 802c398:	f8dd b010 	ldr.w	fp, [sp, #16]
 802c39c:	ebca 0007 	rsb	r0, sl, r7
 802c3a0:	9004      	str	r0, [sp, #16]
 802c3a2:	f7ff bb9a 	b.w	802bada <_svfiprintf_r+0x1c6>
 802c3a6:	2f00      	cmp	r7, #0
 802c3a8:	bf08      	it	eq
 802c3aa:	2e0a      	cmpeq	r6, #10
 802c3ac:	f0c0 8092 	bcc.w	802c4d4 <_svfiprintf_r+0xbc0>
 802c3b0:	f10d 0377 	add.w	r3, sp, #119	; 0x77
 802c3b4:	9404      	str	r4, [sp, #16]
 802c3b6:	461c      	mov	r4, r3
 802c3b8:	4630      	mov	r0, r6
 802c3ba:	4639      	mov	r1, r7
 802c3bc:	220a      	movs	r2, #10
 802c3be:	2300      	movs	r3, #0
 802c3c0:	f000 f998 	bl	802c6f4 <__aeabi_uldivmod>
 802c3c4:	3230      	adds	r2, #48	; 0x30
 802c3c6:	7022      	strb	r2, [r4, #0]
 802c3c8:	4630      	mov	r0, r6
 802c3ca:	4639      	mov	r1, r7
 802c3cc:	220a      	movs	r2, #10
 802c3ce:	2300      	movs	r3, #0
 802c3d0:	f000 f990 	bl	802c6f4 <__aeabi_uldivmod>
 802c3d4:	4606      	mov	r6, r0
 802c3d6:	460f      	mov	r7, r1
 802c3d8:	ea56 0007 	orrs.w	r0, r6, r7
 802c3dc:	46a2      	mov	sl, r4
 802c3de:	f104 34ff 	add.w	r4, r4, #4294967295
 802c3e2:	d1e9      	bne.n	802c3b8 <_svfiprintf_r+0xaa4>
 802c3e4:	9a01      	ldr	r2, [sp, #4]
 802c3e6:	9c04      	ldr	r4, [sp, #16]
 802c3e8:	ebca 0102 	rsb	r1, sl, r2
 802c3ec:	9104      	str	r1, [sp, #16]
 802c3ee:	f7ff bb74 	b.w	802bada <_svfiprintf_r+0x1c6>
 802c3f2:	9805      	ldr	r0, [sp, #20]
 802c3f4:	9903      	ldr	r1, [sp, #12]
 802c3f6:	aa11      	add	r2, sp, #68	; 0x44
 802c3f8:	f7ff fa0c 	bl	802b814 <__ssprint_r>
 802c3fc:	2800      	cmp	r0, #0
 802c3fe:	f47f aeeb 	bne.w	802c1d8 <_svfiprintf_r+0x8c4>
 802c402:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802c404:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802c406:	ac1e      	add	r4, sp, #120	; 0x78
 802c408:	e58e      	b.n	802bf28 <_svfiprintf_r+0x614>
 802c40a:	9805      	ldr	r0, [sp, #20]
 802c40c:	9903      	ldr	r1, [sp, #12]
 802c40e:	aa11      	add	r2, sp, #68	; 0x44
 802c410:	f7ff fa00 	bl	802b814 <__ssprint_r>
 802c414:	2800      	cmp	r0, #0
 802c416:	f47f aedf 	bne.w	802c1d8 <_svfiprintf_r+0x8c4>
 802c41a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802c41c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802c41e:	ac1e      	add	r4, sp, #120	; 0x78
 802c420:	e590      	b.n	802bf44 <_svfiprintf_r+0x630>
 802c422:	9805      	ldr	r0, [sp, #20]
 802c424:	9903      	ldr	r1, [sp, #12]
 802c426:	9300      	str	r3, [sp, #0]
 802c428:	aa11      	add	r2, sp, #68	; 0x44
 802c42a:	f7ff f9f3 	bl	802b814 <__ssprint_r>
 802c42e:	9b00      	ldr	r3, [sp, #0]
 802c430:	2800      	cmp	r0, #0
 802c432:	f47f aed1 	bne.w	802c1d8 <_svfiprintf_r+0x8c4>
 802c436:	ac1e      	add	r4, sp, #120	; 0x78
 802c438:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802c43a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802c43c:	e42a      	b.n	802bc94 <_svfiprintf_r+0x380>
 802c43e:	9805      	ldr	r0, [sp, #20]
 802c440:	9903      	ldr	r1, [sp, #12]
 802c442:	aa11      	add	r2, sp, #68	; 0x44
 802c444:	f7ff f9e6 	bl	802b814 <__ssprint_r>
 802c448:	2800      	cmp	r0, #0
 802c44a:	f47f aec5 	bne.w	802c1d8 <_svfiprintf_r+0x8c4>
 802c44e:	ac1e      	add	r4, sp, #120	; 0x78
 802c450:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802c452:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802c454:	e433      	b.n	802bcbe <_svfiprintf_r+0x3aa>
 802c456:	9802      	ldr	r0, [sp, #8]
 802c458:	f10d 0a78 	add.w	sl, sp, #120	; 0x78
 802c45c:	9004      	str	r0, [sp, #16]
 802c45e:	f7ff bb3c 	b.w	802bada <_svfiprintf_r+0x1c6>
 802c462:	f018 0f10 	tst.w	r8, #16
 802c466:	d152      	bne.n	802c50e <_svfiprintf_r+0xbfa>
 802c468:	f018 0f40 	tst.w	r8, #64	; 0x40
 802c46c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 802c470:	f000 80c1 	beq.w	802c5f6 <_svfiprintf_r+0xce2>
 802c474:	465a      	mov	r2, fp
 802c476:	1d11      	adds	r1, r2, #4
 802c478:	f8bb 6000 	ldrh.w	r6, [fp]
 802c47c:	9109      	str	r1, [sp, #36]	; 0x24
 802c47e:	2301      	movs	r3, #1
 802c480:	2700      	movs	r7, #0
 802c482:	f7ff bb09 	b.w	802ba98 <_svfiprintf_r+0x184>
 802c486:	9805      	ldr	r0, [sp, #20]
 802c488:	9903      	ldr	r1, [sp, #12]
 802c48a:	aa11      	add	r2, sp, #68	; 0x44
 802c48c:	f7ff f9c2 	bl	802b814 <__ssprint_r>
 802c490:	2800      	cmp	r0, #0
 802c492:	f47f aea1 	bne.w	802c1d8 <_svfiprintf_r+0x8c4>
 802c496:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802c498:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802c49a:	ac1e      	add	r4, sp, #120	; 0x78
 802c49c:	e534      	b.n	802bf08 <_svfiprintf_r+0x5f4>
 802c49e:	f018 0710 	ands.w	r7, r8, #16
 802c4a2:	d040      	beq.n	802c526 <_svfiprintf_r+0xc12>
 802c4a4:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 802c4a8:	4651      	mov	r1, sl
 802c4aa:	1d08      	adds	r0, r1, #4
 802c4ac:	f8da 6000 	ldr.w	r6, [sl]
 802c4b0:	9009      	str	r0, [sp, #36]	; 0x24
 802c4b2:	2700      	movs	r7, #0
 802c4b4:	f7ff baf0 	b.w	802ba98 <_svfiprintf_r+0x184>
 802c4b8:	0802d770 	.word	0x0802d770
 802c4bc:	9805      	ldr	r0, [sp, #20]
 802c4be:	9903      	ldr	r1, [sp, #12]
 802c4c0:	aa11      	add	r2, sp, #68	; 0x44
 802c4c2:	f7ff f9a7 	bl	802b814 <__ssprint_r>
 802c4c6:	2800      	cmp	r0, #0
 802c4c8:	f47f ae86 	bne.w	802c1d8 <_svfiprintf_r+0x8c4>
 802c4cc:	aa1e      	add	r2, sp, #120	; 0x78
 802c4ce:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802c4d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 802c4d2:	e5d6      	b.n	802c082 <_svfiprintf_r+0x76e>
 802c4d4:	f10d 0ab8 	add.w	sl, sp, #184	; 0xb8
 802c4d8:	3630      	adds	r6, #48	; 0x30
 802c4da:	f80a 6d41 	strb.w	r6, [sl, #-65]!
 802c4de:	9f01      	ldr	r7, [sp, #4]
 802c4e0:	ebca 0007 	rsb	r0, sl, r7
 802c4e4:	9004      	str	r0, [sp, #16]
 802c4e6:	f7ff baf8 	b.w	802bada <_svfiprintf_r+0x1c6>
 802c4ea:	f899 3000 	ldrb.w	r3, [r9]
 802c4ee:	9109      	str	r1, [sp, #36]	; 0x24
 802c4f0:	f7ff ba5f 	b.w	802b9b2 <_svfiprintf_r+0x9e>
 802c4f4:	9b02      	ldr	r3, [sp, #8]
 802c4f6:	f10d 0a78 	add.w	sl, sp, #120	; 0x78
 802c4fa:	9304      	str	r3, [sp, #16]
 802c4fc:	f7ff baed 	b.w	802bada <_svfiprintf_r+0x1c6>
 802c500:	f018 0f40 	tst.w	r8, #64	; 0x40
 802c504:	f43f ac8c 	beq.w	802be20 <_svfiprintf_r+0x50c>
 802c508:	f9bb 6000 	ldrsh.w	r6, [fp]
 802c50c:	e48a      	b.n	802be24 <_svfiprintf_r+0x510>
 802c50e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 802c512:	f8da 7000 	ldr.w	r7, [sl]
 802c516:	4650      	mov	r0, sl
 802c518:	1d03      	adds	r3, r0, #4
 802c51a:	463e      	mov	r6, r7
 802c51c:	9309      	str	r3, [sp, #36]	; 0x24
 802c51e:	2700      	movs	r7, #0
 802c520:	2301      	movs	r3, #1
 802c522:	f7ff bab9 	b.w	802ba98 <_svfiprintf_r+0x184>
 802c526:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 802c52a:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 802c52e:	bf0c      	ite	eq
 802c530:	f8db 7000 	ldreq.w	r7, [fp]
 802c534:	f8bb 6000 	ldrhne.w	r6, [fp]
 802c538:	4658      	mov	r0, fp
 802c53a:	bf14      	ite	ne
 802c53c:	463b      	movne	r3, r7
 802c53e:	463e      	moveq	r6, r7
 802c540:	1d02      	adds	r2, r0, #4
 802c542:	2700      	movs	r7, #0
 802c544:	9209      	str	r2, [sp, #36]	; 0x24
 802c546:	f7ff baa7 	b.w	802ba98 <_svfiprintf_r+0x184>
 802c54a:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 802c54e:	4652      	mov	r2, sl
 802c550:	1d11      	adds	r1, r2, #4
 802c552:	f8da 6000 	ldr.w	r6, [sl]
 802c556:	9109      	str	r1, [sp, #36]	; 0x24
 802c558:	2700      	movs	r7, #0
 802c55a:	e40f      	b.n	802bd7c <_svfiprintf_r+0x468>
 802c55c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 802c560:	9a07      	ldr	r2, [sp, #28]
 802c562:	f8dc 3000 	ldr.w	r3, [ip]
 802c566:	4661      	mov	r1, ip
 802c568:	17d0      	asrs	r0, r2, #31
 802c56a:	1d0e      	adds	r6, r1, #4
 802c56c:	601a      	str	r2, [r3, #0]
 802c56e:	6058      	str	r0, [r3, #4]
 802c570:	9609      	str	r6, [sp, #36]	; 0x24
 802c572:	f7ff b9e9 	b.w	802b948 <_svfiprintf_r+0x34>
 802c576:	9805      	ldr	r0, [sp, #20]
 802c578:	9903      	ldr	r1, [sp, #12]
 802c57a:	aa11      	add	r2, sp, #68	; 0x44
 802c57c:	f7ff f94a 	bl	802b814 <__ssprint_r>
 802c580:	2800      	cmp	r0, #0
 802c582:	f47f ae29 	bne.w	802c1d8 <_svfiprintf_r+0x8c4>
 802c586:	aa1e      	add	r2, sp, #120	; 0x78
 802c588:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802c58a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 802c58c:	e58d      	b.n	802c0aa <_svfiprintf_r+0x796>
 802c58e:	9805      	ldr	r0, [sp, #20]
 802c590:	9903      	ldr	r1, [sp, #12]
 802c592:	9300      	str	r3, [sp, #0]
 802c594:	aa11      	add	r2, sp, #68	; 0x44
 802c596:	f7ff f93d 	bl	802b814 <__ssprint_r>
 802c59a:	9b00      	ldr	r3, [sp, #0]
 802c59c:	2800      	cmp	r0, #0
 802c59e:	f47f ae1b 	bne.w	802c1d8 <_svfiprintf_r+0x8c4>
 802c5a2:	ac1e      	add	r4, sp, #120	; 0x78
 802c5a4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802c5a6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802c5a8:	e644      	b.n	802c234 <_svfiprintf_r+0x920>
 802c5aa:	9805      	ldr	r0, [sp, #20]
 802c5ac:	9903      	ldr	r1, [sp, #12]
 802c5ae:	aa11      	add	r2, sp, #68	; 0x44
 802c5b0:	f7ff f930 	bl	802b814 <__ssprint_r>
 802c5b4:	2800      	cmp	r0, #0
 802c5b6:	f47f ae0f 	bne.w	802c1d8 <_svfiprintf_r+0x8c4>
 802c5ba:	ac1e      	add	r4, sp, #120	; 0x78
 802c5bc:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802c5be:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802c5c0:	e646      	b.n	802c250 <_svfiprintf_r+0x93c>
 802c5c2:	9805      	ldr	r0, [sp, #20]
 802c5c4:	9903      	ldr	r1, [sp, #12]
 802c5c6:	aa11      	add	r2, sp, #68	; 0x44
 802c5c8:	f7ff f924 	bl	802b814 <__ssprint_r>
 802c5cc:	2800      	cmp	r0, #0
 802c5ce:	f47f ae03 	bne.w	802c1d8 <_svfiprintf_r+0x8c4>
 802c5d2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802c5d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802c5d6:	ac1e      	add	r4, sp, #120	; 0x78
 802c5d8:	e4b8      	b.n	802bf4c <_svfiprintf_r+0x638>
 802c5da:	9300      	str	r3, [sp, #0]
 802c5dc:	f7fb f846 	bl	802766c <strlen>
 802c5e0:	9004      	str	r0, [sp, #16]
 802c5e2:	9800      	ldr	r0, [sp, #0]
 802c5e4:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 802c5e8:	9009      	str	r0, [sp, #36]	; 0x24
 802c5ea:	9602      	str	r6, [sp, #8]
 802c5ec:	f7ff ba75 	b.w	802bada <_svfiprintf_r+0x1c6>
 802c5f0:	483d      	ldr	r0, [pc, #244]	; (802c6e8 <_svfiprintf_r+0xdd4>)
 802c5f2:	9002      	str	r0, [sp, #8]
 802c5f4:	e50e      	b.n	802c014 <_svfiprintf_r+0x700>
 802c5f6:	f8db 1000 	ldr.w	r1, [fp]
 802c5fa:	4658      	mov	r0, fp
 802c5fc:	1d03      	adds	r3, r0, #4
 802c5fe:	9309      	str	r3, [sp, #36]	; 0x24
 802c600:	460e      	mov	r6, r1
 802c602:	2700      	movs	r7, #0
 802c604:	2301      	movs	r3, #1
 802c606:	f7ff ba47 	b.w	802ba98 <_svfiprintf_r+0x184>
 802c60a:	f8db 7000 	ldr.w	r7, [fp]
 802c60e:	465a      	mov	r2, fp
 802c610:	1d11      	adds	r1, r2, #4
 802c612:	463e      	mov	r6, r7
 802c614:	9109      	str	r1, [sp, #36]	; 0x24
 802c616:	2700      	movs	r7, #0
 802c618:	f7ff bbb0 	b.w	802bd7c <_svfiprintf_r+0x468>
 802c61c:	f018 0f40 	tst.w	r8, #64	; 0x40
 802c620:	d028      	beq.n	802c674 <_svfiprintf_r+0xd60>
 802c622:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 802c626:	f8dd c01c 	ldr.w	ip, [sp, #28]
 802c62a:	f8da 1000 	ldr.w	r1, [sl]
 802c62e:	4656      	mov	r6, sl
 802c630:	1d32      	adds	r2, r6, #4
 802c632:	9209      	str	r2, [sp, #36]	; 0x24
 802c634:	f8a1 c000 	strh.w	ip, [r1]
 802c638:	f7ff b986 	b.w	802b948 <_svfiprintf_r+0x34>
 802c63c:	9802      	ldr	r0, [sp, #8]
 802c63e:	9309      	str	r3, [sp, #36]	; 0x24
 802c640:	2806      	cmp	r0, #6
 802c642:	bf28      	it	cs
 802c644:	2006      	movcs	r0, #6
 802c646:	9004      	str	r0, [sp, #16]
 802c648:	ea20 77e0 	bic.w	r7, r0, r0, asr #31
 802c64c:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 802c6f0 <_svfiprintf_r+0xddc>
 802c650:	f7ff baef 	b.w	802bc32 <_svfiprintf_r+0x31e>
 802c654:	2140      	movs	r1, #64	; 0x40
 802c656:	9200      	str	r2, [sp, #0]
 802c658:	f7ee fdd6 	bl	801b208 <_malloc_r>
 802c65c:	9a00      	ldr	r2, [sp, #0]
 802c65e:	6020      	str	r0, [r4, #0]
 802c660:	6120      	str	r0, [r4, #16]
 802c662:	2800      	cmp	r0, #0
 802c664:	d037      	beq.n	802c6d6 <_svfiprintf_r+0xdc2>
 802c666:	f8dd b00c 	ldr.w	fp, [sp, #12]
 802c66a:	2040      	movs	r0, #64	; 0x40
 802c66c:	f8cb 0014 	str.w	r0, [fp, #20]
 802c670:	f7ff b960 	b.w	802b934 <_svfiprintf_r+0x20>
 802c674:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 802c678:	9b07      	ldr	r3, [sp, #28]
 802c67a:	f8db 6000 	ldr.w	r6, [fp]
 802c67e:	465a      	mov	r2, fp
 802c680:	1d10      	adds	r0, r2, #4
 802c682:	9009      	str	r0, [sp, #36]	; 0x24
 802c684:	6033      	str	r3, [r6, #0]
 802c686:	f7ff b95f 	b.w	802b948 <_svfiprintf_r+0x34>
 802c68a:	4b18      	ldr	r3, [pc, #96]	; (802c6ec <_svfiprintf_r+0xdd8>)
 802c68c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 802c68e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802c690:	930c      	str	r3, [sp, #48]	; 0x30
 802c692:	e425      	b.n	802bee0 <_svfiprintf_r+0x5cc>
 802c694:	4b14      	ldr	r3, [pc, #80]	; (802c6e8 <_svfiprintf_r+0xdd4>)
 802c696:	9306      	str	r3, [sp, #24]
 802c698:	e614      	b.n	802c2c4 <_svfiprintf_r+0x9b0>
 802c69a:	2000      	movs	r0, #0
 802c69c:	46b1      	mov	r9, r6
 802c69e:	9002      	str	r0, [sp, #8]
 802c6a0:	f7ff b989 	b.w	802b9b6 <_svfiprintf_r+0xa2>
 802c6a4:	9f02      	ldr	r7, [sp, #8]
 802c6a6:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 802c6aa:	9109      	str	r1, [sp, #36]	; 0x24
 802c6ac:	9704      	str	r7, [sp, #16]
 802c6ae:	9002      	str	r0, [sp, #8]
 802c6b0:	f7ff ba13 	b.w	802bada <_svfiprintf_r+0x1c6>
 802c6b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802c6b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 802c6b8:	6818      	ldr	r0, [r3, #0]
 802c6ba:	f899 3001 	ldrb.w	r3, [r9, #1]
 802c6be:	9002      	str	r0, [sp, #8]
 802c6c0:	3104      	adds	r1, #4
 802c6c2:	2800      	cmp	r0, #0
 802c6c4:	9109      	str	r1, [sp, #36]	; 0x24
 802c6c6:	46b1      	mov	r9, r6
 802c6c8:	f6bf a973 	bge.w	802b9b2 <_svfiprintf_r+0x9e>
 802c6cc:	f04f 30ff 	mov.w	r0, #4294967295
 802c6d0:	9002      	str	r0, [sp, #8]
 802c6d2:	f7ff b96e 	b.w	802b9b2 <_svfiprintf_r+0x9e>
 802c6d6:	f8dd a014 	ldr.w	sl, [sp, #20]
 802c6da:	210c      	movs	r1, #12
 802c6dc:	f8ca 1000 	str.w	r1, [sl]
 802c6e0:	f04f 30ff 	mov.w	r0, #4294967295
 802c6e4:	e584      	b.n	802c1f0 <_svfiprintf_r+0x8dc>
 802c6e6:	bf00      	nop
 802c6e8:	0802d770 	.word	0x0802d770
 802c6ec:	0802d780 	.word	0x0802d780
 802c6f0:	0802d600 	.word	0x0802d600

0802c6f4 <__aeabi_uldivmod>:
 802c6f4:	b94b      	cbnz	r3, 802c70a <__aeabi_uldivmod+0x16>
 802c6f6:	b942      	cbnz	r2, 802c70a <__aeabi_uldivmod+0x16>
 802c6f8:	2900      	cmp	r1, #0
 802c6fa:	bf08      	it	eq
 802c6fc:	2800      	cmpeq	r0, #0
 802c6fe:	d002      	beq.n	802c706 <__aeabi_uldivmod+0x12>
 802c700:	f04f 31ff 	mov.w	r1, #4294967295
 802c704:	4608      	mov	r0, r1
 802c706:	f000 b837 	b.w	802c778 <__aeabi_idiv0>
 802c70a:	b082      	sub	sp, #8
 802c70c:	46ec      	mov	ip, sp
 802c70e:	e92d 5000 	stmdb	sp!, {ip, lr}
 802c712:	f000 f81b 	bl	802c74c <__gnu_uldivmod_helper>
 802c716:	f8dd e004 	ldr.w	lr, [sp, #4]
 802c71a:	b002      	add	sp, #8
 802c71c:	bc0c      	pop	{r2, r3}
 802c71e:	4770      	bx	lr

0802c720 <__gnu_ldivmod_helper>:
 802c720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802c722:	4616      	mov	r6, r2
 802c724:	4604      	mov	r4, r0
 802c726:	460d      	mov	r5, r1
 802c728:	461f      	mov	r7, r3
 802c72a:	f000 f827 	bl	802c77c <__divdi3>
 802c72e:	fb06 f301 	mul.w	r3, r6, r1
 802c732:	fb00 3707 	mla	r7, r0, r7, r3
 802c736:	fba6 2300 	umull	r2, r3, r6, r0
 802c73a:	18fb      	adds	r3, r7, r3
 802c73c:	1aa2      	subs	r2, r4, r2
 802c73e:	eb65 0303 	sbc.w	r3, r5, r3
 802c742:	9c06      	ldr	r4, [sp, #24]
 802c744:	e9c4 2300 	strd	r2, r3, [r4]
 802c748:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802c74a:	bf00      	nop

0802c74c <__gnu_uldivmod_helper>:
 802c74c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802c74e:	4616      	mov	r6, r2
 802c750:	4604      	mov	r4, r0
 802c752:	460d      	mov	r5, r1
 802c754:	461f      	mov	r7, r3
 802c756:	f000 f96f 	bl	802ca38 <__udivdi3>
 802c75a:	fb00 f707 	mul.w	r7, r0, r7
 802c75e:	fba0 2306 	umull	r2, r3, r0, r6
 802c762:	fb06 7701 	mla	r7, r6, r1, r7
 802c766:	18fb      	adds	r3, r7, r3
 802c768:	1aa2      	subs	r2, r4, r2
 802c76a:	eb65 0303 	sbc.w	r3, r5, r3
 802c76e:	9c06      	ldr	r4, [sp, #24]
 802c770:	e9c4 2300 	strd	r2, r3, [r4]
 802c774:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802c776:	bf00      	nop

0802c778 <__aeabi_idiv0>:
 802c778:	4770      	bx	lr
 802c77a:	bf00      	nop

0802c77c <__divdi3>:
 802c77c:	2900      	cmp	r1, #0
 802c77e:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 802c782:	461d      	mov	r5, r3
 802c784:	f2c0 809d 	blt.w	802c8c2 <__divdi3+0x146>
 802c788:	2400      	movs	r4, #0
 802c78a:	2d00      	cmp	r5, #0
 802c78c:	f2c0 8094 	blt.w	802c8b8 <__divdi3+0x13c>
 802c790:	4680      	mov	r8, r0
 802c792:	460f      	mov	r7, r1
 802c794:	4694      	mov	ip, r2
 802c796:	461e      	mov	r6, r3
 802c798:	bbe3      	cbnz	r3, 802c814 <__divdi3+0x98>
 802c79a:	428a      	cmp	r2, r1
 802c79c:	d955      	bls.n	802c84a <__divdi3+0xce>
 802c79e:	fab2 f782 	clz	r7, r2
 802c7a2:	b147      	cbz	r7, 802c7b6 <__divdi3+0x3a>
 802c7a4:	f1c7 0520 	rsb	r5, r7, #32
 802c7a8:	fa20 f605 	lsr.w	r6, r0, r5
 802c7ac:	fa01 f107 	lsl.w	r1, r1, r7
 802c7b0:	40ba      	lsls	r2, r7
 802c7b2:	4331      	orrs	r1, r6
 802c7b4:	40b8      	lsls	r0, r7
 802c7b6:	0c17      	lsrs	r7, r2, #16
 802c7b8:	fbb1 f6f7 	udiv	r6, r1, r7
 802c7bc:	0c03      	lsrs	r3, r0, #16
 802c7be:	fa1f fc82 	uxth.w	ip, r2
 802c7c2:	fb07 1116 	mls	r1, r7, r6, r1
 802c7c6:	fb0c f506 	mul.w	r5, ip, r6
 802c7ca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 802c7ce:	429d      	cmp	r5, r3
 802c7d0:	d908      	bls.n	802c7e4 <__divdi3+0x68>
 802c7d2:	1e71      	subs	r1, r6, #1
 802c7d4:	189b      	adds	r3, r3, r2
 802c7d6:	f080 8113 	bcs.w	802ca00 <__divdi3+0x284>
 802c7da:	429d      	cmp	r5, r3
 802c7dc:	f240 8110 	bls.w	802ca00 <__divdi3+0x284>
 802c7e0:	3e02      	subs	r6, #2
 802c7e2:	189b      	adds	r3, r3, r2
 802c7e4:	1b59      	subs	r1, r3, r5
 802c7e6:	fbb1 f5f7 	udiv	r5, r1, r7
 802c7ea:	fb07 1315 	mls	r3, r7, r5, r1
 802c7ee:	b280      	uxth	r0, r0
 802c7f0:	fb0c fc05 	mul.w	ip, ip, r5
 802c7f4:	ea40 4103 	orr.w	r1, r0, r3, lsl #16
 802c7f8:	458c      	cmp	ip, r1
 802c7fa:	d907      	bls.n	802c80c <__divdi3+0x90>
 802c7fc:	1e6b      	subs	r3, r5, #1
 802c7fe:	188a      	adds	r2, r1, r2
 802c800:	f080 8100 	bcs.w	802ca04 <__divdi3+0x288>
 802c804:	4594      	cmp	ip, r2
 802c806:	f240 80fd 	bls.w	802ca04 <__divdi3+0x288>
 802c80a:	3d02      	subs	r5, #2
 802c80c:	ea45 4106 	orr.w	r1, r5, r6, lsl #16
 802c810:	2500      	movs	r5, #0
 802c812:	e003      	b.n	802c81c <__divdi3+0xa0>
 802c814:	428b      	cmp	r3, r1
 802c816:	d90c      	bls.n	802c832 <__divdi3+0xb6>
 802c818:	2500      	movs	r5, #0
 802c81a:	4629      	mov	r1, r5
 802c81c:	460a      	mov	r2, r1
 802c81e:	462b      	mov	r3, r5
 802c820:	b114      	cbz	r4, 802c828 <__divdi3+0xac>
 802c822:	4252      	negs	r2, r2
 802c824:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 802c828:	4610      	mov	r0, r2
 802c82a:	4619      	mov	r1, r3
 802c82c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 802c830:	4770      	bx	lr
 802c832:	fab3 f583 	clz	r5, r3
 802c836:	2d00      	cmp	r5, #0
 802c838:	f040 8087 	bne.w	802c94a <__divdi3+0x1ce>
 802c83c:	428b      	cmp	r3, r1
 802c83e:	d301      	bcc.n	802c844 <__divdi3+0xc8>
 802c840:	4282      	cmp	r2, r0
 802c842:	d8ea      	bhi.n	802c81a <__divdi3+0x9e>
 802c844:	2500      	movs	r5, #0
 802c846:	2101      	movs	r1, #1
 802c848:	e7e8      	b.n	802c81c <__divdi3+0xa0>
 802c84a:	b912      	cbnz	r2, 802c852 <__divdi3+0xd6>
 802c84c:	2601      	movs	r6, #1
 802c84e:	fbb6 f2f2 	udiv	r2, r6, r2
 802c852:	fab2 f682 	clz	r6, r2
 802c856:	2e00      	cmp	r6, #0
 802c858:	d139      	bne.n	802c8ce <__divdi3+0x152>
 802c85a:	1a8e      	subs	r6, r1, r2
 802c85c:	0c13      	lsrs	r3, r2, #16
 802c85e:	fa1f fc82 	uxth.w	ip, r2
 802c862:	2501      	movs	r5, #1
 802c864:	fbb6 f7f3 	udiv	r7, r6, r3
 802c868:	fb03 6117 	mls	r1, r3, r7, r6
 802c86c:	ea4f 4910 	mov.w	r9, r0, lsr #16
 802c870:	fb0c f807 	mul.w	r8, ip, r7
 802c874:	ea49 4601 	orr.w	r6, r9, r1, lsl #16
 802c878:	45b0      	cmp	r8, r6
 802c87a:	d906      	bls.n	802c88a <__divdi3+0x10e>
 802c87c:	1e79      	subs	r1, r7, #1
 802c87e:	18b6      	adds	r6, r6, r2
 802c880:	d202      	bcs.n	802c888 <__divdi3+0x10c>
 802c882:	45b0      	cmp	r8, r6
 802c884:	f200 80d3 	bhi.w	802ca2e <__divdi3+0x2b2>
 802c888:	460f      	mov	r7, r1
 802c88a:	ebc8 0606 	rsb	r6, r8, r6
 802c88e:	fbb6 f1f3 	udiv	r1, r6, r3
 802c892:	fb03 6311 	mls	r3, r3, r1, r6
 802c896:	b280      	uxth	r0, r0
 802c898:	fb0c fc01 	mul.w	ip, ip, r1
 802c89c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 802c8a0:	459c      	cmp	ip, r3
 802c8a2:	d906      	bls.n	802c8b2 <__divdi3+0x136>
 802c8a4:	1e4e      	subs	r6, r1, #1
 802c8a6:	189a      	adds	r2, r3, r2
 802c8a8:	d202      	bcs.n	802c8b0 <__divdi3+0x134>
 802c8aa:	4594      	cmp	ip, r2
 802c8ac:	f200 80c2 	bhi.w	802ca34 <__divdi3+0x2b8>
 802c8b0:	4631      	mov	r1, r6
 802c8b2:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 802c8b6:	e7b1      	b.n	802c81c <__divdi3+0xa0>
 802c8b8:	43e4      	mvns	r4, r4
 802c8ba:	4252      	negs	r2, r2
 802c8bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 802c8c0:	e766      	b.n	802c790 <__divdi3+0x14>
 802c8c2:	4240      	negs	r0, r0
 802c8c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 802c8c8:	f04f 34ff 	mov.w	r4, #4294967295
 802c8cc:	e75d      	b.n	802c78a <__divdi3+0xe>
 802c8ce:	40b2      	lsls	r2, r6
 802c8d0:	f1c6 0920 	rsb	r9, r6, #32
 802c8d4:	fa21 f709 	lsr.w	r7, r1, r9
 802c8d8:	fa20 f509 	lsr.w	r5, r0, r9
 802c8dc:	0c13      	lsrs	r3, r2, #16
 802c8de:	fa01 f106 	lsl.w	r1, r1, r6
 802c8e2:	fbb7 f8f3 	udiv	r8, r7, r3
 802c8e6:	ea45 0901 	orr.w	r9, r5, r1
 802c8ea:	fa1f fc82 	uxth.w	ip, r2
 802c8ee:	fb03 7718 	mls	r7, r3, r8, r7
 802c8f2:	ea4f 4119 	mov.w	r1, r9, lsr #16
 802c8f6:	fb0c f508 	mul.w	r5, ip, r8
 802c8fa:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
 802c8fe:	40b0      	lsls	r0, r6
 802c900:	42bd      	cmp	r5, r7
 802c902:	d90a      	bls.n	802c91a <__divdi3+0x19e>
 802c904:	18bf      	adds	r7, r7, r2
 802c906:	f108 36ff 	add.w	r6, r8, #4294967295
 802c90a:	f080 808e 	bcs.w	802ca2a <__divdi3+0x2ae>
 802c90e:	42bd      	cmp	r5, r7
 802c910:	f240 808b 	bls.w	802ca2a <__divdi3+0x2ae>
 802c914:	f1a8 0802 	sub.w	r8, r8, #2
 802c918:	18bf      	adds	r7, r7, r2
 802c91a:	1b79      	subs	r1, r7, r5
 802c91c:	fbb1 f5f3 	udiv	r5, r1, r3
 802c920:	fb03 1715 	mls	r7, r3, r5, r1
 802c924:	fa1f f989 	uxth.w	r9, r9
 802c928:	fb0c f605 	mul.w	r6, ip, r5
 802c92c:	ea49 4107 	orr.w	r1, r9, r7, lsl #16
 802c930:	428e      	cmp	r6, r1
 802c932:	d906      	bls.n	802c942 <__divdi3+0x1c6>
 802c934:	1e6f      	subs	r7, r5, #1
 802c936:	1889      	adds	r1, r1, r2
 802c938:	d271      	bcs.n	802ca1e <__divdi3+0x2a2>
 802c93a:	428e      	cmp	r6, r1
 802c93c:	d96f      	bls.n	802ca1e <__divdi3+0x2a2>
 802c93e:	3d02      	subs	r5, #2
 802c940:	1889      	adds	r1, r1, r2
 802c942:	1b8e      	subs	r6, r1, r6
 802c944:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
 802c948:	e78c      	b.n	802c864 <__divdi3+0xe8>
 802c94a:	f1c5 0120 	rsb	r1, r5, #32
 802c94e:	fa22 f301 	lsr.w	r3, r2, r1
 802c952:	fa06 f605 	lsl.w	r6, r6, r5
 802c956:	431e      	orrs	r6, r3
 802c958:	fa27 f201 	lsr.w	r2, r7, r1
 802c95c:	ea4f 4916 	mov.w	r9, r6, lsr #16
 802c960:	fa07 f705 	lsl.w	r7, r7, r5
 802c964:	fa20 f101 	lsr.w	r1, r0, r1
 802c968:	fbb2 f8f9 	udiv	r8, r2, r9
 802c96c:	430f      	orrs	r7, r1
 802c96e:	0c3b      	lsrs	r3, r7, #16
 802c970:	fa1f fa86 	uxth.w	sl, r6
 802c974:	fb09 2218 	mls	r2, r9, r8, r2
 802c978:	fb0a fb08 	mul.w	fp, sl, r8
 802c97c:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 802c980:	4593      	cmp	fp, r2
 802c982:	fa0c fc05 	lsl.w	ip, ip, r5
 802c986:	d908      	bls.n	802c99a <__divdi3+0x21e>
 802c988:	1992      	adds	r2, r2, r6
 802c98a:	f108 31ff 	add.w	r1, r8, #4294967295
 802c98e:	d24a      	bcs.n	802ca26 <__divdi3+0x2aa>
 802c990:	4593      	cmp	fp, r2
 802c992:	d948      	bls.n	802ca26 <__divdi3+0x2aa>
 802c994:	f1a8 0802 	sub.w	r8, r8, #2
 802c998:	1992      	adds	r2, r2, r6
 802c99a:	ebcb 0302 	rsb	r3, fp, r2
 802c99e:	fbb3 f1f9 	udiv	r1, r3, r9
 802c9a2:	fb09 3211 	mls	r2, r9, r1, r3
 802c9a6:	b2bf      	uxth	r7, r7
 802c9a8:	fb0a fa01 	mul.w	sl, sl, r1
 802c9ac:	ea47 4302 	orr.w	r3, r7, r2, lsl #16
 802c9b0:	459a      	cmp	sl, r3
 802c9b2:	d906      	bls.n	802c9c2 <__divdi3+0x246>
 802c9b4:	1e4a      	subs	r2, r1, #1
 802c9b6:	199b      	adds	r3, r3, r6
 802c9b8:	d233      	bcs.n	802ca22 <__divdi3+0x2a6>
 802c9ba:	459a      	cmp	sl, r3
 802c9bc:	d931      	bls.n	802ca22 <__divdi3+0x2a6>
 802c9be:	3902      	subs	r1, #2
 802c9c0:	199b      	adds	r3, r3, r6
 802c9c2:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 802c9c6:	0c0f      	lsrs	r7, r1, #16
 802c9c8:	fa1f f88c 	uxth.w	r8, ip
 802c9cc:	fb08 f607 	mul.w	r6, r8, r7
 802c9d0:	b28a      	uxth	r2, r1
 802c9d2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 802c9d6:	fb08 f802 	mul.w	r8, r8, r2
 802c9da:	fb0c 6202 	mla	r2, ip, r2, r6
 802c9de:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 802c9e2:	fb0c fc07 	mul.w	ip, ip, r7
 802c9e6:	4296      	cmp	r6, r2
 802c9e8:	bf88      	it	hi
 802c9ea:	f50c 3c80 	addhi.w	ip, ip, #65536	; 0x10000
 802c9ee:	ebca 0303 	rsb	r3, sl, r3
 802c9f2:	eb0c 4c12 	add.w	ip, ip, r2, lsr #16
 802c9f6:	4563      	cmp	r3, ip
 802c9f8:	d30e      	bcc.n	802ca18 <__divdi3+0x29c>
 802c9fa:	d005      	beq.n	802ca08 <__divdi3+0x28c>
 802c9fc:	2500      	movs	r5, #0
 802c9fe:	e70d      	b.n	802c81c <__divdi3+0xa0>
 802ca00:	460e      	mov	r6, r1
 802ca02:	e6ef      	b.n	802c7e4 <__divdi3+0x68>
 802ca04:	461d      	mov	r5, r3
 802ca06:	e701      	b.n	802c80c <__divdi3+0x90>
 802ca08:	fa1f f888 	uxth.w	r8, r8
 802ca0c:	fa00 f005 	lsl.w	r0, r0, r5
 802ca10:	eb08 4502 	add.w	r5, r8, r2, lsl #16
 802ca14:	42a8      	cmp	r0, r5
 802ca16:	d2f1      	bcs.n	802c9fc <__divdi3+0x280>
 802ca18:	3901      	subs	r1, #1
 802ca1a:	2500      	movs	r5, #0
 802ca1c:	e6fe      	b.n	802c81c <__divdi3+0xa0>
 802ca1e:	463d      	mov	r5, r7
 802ca20:	e78f      	b.n	802c942 <__divdi3+0x1c6>
 802ca22:	4611      	mov	r1, r2
 802ca24:	e7cd      	b.n	802c9c2 <__divdi3+0x246>
 802ca26:	4688      	mov	r8, r1
 802ca28:	e7b7      	b.n	802c99a <__divdi3+0x21e>
 802ca2a:	46b0      	mov	r8, r6
 802ca2c:	e775      	b.n	802c91a <__divdi3+0x19e>
 802ca2e:	3f02      	subs	r7, #2
 802ca30:	18b6      	adds	r6, r6, r2
 802ca32:	e72a      	b.n	802c88a <__divdi3+0x10e>
 802ca34:	3902      	subs	r1, #2
 802ca36:	e73c      	b.n	802c8b2 <__divdi3+0x136>

0802ca38 <__udivdi3>:
 802ca38:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
 802ca3c:	4614      	mov	r4, r2
 802ca3e:	4605      	mov	r5, r0
 802ca40:	460e      	mov	r6, r1
 802ca42:	2b00      	cmp	r3, #0
 802ca44:	d13d      	bne.n	802cac2 <__udivdi3+0x8a>
 802ca46:	428a      	cmp	r2, r1
 802ca48:	d949      	bls.n	802cade <__udivdi3+0xa6>
 802ca4a:	fab2 f782 	clz	r7, r2
 802ca4e:	b147      	cbz	r7, 802ca62 <__udivdi3+0x2a>
 802ca50:	f1c7 0120 	rsb	r1, r7, #32
 802ca54:	fa20 f201 	lsr.w	r2, r0, r1
 802ca58:	fa06 f607 	lsl.w	r6, r6, r7
 802ca5c:	40bc      	lsls	r4, r7
 802ca5e:	4316      	orrs	r6, r2
 802ca60:	40bd      	lsls	r5, r7
 802ca62:	0c22      	lsrs	r2, r4, #16
 802ca64:	fbb6 f0f2 	udiv	r0, r6, r2
 802ca68:	0c2f      	lsrs	r7, r5, #16
 802ca6a:	b2a1      	uxth	r1, r4
 802ca6c:	fb02 6610 	mls	r6, r2, r0, r6
 802ca70:	fb01 f300 	mul.w	r3, r1, r0
 802ca74:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 802ca78:	42b3      	cmp	r3, r6
 802ca7a:	d908      	bls.n	802ca8e <__udivdi3+0x56>
 802ca7c:	1e47      	subs	r7, r0, #1
 802ca7e:	1936      	adds	r6, r6, r4
 802ca80:	f080 80f8 	bcs.w	802cc74 <__udivdi3+0x23c>
 802ca84:	42b3      	cmp	r3, r6
 802ca86:	f240 80f5 	bls.w	802cc74 <__udivdi3+0x23c>
 802ca8a:	3802      	subs	r0, #2
 802ca8c:	1936      	adds	r6, r6, r4
 802ca8e:	1af6      	subs	r6, r6, r3
 802ca90:	fbb6 f3f2 	udiv	r3, r6, r2
 802ca94:	fb02 6213 	mls	r2, r2, r3, r6
 802ca98:	b2ad      	uxth	r5, r5
 802ca9a:	fb01 f103 	mul.w	r1, r1, r3
 802ca9e:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
 802caa2:	4291      	cmp	r1, r2
 802caa4:	d907      	bls.n	802cab6 <__udivdi3+0x7e>
 802caa6:	1e5e      	subs	r6, r3, #1
 802caa8:	1912      	adds	r2, r2, r4
 802caaa:	f080 80e5 	bcs.w	802cc78 <__udivdi3+0x240>
 802caae:	4291      	cmp	r1, r2
 802cab0:	f240 80e2 	bls.w	802cc78 <__udivdi3+0x240>
 802cab4:	3b02      	subs	r3, #2
 802cab6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 802caba:	2100      	movs	r1, #0
 802cabc:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 802cac0:	4770      	bx	lr
 802cac2:	428b      	cmp	r3, r1
 802cac4:	d843      	bhi.n	802cb4e <__udivdi3+0x116>
 802cac6:	fab3 f483 	clz	r4, r3
 802caca:	2c00      	cmp	r4, #0
 802cacc:	d142      	bne.n	802cb54 <__udivdi3+0x11c>
 802cace:	428b      	cmp	r3, r1
 802cad0:	d302      	bcc.n	802cad8 <__udivdi3+0xa0>
 802cad2:	4282      	cmp	r2, r0
 802cad4:	f200 80df 	bhi.w	802cc96 <__udivdi3+0x25e>
 802cad8:	2100      	movs	r1, #0
 802cada:	2001      	movs	r0, #1
 802cadc:	e7ee      	b.n	802cabc <__udivdi3+0x84>
 802cade:	b912      	cbnz	r2, 802cae6 <__udivdi3+0xae>
 802cae0:	2701      	movs	r7, #1
 802cae2:	fbb7 f4f2 	udiv	r4, r7, r2
 802cae6:	fab4 f284 	clz	r2, r4
 802caea:	2a00      	cmp	r2, #0
 802caec:	f040 8088 	bne.w	802cc00 <__udivdi3+0x1c8>
 802caf0:	1b0a      	subs	r2, r1, r4
 802caf2:	0c23      	lsrs	r3, r4, #16
 802caf4:	b2a7      	uxth	r7, r4
 802caf6:	2101      	movs	r1, #1
 802caf8:	fbb2 f6f3 	udiv	r6, r2, r3
 802cafc:	fb03 2216 	mls	r2, r3, r6, r2
 802cb00:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 802cb04:	fb07 f006 	mul.w	r0, r7, r6
 802cb08:	ea4c 4202 	orr.w	r2, ip, r2, lsl #16
 802cb0c:	4290      	cmp	r0, r2
 802cb0e:	d907      	bls.n	802cb20 <__udivdi3+0xe8>
 802cb10:	1912      	adds	r2, r2, r4
 802cb12:	f106 3cff 	add.w	ip, r6, #4294967295
 802cb16:	d202      	bcs.n	802cb1e <__udivdi3+0xe6>
 802cb18:	4290      	cmp	r0, r2
 802cb1a:	f200 80ce 	bhi.w	802ccba <__udivdi3+0x282>
 802cb1e:	4666      	mov	r6, ip
 802cb20:	1a12      	subs	r2, r2, r0
 802cb22:	fbb2 f0f3 	udiv	r0, r2, r3
 802cb26:	fb03 2310 	mls	r3, r3, r0, r2
 802cb2a:	b2ad      	uxth	r5, r5
 802cb2c:	fb07 f700 	mul.w	r7, r7, r0
 802cb30:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 802cb34:	429f      	cmp	r7, r3
 802cb36:	d907      	bls.n	802cb48 <__udivdi3+0x110>
 802cb38:	1e42      	subs	r2, r0, #1
 802cb3a:	191b      	adds	r3, r3, r4
 802cb3c:	f080 809e 	bcs.w	802cc7c <__udivdi3+0x244>
 802cb40:	429f      	cmp	r7, r3
 802cb42:	f240 809b 	bls.w	802cc7c <__udivdi3+0x244>
 802cb46:	3802      	subs	r0, #2
 802cb48:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 802cb4c:	e7b6      	b.n	802cabc <__udivdi3+0x84>
 802cb4e:	2100      	movs	r1, #0
 802cb50:	4608      	mov	r0, r1
 802cb52:	e7b3      	b.n	802cabc <__udivdi3+0x84>
 802cb54:	f1c4 0620 	rsb	r6, r4, #32
 802cb58:	fa22 f506 	lsr.w	r5, r2, r6
 802cb5c:	fa03 f304 	lsl.w	r3, r3, r4
 802cb60:	432b      	orrs	r3, r5
 802cb62:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 802cb66:	fa21 f506 	lsr.w	r5, r1, r6
 802cb6a:	fa01 f104 	lsl.w	r1, r1, r4
 802cb6e:	fa20 f606 	lsr.w	r6, r0, r6
 802cb72:	fbb5 f7fc 	udiv	r7, r5, ip
 802cb76:	ea46 0a01 	orr.w	sl, r6, r1
 802cb7a:	fa1f f883 	uxth.w	r8, r3
 802cb7e:	fb0c 5517 	mls	r5, ip, r7, r5
 802cb82:	ea4f 411a 	mov.w	r1, sl, lsr #16
 802cb86:	fb08 f907 	mul.w	r9, r8, r7
 802cb8a:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 802cb8e:	45a9      	cmp	r9, r5
 802cb90:	fa02 f204 	lsl.w	r2, r2, r4
 802cb94:	d903      	bls.n	802cb9e <__udivdi3+0x166>
 802cb96:	1e7e      	subs	r6, r7, #1
 802cb98:	18ed      	adds	r5, r5, r3
 802cb9a:	d37f      	bcc.n	802cc9c <__udivdi3+0x264>
 802cb9c:	4637      	mov	r7, r6
 802cb9e:	ebc9 0105 	rsb	r1, r9, r5
 802cba2:	fbb1 f6fc 	udiv	r6, r1, ip
 802cba6:	fb0c 1516 	mls	r5, ip, r6, r1
 802cbaa:	fa1f fa8a 	uxth.w	sl, sl
 802cbae:	fb08 f806 	mul.w	r8, r8, r6
 802cbb2:	ea4a 4105 	orr.w	r1, sl, r5, lsl #16
 802cbb6:	4588      	cmp	r8, r1
 802cbb8:	d903      	bls.n	802cbc2 <__udivdi3+0x18a>
 802cbba:	1e75      	subs	r5, r6, #1
 802cbbc:	18c9      	adds	r1, r1, r3
 802cbbe:	d373      	bcc.n	802cca8 <__udivdi3+0x270>
 802cbc0:	462e      	mov	r6, r5
 802cbc2:	ea46 4607 	orr.w	r6, r6, r7, lsl #16
 802cbc6:	0c37      	lsrs	r7, r6, #16
 802cbc8:	fa1f fc82 	uxth.w	ip, r2
 802cbcc:	fb0c f507 	mul.w	r5, ip, r7
 802cbd0:	0c12      	lsrs	r2, r2, #16
 802cbd2:	b2b3      	uxth	r3, r6
 802cbd4:	fb0c fc03 	mul.w	ip, ip, r3
 802cbd8:	fb02 5303 	mla	r3, r2, r3, r5
 802cbdc:	eb03 431c 	add.w	r3, r3, ip, lsr #16
 802cbe0:	fb02 f207 	mul.w	r2, r2, r7
 802cbe4:	429d      	cmp	r5, r3
 802cbe6:	bf88      	it	hi
 802cbe8:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
 802cbec:	ebc8 0101 	rsb	r1, r8, r1
 802cbf0:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 802cbf4:	4291      	cmp	r1, r2
 802cbf6:	d34b      	bcc.n	802cc90 <__udivdi3+0x258>
 802cbf8:	d042      	beq.n	802cc80 <__udivdi3+0x248>
 802cbfa:	4630      	mov	r0, r6
 802cbfc:	2100      	movs	r1, #0
 802cbfe:	e75d      	b.n	802cabc <__udivdi3+0x84>
 802cc00:	4094      	lsls	r4, r2
 802cc02:	f1c2 0520 	rsb	r5, r2, #32
 802cc06:	fa21 f605 	lsr.w	r6, r1, r5
 802cc0a:	0c23      	lsrs	r3, r4, #16
 802cc0c:	fa20 f705 	lsr.w	r7, r0, r5
 802cc10:	fa01 f102 	lsl.w	r1, r1, r2
 802cc14:	fbb6 fcf3 	udiv	ip, r6, r3
 802cc18:	4339      	orrs	r1, r7
 802cc1a:	0c0d      	lsrs	r5, r1, #16
 802cc1c:	b2a7      	uxth	r7, r4
 802cc1e:	fb03 661c 	mls	r6, r3, ip, r6
 802cc22:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 802cc26:	fb07 f80c 	mul.w	r8, r7, ip
 802cc2a:	45b0      	cmp	r8, r6
 802cc2c:	fa00 f502 	lsl.w	r5, r0, r2
 802cc30:	d908      	bls.n	802cc44 <__udivdi3+0x20c>
 802cc32:	1936      	adds	r6, r6, r4
 802cc34:	f10c 30ff 	add.w	r0, ip, #4294967295
 802cc38:	d23d      	bcs.n	802ccb6 <__udivdi3+0x27e>
 802cc3a:	45b0      	cmp	r8, r6
 802cc3c:	d93b      	bls.n	802ccb6 <__udivdi3+0x27e>
 802cc3e:	f1ac 0c02 	sub.w	ip, ip, #2
 802cc42:	1936      	adds	r6, r6, r4
 802cc44:	ebc8 0206 	rsb	r2, r8, r6
 802cc48:	fbb2 f0f3 	udiv	r0, r2, r3
 802cc4c:	fb03 2610 	mls	r6, r3, r0, r2
 802cc50:	b28a      	uxth	r2, r1
 802cc52:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 802cc56:	fb07 f100 	mul.w	r1, r7, r0
 802cc5a:	4291      	cmp	r1, r2
 802cc5c:	d906      	bls.n	802cc6c <__udivdi3+0x234>
 802cc5e:	1e46      	subs	r6, r0, #1
 802cc60:	1912      	adds	r2, r2, r4
 802cc62:	d226      	bcs.n	802ccb2 <__udivdi3+0x27a>
 802cc64:	4291      	cmp	r1, r2
 802cc66:	d924      	bls.n	802ccb2 <__udivdi3+0x27a>
 802cc68:	3802      	subs	r0, #2
 802cc6a:	1912      	adds	r2, r2, r4
 802cc6c:	1a52      	subs	r2, r2, r1
 802cc6e:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
 802cc72:	e741      	b.n	802caf8 <__udivdi3+0xc0>
 802cc74:	4638      	mov	r0, r7
 802cc76:	e70a      	b.n	802ca8e <__udivdi3+0x56>
 802cc78:	4633      	mov	r3, r6
 802cc7a:	e71c      	b.n	802cab6 <__udivdi3+0x7e>
 802cc7c:	4610      	mov	r0, r2
 802cc7e:	e763      	b.n	802cb48 <__udivdi3+0x110>
 802cc80:	fa1f fc8c 	uxth.w	ip, ip
 802cc84:	fa00 f004 	lsl.w	r0, r0, r4
 802cc88:	eb0c 4303 	add.w	r3, ip, r3, lsl #16
 802cc8c:	4298      	cmp	r0, r3
 802cc8e:	d2b4      	bcs.n	802cbfa <__udivdi3+0x1c2>
 802cc90:	1e70      	subs	r0, r6, #1
 802cc92:	2100      	movs	r1, #0
 802cc94:	e712      	b.n	802cabc <__udivdi3+0x84>
 802cc96:	4621      	mov	r1, r4
 802cc98:	4620      	mov	r0, r4
 802cc9a:	e70f      	b.n	802cabc <__udivdi3+0x84>
 802cc9c:	45a9      	cmp	r9, r5
 802cc9e:	f67f af7d 	bls.w	802cb9c <__udivdi3+0x164>
 802cca2:	3f02      	subs	r7, #2
 802cca4:	18ed      	adds	r5, r5, r3
 802cca6:	e77a      	b.n	802cb9e <__udivdi3+0x166>
 802cca8:	4588      	cmp	r8, r1
 802ccaa:	d989      	bls.n	802cbc0 <__udivdi3+0x188>
 802ccac:	3e02      	subs	r6, #2
 802ccae:	18c9      	adds	r1, r1, r3
 802ccb0:	e787      	b.n	802cbc2 <__udivdi3+0x18a>
 802ccb2:	4630      	mov	r0, r6
 802ccb4:	e7da      	b.n	802cc6c <__udivdi3+0x234>
 802ccb6:	4684      	mov	ip, r0
 802ccb8:	e7c4      	b.n	802cc44 <__udivdi3+0x20c>
 802ccba:	3e02      	subs	r6, #2
 802ccbc:	1912      	adds	r2, r2, r4
 802ccbe:	e72f      	b.n	802cb20 <__udivdi3+0xe8>
