<h1>CPU build options</h1> <section id="description"> <h2>Description</h2> <p>The following options are mainly used to change the default behavior of optimizations that target certain CPU features:</p> <ul> <li>
<dl> <dt>
<code>--cpu-baseline</code>: minimal set of required CPU features.</dt>
<dd>
<p>Default value is <code>min</code> which provides the minimum CPU features that can safely run on a wide range of platforms within the processor family.</p> <div class="admonition note"> <p class="admonition-title">Note</p> <p>During the runtime, NumPy modules will fail to load if any of specified features are not supported by the target CPU (raises Python runtime error).</p> </div> </dd> </dl> </li> <li>
<dl> <dt>
<code>--cpu-dispatch</code>: dispatched set of additional CPU features.</dt>
<dd>
<p>Default value is <code>max -xop -fma4</code> which enables all CPU features, except for AMD legacy features (in case of X86).</p> <div class="admonition note"> <p class="admonition-title">Note</p> <p>During the runtime, NumPy modules will skip any specified features that are not available in the target CPU.</p> </div> </dd> </dl> </li> </ul> <p>These options are accessible through <a class="reference external" href="https://docs.python.org/3/library/distutils.html#module-distutils" title="(in Python v3.10)"><code>distutils</code></a> commands <a class="reference external" href="https://docs.python.org/3/distutils/apiref.html#module-distutils.command.build" title="(in Python v3.10)"><code>distutils.command.build</code></a>, <a class="reference external" href="https://docs.python.org/3/distutils/apiref.html#module-distutils.command.build_clib" title="(in Python v3.10)"><code>distutils.command.build_clib</code></a> and <a class="reference external" href="https://docs.python.org/3/distutils/apiref.html#module-distutils.command.build_ext" title="(in Python v3.10)"><code>distutils.command.build_ext</code></a>. They accept a set of <a class="reference internal" href="#opt-supported-features"><span class="std std-ref">CPU features</span></a> or groups of features that gather several features or <a class="reference internal" href="#opt-special-options"><span class="std std-ref">special options</span></a> that perform a series of procedures.</p> <div class="admonition note"> <p class="admonition-title">Note</p> <p>If <code>build_clib</code> or <code>build_ext</code> are not specified by the user, the arguments of <code>build</code> will be used instead, which also holds the default values.</p> </div> <p>To customize both <code>build_ext</code> and <code>build_clib</code>:</p> <pre data-language="python">cd /path/to/numpy
python setup.py build --cpu-baseline="avx2 fma3" install --user
</pre> <p>To customize only <code>build_ext</code>:</p> <pre data-language="python">cd /path/to/numpy
python setup.py build_ext --cpu-baseline="avx2 fma3" install --user
</pre> <p>To customize only <code>build_clib</code>:</p> <pre data-language="python">cd /path/to/numpy
python setup.py build_clib --cpu-baseline="avx2 fma3" install --user
</pre> <p>You can also customize CPU/build options through PIP command:</p> <pre data-language="python">pip install --no-use-pep517 --global-option=build \
--global-option="--cpu-baseline=avx2 fma3" \
--global-option="--cpu-dispatch=max" ./
</pre> </section> <section id="quick-start"> <h2>Quick Start</h2> <p>In general, the default settings tend to not impose certain CPU features that may not be available on some older processors. Raising the ceiling of the baseline features will often improve performance and may also reduce binary size.</p> <p>The following are the most common scenarios that may require changing the default settings:</p> <section id="i-am-building-numpy-for-my-local-use"> <h3>I am building NumPy for my local use</h3> <p>And I do not intend to export the build to other users or target a different CPU than what the host has.</p> <p>Set <code>native</code> for baseline, or manually specify the CPU features in case of option <code>native</code> isn’t supported by your platform:</p> <pre data-language="python">python setup.py build --cpu-baseline="native" bdist
</pre> <p>Building NumPy with extra CPU features isn’t necessary for this case, since all supported features are already defined within the baseline features:</p> <pre data-language="python">python setup.py build --cpu-baseline=native --cpu-dispatch=none bdist
</pre> <div class="admonition note"> <p class="admonition-title">Note</p> <p>A fatal error will be raised if <code>native</code> isn’t supported by the host platform.</p> </div> </section> <section id="i-do-not-want-to-support-the-old-processors-of-the-x86-architecture"> <h3>I do not want to support the old processors of the <code>x86</code> architecture</h3> <p>Since most of the CPUs nowadays support at least <code>AVX</code>, <code>F16C</code> features, you can use:</p> <pre data-language="python">python setup.py build --cpu-baseline="avx f16c" bdist
</pre> <div class="admonition note"> <p class="admonition-title">Note</p> <p><code>--cpu-baseline</code> force combine all implied features, so there’s no need to add SSE features.</p> </div> </section> <section id="i-m-facing-the-same-case-above-but-with-ppc64-architecture"> <h3>I’m facing the same case above but with <code>ppc64</code> architecture</h3> <p>Then raise the ceiling of the baseline features to Power8:</p> <pre data-language="python">python setup.py build --cpu-baseline="vsx2" bdist
</pre> </section> <section id="having-issues-with-avx512-features"> <h3>Having issues with <code>AVX512</code> features?</h3> <p>You may have some reservations about including of <code>AVX512</code> or any other CPU feature and you want to exclude from the dispatched features:</p> <pre data-language="python">python setup.py build --cpu-dispatch="max -avx512f -avx512cd \
-avx512_knl -avx512_knm -avx512_skx -avx512_clx -avx512_cnl -avx512_icl" \
bdist
</pre> </section> </section> <section id="supported-features"> <h2 id="opt-supported-features">Supported Features</h2> <p>The names of the features can express one feature or a group of features, as shown in the following tables supported depend on the lowest interest:</p> <div class="admonition note"> <p class="admonition-title">Note</p> <p>The following features may not be supported by all compilers, also some compilers may produce different set of implied features when it comes to features like <code>AVX512</code>, <code>AVX2</code>, and <code>FMA3</code>. See <a class="reference internal" href="#opt-platform-differences"><span class="std std-ref">Platform differences</span></a> for more details.</p> </div> <section id="on-x86"> <h3>On x86</h3> <table class="table">  <thead> <tr>
<th class="head"><p>Name</p></th> <th class="head"><p>Implies</p></th> <th class="head"><p>Gathers</p></th> </tr> </thead>  <tr>
<td><p><code>SSE</code></p></td> <td><p><code>SSE2</code></p></td> <td></td> </tr> <tr>
<td><p><code>SSE2</code></p></td> <td><p><code>SSE</code></p></td> <td></td> </tr> <tr>
<td><p><code>SSE3</code></p></td> <td><p><code>SSE</code> <code>SSE2</code></p></td> <td></td> </tr> <tr>
<td><p><code>SSSE3</code></p></td> <td><p><code>SSE</code> <code>SSE2</code> <code>SSE3</code></p></td> <td></td> </tr> <tr>
<td><p><code>SSE41</code></p></td> <td><p><code>SSE</code> <code>SSE2</code> <code>SSE3</code> <code>SSSE3</code></p></td> <td></td> </tr> <tr>
<td><p><code>POPCNT</code></p></td> <td><p><code>SSE</code> <code>SSE2</code> <code>SSE3</code> <code>SSSE3</code> <code>SSE41</code></p></td> <td></td> </tr> <tr>
<td><p><code>SSE42</code></p></td> <td><p><code>SSE</code> <code>SSE2</code> <code>SSE3</code> <code>SSSE3</code> <code>SSE41</code> <code>POPCNT</code></p></td> <td></td> </tr> <tr>
<td><p><code>AVX</code></p></td> <td><p><code>SSE</code> <code>SSE2</code> <code>SSE3</code> <code>SSSE3</code> <code>SSE41</code> <code>POPCNT</code> <code>SSE42</code></p></td> <td></td> </tr> <tr>
<td><p><code>XOP</code></p></td> <td><p><code>SSE</code> <code>SSE2</code> <code>SSE3</code> <code>SSSE3</code> <code>SSE41</code> <code>POPCNT</code> <code>SSE42</code> <code>AVX</code></p></td> <td></td> </tr> <tr>
<td><p><code>FMA4</code></p></td> <td><p><code>SSE</code> <code>SSE2</code> <code>SSE3</code> <code>SSSE3</code> <code>SSE41</code> <code>POPCNT</code> <code>SSE42</code> <code>AVX</code></p></td> <td></td> </tr> <tr>
<td><p><code>F16C</code></p></td> <td><p><code>SSE</code> <code>SSE2</code> <code>SSE3</code> <code>SSSE3</code> <code>SSE41</code> <code>POPCNT</code> <code>SSE42</code> <code>AVX</code></p></td> <td></td> </tr> <tr>
<td><p><code>FMA3</code></p></td> <td><p><code>SSE</code> <code>SSE2</code> <code>SSE3</code> <code>SSSE3</code> <code>SSE41</code> <code>POPCNT</code> <code>SSE42</code> <code>AVX</code> <code>F16C</code></p></td> <td></td> </tr> <tr>
<td><p><code>AVX2</code></p></td> <td><p><code>SSE</code> <code>SSE2</code> <code>SSE3</code> <code>SSSE3</code> <code>SSE41</code> <code>POPCNT</code> <code>SSE42</code> <code>AVX</code> <code>F16C</code></p></td> <td></td> </tr> <tr>
<td><p><code>AVX512F</code></p></td> <td><p><code>SSE</code> <code>SSE2</code> <code>SSE3</code> <code>SSSE3</code> <code>SSE41</code> <code>POPCNT</code> <code>SSE42</code> <code>AVX</code> <code>F16C</code> <code>FMA3</code> <code>AVX2</code></p></td> <td></td> </tr> <tr>
<td><p><code>AVX512CD</code></p></td> <td><p><code>SSE</code> <code>SSE2</code> <code>SSE3</code> <code>SSSE3</code> <code>SSE41</code> <code>POPCNT</code> <code>SSE42</code> <code>AVX</code> <code>F16C</code> <code>FMA3</code> <code>AVX2</code> <code>AVX512F</code></p></td> <td></td> </tr> <tr>
<td><p><code>AVX512_KNL</code></p></td> <td><p><code>SSE</code> <code>SSE2</code> <code>SSE3</code> <code>SSSE3</code> <code>SSE41</code> <code>POPCNT</code> <code>SSE42</code> <code>AVX</code> <code>F16C</code> <code>FMA3</code> <code>AVX2</code> <code>AVX512F</code> <code>AVX512CD</code></p></td> <td><p><code>AVX512ER</code> <code>AVX512PF</code></p></td> </tr> <tr>
<td><p><code>AVX512_KNM</code></p></td> <td><p><code>SSE</code> <code>SSE2</code> <code>SSE3</code> <code>SSSE3</code> <code>SSE41</code> <code>POPCNT</code> <code>SSE42</code> <code>AVX</code> <code>F16C</code> <code>FMA3</code> <code>AVX2</code> <code>AVX512F</code> <code>AVX512CD</code> <code>AVX512_KNL</code></p></td> <td><p><code>AVX5124FMAPS</code> <code>AVX5124VNNIW</code> <code>AVX512VPOPCNTDQ</code></p></td> </tr> <tr>
<td><p><code>AVX512_SKX</code></p></td> <td><p><code>SSE</code> <code>SSE2</code> <code>SSE3</code> <code>SSSE3</code> <code>SSE41</code> <code>POPCNT</code> <code>SSE42</code> <code>AVX</code> <code>F16C</code> <code>FMA3</code> <code>AVX2</code> <code>AVX512F</code> <code>AVX512CD</code></p></td> <td><p><code>AVX512VL</code> <code>AVX512BW</code> <code>AVX512DQ</code></p></td> </tr> <tr>
<td><p><code>AVX512_CLX</code></p></td> <td><p><code>SSE</code> <code>SSE2</code> <code>SSE3</code> <code>SSSE3</code> <code>SSE41</code> <code>POPCNT</code> <code>SSE42</code> <code>AVX</code> <code>F16C</code> <code>FMA3</code> <code>AVX2</code> <code>AVX512F</code> <code>AVX512CD</code> <code>AVX512_SKX</code></p></td> <td><p><code>AVX512VNNI</code></p></td> </tr> <tr>
<td><p><code>AVX512_CNL</code></p></td> <td><p><code>SSE</code> <code>SSE2</code> <code>SSE3</code> <code>SSSE3</code> <code>SSE41</code> <code>POPCNT</code> <code>SSE42</code> <code>AVX</code> <code>F16C</code> <code>FMA3</code> <code>AVX2</code> <code>AVX512F</code> <code>AVX512CD</code> <code>AVX512_SKX</code></p></td> <td><p><code>AVX512IFMA</code> <code>AVX512VBMI</code></p></td> </tr> <tr>
<td><p><code>AVX512_ICL</code></p></td> <td><p><code>SSE</code> <code>SSE2</code> <code>SSE3</code> <code>SSSE3</code> <code>SSE41</code> <code>POPCNT</code> <code>SSE42</code> <code>AVX</code> <code>F16C</code> <code>FMA3</code> <code>AVX2</code> <code>AVX512F</code> <code>AVX512CD</code> <code>AVX512_SKX</code> <code>AVX512_CLX</code> <code>AVX512_CNL</code></p></td> <td><p><code>AVX512VBMI2</code> <code>AVX512BITALG</code> <code>AVX512VPOPCNTDQ</code></p></td> </tr>  </table> </section> <section id="on-ibm-power-big-endian"> <h3>On IBM/POWER big-endian</h3> <table class="table">  <thead> <tr>
<th class="head"><p>Name</p></th> <th class="head"><p>Implies</p></th> </tr> </thead>  <tr>
<td><p><code>VSX</code></p></td> <td></td> </tr> <tr>
<td><p><code>VSX2</code></p></td> <td><p><code>VSX</code></p></td> </tr> <tr>
<td><p><code>VSX3</code></p></td> <td><p><code>VSX</code> <code>VSX2</code></p></td> </tr> <tr>
<td><p><code>VSX4</code></p></td> <td><p><code>VSX</code> <code>VSX2</code> <code>VSX3</code></p></td> </tr>  </table> </section> <section id="on-ibm-power-little-endian"> <h3>On IBM/POWER little-endian</h3> <table class="table">  <thead> <tr>
<th class="head"><p>Name</p></th> <th class="head"><p>Implies</p></th> </tr> </thead>  <tr>
<td><p><code>VSX</code></p></td> <td><p><code>VSX2</code></p></td> </tr> <tr>
<td><p><code>VSX2</code></p></td> <td><p><code>VSX</code></p></td> </tr> <tr>
<td><p><code>VSX3</code></p></td> <td><p><code>VSX</code> <code>VSX2</code></p></td> </tr> <tr>
<td><p><code>VSX4</code></p></td> <td><p><code>VSX</code> <code>VSX2</code> <code>VSX3</code></p></td> </tr>  </table> </section> <section id="on-armv7-a32"> <h3>On ARMv7/A32</h3> <table class="table">  <thead> <tr>
<th class="head"><p>Name</p></th> <th class="head"><p>Implies</p></th> </tr> </thead>  <tr>
<td><p><code>NEON</code></p></td> <td></td> </tr> <tr>
<td><p><code>NEON_FP16</code></p></td> <td><p><code>NEON</code></p></td> </tr> <tr>
<td><p><code>NEON_VFPV4</code></p></td> <td><p><code>NEON</code> <code>NEON_FP16</code></p></td> </tr> <tr>
<td><p><code>ASIMD</code></p></td> <td><p><code>NEON</code> <code>NEON_FP16</code> <code>NEON_VFPV4</code></p></td> </tr> <tr>
<td><p><code>ASIMDHP</code></p></td> <td><p><code>NEON</code> <code>NEON_FP16</code> <code>NEON_VFPV4</code> <code>ASIMD</code></p></td> </tr> <tr>
<td><p><code>ASIMDDP</code></p></td> <td><p><code>NEON</code> <code>NEON_FP16</code> <code>NEON_VFPV4</code> <code>ASIMD</code></p></td> </tr> <tr>
<td><p><code>ASIMDFHM</code></p></td> <td><p><code>NEON</code> <code>NEON_FP16</code> <code>NEON_VFPV4</code> <code>ASIMD</code> <code>ASIMDHP</code></p></td> </tr>  </table> </section> <section id="on-armv8-a64"> <h3>On ARMv8/A64</h3> <table class="table">  <thead> <tr>
<th class="head"><p>Name</p></th> <th class="head"><p>Implies</p></th> </tr> </thead>  <tr>
<td><p><code>NEON</code></p></td> <td><p><code>NEON_FP16</code> <code>NEON_VFPV4</code> <code>ASIMD</code></p></td> </tr> <tr>
<td><p><code>NEON_FP16</code></p></td> <td><p><code>NEON</code> <code>NEON_VFPV4</code> <code>ASIMD</code></p></td> </tr> <tr>
<td><p><code>NEON_VFPV4</code></p></td> <td><p><code>NEON</code> <code>NEON_FP16</code> <code>ASIMD</code></p></td> </tr> <tr>
<td><p><code>ASIMD</code></p></td> <td><p><code>NEON</code> <code>NEON_FP16</code> <code>NEON_VFPV4</code></p></td> </tr> <tr>
<td><p><code>ASIMDHP</code></p></td> <td><p><code>NEON</code> <code>NEON_FP16</code> <code>NEON_VFPV4</code> <code>ASIMD</code></p></td> </tr> <tr>
<td><p><code>ASIMDDP</code></p></td> <td><p><code>NEON</code> <code>NEON_FP16</code> <code>NEON_VFPV4</code> <code>ASIMD</code></p></td> </tr> <tr>
<td><p><code>ASIMDFHM</code></p></td> <td><p><code>NEON</code> <code>NEON_FP16</code> <code>NEON_VFPV4</code> <code>ASIMD</code> <code>ASIMDHP</code></p></td> </tr>  </table> </section> <section id="on-ibm-zsystem-s390x"> <h3>On IBM/ZSYSTEM(S390X)</h3> <table class="table">  <thead> <tr>
<th class="head"><p>Name</p></th> <th class="head"><p>Implies</p></th> </tr> </thead>  <tr>
<td><p><code>VX</code></p></td> <td></td> </tr> <tr>
<td><p><code>VXE</code></p></td> <td><p><code>VX</code></p></td> </tr> <tr>
<td><p><code>VXE2</code></p></td> <td><p><code>VX</code> <code>VXE</code></p></td> </tr>  </table> </section> </section> <section id="special-options"> <h2 id="opt-special-options">Special Options</h2> <ul> <li>
<code>NONE</code>: enable no features.</li> <li>
<code>NATIVE</code>: Enables all CPU features that supported by the host CPU, this operation is based on the compiler flags (<code>-march=native</code>, <code>-xHost</code>, <code>/QxHost</code>)</li> <li>
<p><code>MIN</code>: Enables the minimum CPU features that can safely run on a wide range of platforms:</p> <table class="table">  <thead> <tr>
<th class="head"><p>For Arch</p></th> <th class="head"><p>Implies</p></th> </tr> </thead>  <tr>
<td><p>x86 (32-bit mode)</p></td> <td><p><code>SSE</code> <code>SSE2</code></p></td> </tr> <tr>
<td><p>x86_64</p></td> <td><p><code>SSE</code> <code>SSE2</code> <code>SSE3</code></p></td> </tr> <tr>
<td><p>IBM/POWER (big-endian mode)</p></td> <td><p><code>NONE</code></p></td> </tr> <tr>
<td><p>IBM/POWER (little-endian mode)</p></td> <td><p><code>VSX</code> <code>VSX2</code></p></td> </tr> <tr>
<td><p>ARMHF</p></td> <td><p><code>NONE</code></p></td> </tr> <tr>
<td><p>ARM64 A.K. AARCH64</p></td> <td><p><code>NEON</code> <code>NEON_FP16</code> <code>NEON_VFPV4</code> <code>ASIMD</code></p></td> </tr> <tr>
<td><p>IBM/ZSYSTEM(S390X)</p></td> <td><p><code>NONE</code></p></td> </tr>  </table> </li> <li>
<code>MAX</code>: Enables all supported CPU features by the compiler and platform.</li> <li>
<code>Operators-/+</code>: remove or add features, useful with options <code>MAX</code>, <code>MIN</code> and <code>NATIVE</code>.</li> </ul> </section> <section id="behaviors"> <h2>Behaviors</h2> <ul> <li>
<p>CPU features and other options are case-insensitive, for example:</p> <pre data-language="python">python setup.py build --cpu-dispatch="SSE41 avx2 FMA3"
</pre> </li> <li>
<p>The order of the requested optimizations doesn’t matter:</p> <pre data-language="python">python setup.py build --cpu-dispatch="SSE41 AVX2 FMA3"
# equivalent to
python setup.py build --cpu-dispatch="FMA3 AVX2 SSE41"
</pre> </li> <li>
<p>Either commas or spaces or ‘+’ can be used as a separator, for example:</p> <pre data-language="python">python setup.py build --cpu-dispatch="avx2 avx512f"
# or
python setup.py build --cpu-dispatch=avx2,avx512f
# or
python setup.py build --cpu-dispatch="avx2+avx512f"
</pre> <p>all works but arguments should be enclosed in quotes or escaped by backslash if any spaces are used.</p> </li> <li>
<p><code>--cpu-baseline</code> combines all implied CPU features, for example:</p> <pre data-language="python">python setup.py build --cpu-baseline=sse42
# equivalent to
python setup.py build --cpu-baseline="sse sse2 sse3 ssse3 sse41 popcnt sse42"
</pre> </li> <li>
<p><code>--cpu-baseline</code> will be treated as “native” if compiler native flag <code>-march=native</code> or <code>-xHost</code> or <code>/QxHost</code> is enabled through environment variable <code>CFLAGS</code>:</p> <pre data-language="python">export CFLAGS="-march=native"
python setup.py install --user
# is equivalent to
python setup.py build --cpu-baseline=native install --user
</pre> </li> <li>
<p><code>--cpu-baseline</code> escapes any specified features that aren’t supported by the target platform or compiler rather than raising fatal errors.</p>  <div class="admonition note"> <p class="admonition-title">Note</p> <p>Since <code>--cpu-baseline</code> combines all implied features, the maximum supported of implied features will be enabled rather than escape all of them. For example:</p> <pre data-language="python"># Requesting `AVX2,FMA3` but the compiler only support **SSE** features
python setup.py build --cpu-baseline="avx2 fma3"
# is equivalent to
python setup.py build --cpu-baseline="sse sse2 sse3 ssse3 sse41 popcnt sse42"
</pre> </div>  </li> <li>
<p><code>--cpu-dispatch</code> does not combain any of implied CPU features, so you must add them unless you want to disable one or all of them:</p> <pre data-language="python"># Only dispatches AVX2 and FMA3
python setup.py build --cpu-dispatch=avx2,fma3
# Dispatches AVX and SSE features
python setup.py build --cpu-baseline=ssse3,sse41,sse42,avx,avx2,fma3
</pre> </li> <li>
<code>--cpu-dispatch</code> escapes any specified baseline features and also escapes any features not supported by the target platform or compiler without raising fatal errors.</li> </ul> <p>Eventually, you should always check the final report through the build log to verify the enabled features. See <a class="reference internal" href="#opt-build-report"><span class="std std-ref">Build report</span></a> for more details.</p> </section> <section id="platform-differences"> <h2 id="opt-platform-differences">Platform differences</h2> <p>Some exceptional conditions force us to link some features together when it come to certain compilers or architectures, resulting in the impossibility of building them separately.</p> <p>These conditions can be divided into two parts, as follows:</p> <p><strong>Architectural compatibility</strong></p> <p>The need to align certain CPU features that are assured to be supported by successive generations of the same architecture, some cases:</p> <ul class="simple"> <li>On ppc64le <code>VSX(ISA 2.06)</code> and <code>VSX2(ISA 2.07)</code> both imply one another since the first generation that supports little-endian mode is Power-8`(ISA 2.07)`</li> <li>On AArch64 <code>NEON NEON_FP16 NEON_VFPV4 ASIMD</code> implies each other since they are part of the hardware baseline.</li> </ul> <p>For example:</p> <pre data-language="python"># On ARMv8/A64, specify NEON is going to enable Advanced SIMD
# and all predecessor extensions
python setup.py build --cpu-baseline=neon
# which equivalent to
python setup.py build --cpu-baseline="neon neon_fp16 neon_vfpv4 asimd"
</pre> <div class="admonition note"> <p class="admonition-title">Note</p> <p>Please take a deep look at <a class="reference internal" href="#opt-supported-features"><span class="std std-ref">Supported Features</span></a>, in order to determine the features that imply one another.</p> </div> <p><strong>Compilation compatibility</strong></p> <p>Some compilers don’t provide independent support for all CPU features. For instance <strong>Intel</strong>’s compiler doesn’t provide separated flags for <code>AVX2</code> and <code>FMA3</code>, it makes sense since all Intel CPUs that comes with <code>AVX2</code> also support <code>FMA3</code>, but this approach is incompatible with other <strong>x86</strong> CPUs from <strong>AMD</strong> or <strong>VIA</strong>.</p> <p>For example:</p> <pre data-language="python"># Specify AVX2 will force enables FMA3 on Intel compilers
python setup.py build --cpu-baseline=avx2
# which equivalent to
python setup.py build --cpu-baseline="avx2 fma3"
</pre> <p>The following tables only show the differences imposed by some compilers from the general context that been shown in the <a class="reference internal" href="#opt-supported-features"><span class="std std-ref">Supported Features</span></a> tables:</p> <div class="admonition note"> <p class="admonition-title">Note</p> <p>Features names with strikeout represent the unsupported CPU features.</p> </div> <section id="on-x86-intel-compiler"> <h3>On x86::Intel Compiler</h3> <table class="table">  <thead> <tr>
<th class="head"><p>Name</p></th> <th class="head"><p>Implies</p></th> </tr> </thead>  <tr>
<td><p>FMA3</p></td> <td><p>SSE SSE2 SSE3 SSSE3 SSE41 POPCNT SSE42 AVX F16C <span class="enabled-feature">AVX2</span></p></td> </tr> <tr>
<td><p>AVX2</p></td> <td><p>SSE SSE2 SSE3 SSSE3 SSE41 POPCNT SSE42 AVX F16C <span class="enabled-feature">FMA3</span></p></td> </tr> <tr>
<td><p>AVX512F</p></td> <td><p>SSE SSE2 SSE3 SSSE3 SSE41 POPCNT SSE42 AVX F16C FMA3 AVX2 <span class="enabled-feature">AVX512CD</span></p></td> </tr> <tr>
<td><p><span class="disabled-feature">XOP</span></p></td> <td><p><span class="disabled-feature">SSE</span> <span class="disabled-feature">SSE2</span> <span class="disabled-feature">SSE3</span> <span class="disabled-feature">SSSE3</span> <span class="disabled-feature">SSE41</span> <span class="disabled-feature">POPCNT</span> <span class="disabled-feature">SSE42</span> <span class="disabled-feature">AVX</span></p></td> </tr> <tr>
<td><p><span class="disabled-feature">FMA4</span></p></td> <td><p><span class="disabled-feature">SSE</span> <span class="disabled-feature">SSE2</span> <span class="disabled-feature">SSE3</span> <span class="disabled-feature">SSSE3</span> <span class="disabled-feature">SSE41</span> <span class="disabled-feature">POPCNT</span> <span class="disabled-feature">SSE42</span> <span class="disabled-feature">AVX</span></p></td> </tr>  </table> </section> <section id="on-x86-microsoft-visual-c-c"> <h3>On x86::Microsoft Visual C/C++</h3> <table class="table">  <thead> <tr>
<th class="head"><p>Name</p></th> <th class="head"><p>Implies</p></th> <th class="head"><p>Gathers</p></th> </tr> </thead>  <tr>
<td><p>FMA3</p></td> <td><p>SSE SSE2 SSE3 SSSE3 SSE41 POPCNT SSE42 AVX F16C <span class="enabled-feature">AVX2</span></p></td> <td></td> </tr> <tr>
<td><p>AVX2</p></td> <td><p>SSE SSE2 SSE3 SSSE3 SSE41 POPCNT SSE42 AVX F16C <span class="enabled-feature">FMA3</span></p></td> <td></td> </tr> <tr>
<td><p>AVX512F</p></td> <td><p>SSE SSE2 SSE3 SSSE3 SSE41 POPCNT SSE42 AVX F16C FMA3 AVX2 <span class="enabled-feature">AVX512CD</span> <span class="enabled-feature">AVX512_SKX</span></p></td> <td></td> </tr> <tr>
<td><p>AVX512CD</p></td> <td><p>SSE SSE2 SSE3 SSSE3 SSE41 POPCNT SSE42 AVX F16C FMA3 AVX2 AVX512F <span class="enabled-feature">AVX512_SKX</span></p></td> <td></td> </tr> <tr>
<td><p><span class="disabled-feature">AVX512_KNL</span></p></td> <td><p><span class="disabled-feature">SSE</span> <span class="disabled-feature">SSE2</span> <span class="disabled-feature">SSE3</span> <span class="disabled-feature">SSSE3</span> <span class="disabled-feature">SSE41</span> <span class="disabled-feature">POPCNT</span> <span class="disabled-feature">SSE42</span> <span class="disabled-feature">AVX</span> <span class="disabled-feature">F16C</span> <span class="disabled-feature">FMA3</span> <span class="disabled-feature">AVX2</span> <span class="disabled-feature">AVX512F</span> <span class="disabled-feature">AVX512CD</span></p></td> <td><p><span class="disabled-feature">AVX512ER</span> <span class="disabled-feature">AVX512PF</span></p></td> </tr> <tr>
<td><p><span class="disabled-feature">AVX512_KNM</span></p></td> <td><p><span class="disabled-feature">SSE</span> <span class="disabled-feature">SSE2</span> <span class="disabled-feature">SSE3</span> <span class="disabled-feature">SSSE3</span> <span class="disabled-feature">SSE41</span> <span class="disabled-feature">POPCNT</span> <span class="disabled-feature">SSE42</span> <span class="disabled-feature">AVX</span> <span class="disabled-feature">F16C</span> <span class="disabled-feature">FMA3</span> <span class="disabled-feature">AVX2</span> <span class="disabled-feature">AVX512F</span> <span class="disabled-feature">AVX512CD</span> <span class="disabled-feature">AVX512_KNL</span></p></td> <td><p><span class="disabled-feature">AVX5124FMAPS</span> <span class="disabled-feature">AVX5124VNNIW</span> <span class="disabled-feature">AVX512VPOPCNTDQ</span></p></td> </tr>  </table> </section> </section> <section id="build-report"> <h2 id="opt-build-report">Build report</h2> <p>In most cases, the CPU build options do not produce any fatal errors that lead to hanging the build. Most of the errors that may appear in the build log serve as heavy warnings due to the lack of some expected CPU features by the compiler.</p> <p>So we strongly recommend checking the final report log, to be aware of what kind of CPU features are enabled and what are not.</p> <p>You can find the final report of CPU optimizations at the end of the build log, and here is how it looks on x86_64/gcc:</p> <pre data-language="bash">########### EXT COMPILER OPTIMIZATION ###########
Platform      :
  Architecture: x64
  Compiler    : gcc

CPU baseline  :
  Requested   : 'min'
  Enabled     : SSE SSE2 SSE3
  Flags       : -msse -msse2 -msse3
  Extra checks: none

CPU dispatch  :
  Requested   : 'max -xop -fma4'
  Enabled     : SSSE3 SSE41 POPCNT SSE42 AVX F16C FMA3 AVX2 AVX512F AVX512CD AVX512_KNL AVX512_KNM AVX512_SKX AVX512_CLX AVX512_CNL AVX512_ICL
  Generated   :
              :
  SSE41       : SSE SSE2 SSE3 SSSE3
  Flags       : -msse -msse2 -msse3 -mssse3 -msse4.1
  Extra checks: none
  Detect      : SSE SSE2 SSE3 SSSE3 SSE41
              : build/src.linux-x86_64-3.9/numpy/core/src/umath/loops_arithmetic.dispatch.c
              : numpy/core/src/umath/_umath_tests.dispatch.c
              :
  SSE42       : SSE SSE2 SSE3 SSSE3 SSE41 POPCNT
  Flags       : -msse -msse2 -msse3 -mssse3 -msse4.1 -mpopcnt -msse4.2
  Extra checks: none
  Detect      : SSE SSE2 SSE3 SSSE3 SSE41 POPCNT SSE42
              : build/src.linux-x86_64-3.9/numpy/core/src/_simd/_simd.dispatch.c
              :
  AVX2        : SSE SSE2 SSE3 SSSE3 SSE41 POPCNT SSE42 AVX F16C
  Flags       : -msse -msse2 -msse3 -mssse3 -msse4.1 -mpopcnt -msse4.2 -mavx -mf16c -mavx2
  Extra checks: none
  Detect      : AVX F16C AVX2
              : build/src.linux-x86_64-3.9/numpy/core/src/umath/loops_arithm_fp.dispatch.c
              : build/src.linux-x86_64-3.9/numpy/core/src/umath/loops_arithmetic.dispatch.c
              : numpy/core/src/umath/_umath_tests.dispatch.c
              :
  (FMA3 AVX2) : SSE SSE2 SSE3 SSSE3 SSE41 POPCNT SSE42 AVX F16C
  Flags       : -msse -msse2 -msse3 -mssse3 -msse4.1 -mpopcnt -msse4.2 -mavx -mf16c -mfma -mavx2
  Extra checks: none
  Detect      : AVX F16C FMA3 AVX2
              : build/src.linux-x86_64-3.9/numpy/core/src/_simd/_simd.dispatch.c
              : build/src.linux-x86_64-3.9/numpy/core/src/umath/loops_exponent_log.dispatch.c
              : build/src.linux-x86_64-3.9/numpy/core/src/umath/loops_trigonometric.dispatch.c
              :
  AVX512F     : SSE SSE2 SSE3 SSSE3 SSE41 POPCNT SSE42 AVX F16C FMA3 AVX2
  Flags       : -msse -msse2 -msse3 -mssse3 -msse4.1 -mpopcnt -msse4.2 -mavx -mf16c -mfma -mavx2 -mavx512f
  Extra checks: AVX512F_REDUCE
  Detect      : AVX512F
              : build/src.linux-x86_64-3.9/numpy/core/src/_simd/_simd.dispatch.c
              : build/src.linux-x86_64-3.9/numpy/core/src/umath/loops_arithm_fp.dispatch.c
              : build/src.linux-x86_64-3.9/numpy/core/src/umath/loops_arithmetic.dispatch.c
              : build/src.linux-x86_64-3.9/numpy/core/src/umath/loops_exponent_log.dispatch.c
              : build/src.linux-x86_64-3.9/numpy/core/src/umath/loops_trigonometric.dispatch.c
              :
  AVX512_SKX  : SSE SSE2 SSE3 SSSE3 SSE41 POPCNT SSE42 AVX F16C FMA3 AVX2 AVX512F AVX512CD
  Flags       : -msse -msse2 -msse3 -mssse3 -msse4.1 -mpopcnt -msse4.2 -mavx -mf16c -mfma -mavx2 -mavx512f -mavx512cd -mavx512vl -mavx512bw -mavx512dq
  Extra checks: AVX512BW_MASK AVX512DQ_MASK
  Detect      : AVX512_SKX
              : build/src.linux-x86_64-3.9/numpy/core/src/_simd/_simd.dispatch.c
              : build/src.linux-x86_64-3.9/numpy/core/src/umath/loops_arithmetic.dispatch.c
              : build/src.linux-x86_64-3.9/numpy/core/src/umath/loops_exponent_log.dispatch.c
CCompilerOpt.cache_flush[804] : write cache to path -&gt; /home/seiko/work/repos/numpy/build/temp.linux-x86_64-3.9/ccompiler_opt_cache_ext.py

########### CLIB COMPILER OPTIMIZATION ###########
Platform      :
  Architecture: x64
  Compiler    : gcc

CPU baseline  :
  Requested   : 'min'
  Enabled     : SSE SSE2 SSE3
  Flags       : -msse -msse2 -msse3
  Extra checks: none

CPU dispatch  :
  Requested   : 'max -xop -fma4'
  Enabled     : SSSE3 SSE41 POPCNT SSE42 AVX F16C FMA3 AVX2 AVX512F AVX512CD AVX512_KNL AVX512_KNM AVX512_SKX AVX512_CLX AVX512_CNL AVX512_ICL
  Generated   : none
</pre> <p>As you see, there is a separate report for each of <code>build_ext</code> and <code>build_clib</code> that includes several sections, and each section has several values, representing the following:</p> <p><strong>Platform</strong>:</p> <ul class="simple"> <li>
<span class="enabled-feature">Architecture</span>: The architecture name of target CPU. It should be one of <code>x86</code>, <code>x64</code>, <code>ppc64</code>, <code>ppc64le</code>, <code>armhf</code>, <code>aarch64</code>, <code>s390x</code> or <code>unknown</code>.</li> <li>
<span class="enabled-feature">Compiler</span>: The compiler name. It should be one of gcc, clang, msvc, icc, iccw or unix-like.</li> </ul> <p><strong>CPU baseline</strong>:</p> <ul class="simple"> <li>
<span class="enabled-feature">Requested</span>: The specific features and options to <code>--cpu-baseline</code> as-is.</li> <li>
<span class="enabled-feature">Enabled</span>: The final set of enabled CPU features.</li> <li>
<span class="enabled-feature">Flags</span>: The compiler flags that were used to all NumPy <code>C/C++</code> sources during the compilation except for temporary sources that have been used for generating the binary objects of dispatched features.</li> <li>
<span class="enabled-feature">Extra checks</span>: list of internal checks that activate certain functionality or intrinsics related to the enabled features, useful for debugging when it comes to developing SIMD kernels.</li> </ul> <p><strong>CPU dispatch</strong>:</p> <ul class="simple"> <li>
<span class="enabled-feature">Requested</span>: The specific features and options to <code>--cpu-dispatch</code> as-is.</li> <li>
<span class="enabled-feature">Enabled</span>: The final set of enabled CPU features.</li> <li>
<p><span class="enabled-feature">Generated</span>: At the beginning of the next row of this property, the features for which optimizations have been generated are shown in the form of several sections with similar properties explained as follows:</p> <ul> <li>
<span class="enabled-feature">One or multiple dispatched feature</span>: The implied CPU features.</li> <li>
<span class="enabled-feature">Flags</span>: The compiler flags that been used for these features.</li> <li>
<span class="enabled-feature">Extra checks</span>: Similar to the baseline but for these dispatched features.</li> <li>
<span class="enabled-feature">Detect</span>: Set of CPU features that need be detected in runtime in order to execute the generated optimizations.</li> <li>The lines that come after the above property and end with a ‘:’ on a separate line, represent the paths of c/c++ sources that define the generated optimizations.</li> </ul> </li> </ul> </section> <section id="runtime-trace"> <h2>Runtime Trace</h2> <p>To be completed.</p> </section><div class="_attribution">
  <p class="_attribution-p">
    &copy; 2005&ndash;2022 NumPy Developers<br>Licensed under the 3-clause BSD License.<br>
    <a href="https://numpy.org/doc/1.23/reference/simd/build-options.html" class="_attribution-link">https://numpy.org/doc/1.23/reference/simd/build-options.html</a>
  </p>
</div>
