Hyperspace Minutes of Meeting - 4. 3. 2022.

Attendees:
 * Vladimir M.
 * Dejan P.
 * Vukan D.
 * Nikola P.
 * Aleksandar K.
 * Marija P.

Progress:
 * Pads downloaded - Dejan P.
 * UDP Ethernet IP (in Verilog) ready - Vukan D.
 * Measurement plan ready - Nikola P.
 * Vivado server deployed - Aleksandar K.
 * FMC-to-60-pin SAMTEC mezzanine assembled - Nenad S.
 * dsptools & rocked-dsp-utils can be ported to new iotesters - Marija P.

To-do list:
 * Decide which pads library to use - Dejan P.
 * Finish some elementary TCP Ethernet IP version - Vukan D.
 * Vivado server to be setup for everyone who needs it - Aleksandar K.
 * decide what to do with dsptools & rocket-dsp-utils soon - Nikola P., Marija P., Vukan D., Aleksandar K.
   - estimate needed efforts
 
 

Long-term Plans:
 * Florplan and padframe for a 1660 x 1660 area
 * Start synthesizing hyperspace design to estimate area - Dejan P.
 * Generate SRAM macros for FFT and RISC-V cache - Dejan P.
 * Find out the threshold between D-FF RAM vs SRAM in TSMC 180nm - Dejan P. & Marija P.
 * Serializers (Dejan P., Vladimir M., Nikola P.):
   - decide which speed to use
   - decide whether to use DDR or SDR output
   - Aurora style FPGA receiver (to-do)
   - integrate LVDS drivers together with CMOS serializers
   - make LEF for available LVDS drivers
 * Integrate Ethernet IP together with Hyperspace to stream and plot radar data - Vukan P. + Aleksandar K.
 * Idea is to plot data in matplotlib (or qt C++ if speed is a concern) on RPi 4 - Aleksandar K.
 * Initial delay measurement to be performed - Nikola P.
 * FMC-to-60-pin SAMTEC mezzanine to be ready - Nenad S. + Vlada
 * makefile github flow (what + where) - everybody
 * hdmi-scope on ultrascale+ - Nikola P.


Topics:
 * 

 
Ramonda Workshop:
 * Hyperspace splits on ASIC and FPGA parts
 * Hyperspace-BB (building blocks) to tape out by the end of 2022
   - building blocks include: DPLL + serializers + SDF-FFT + tiny RV32 + jtag2mm
   - "analog" blocks: LDVS drivers and receivers (discriminators) + DPLL/clkgen oscillator + regulator (analog/digital-LDO)
 * Hyperspace 1 full to be taped out by the mid 2023
 * Hyperspace 2 BB mid 2024 - 28nm
 * Hyperspace 2 full mid 2025 - 28nm
 * Hyperspace 2 full on FPGA by the end of Q3 2022
 * Hyperspace 2 with RISC-V by the end of 2022
 * Hyperspace 2 with full make "Hello World automatization" by the end of 2022 - Kondic
 * Hyperspace 3 by the end of 2023


 
 
