# Verilog Task
---
## ğŸ“œ Memory Design 
`verilog
