TimeQuest Timing Analyzer report for de2i_150_qsys_pcie
Tue Oct 23 08:18:36 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 14. Slow 1200mV 85C Model Setup: 'u0|altpll_qsys|sd1|pll7|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'n/a'
 16. Slow 1200mV 85C Model Setup: 'clock_50_1'
 17. Slow 1200mV 85C Model Setup: 'u0|altpll_qsys|sd1|pll7|clk[2]'
 18. Slow 1200mV 85C Model Setup: 'vga_clk'
 19. Slow 1200mV 85C Model Hold: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 20. Slow 1200mV 85C Model Hold: 'u0|altpll_qsys|sd1|pll7|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'u0|altpll_qsys|sd1|pll7|clk[2]'
 22. Slow 1200mV 85C Model Hold: 'clock_50_1'
 23. Slow 1200mV 85C Model Hold: 'vga_clk'
 24. Slow 1200mV 85C Model Hold: 'n/a'
 25. Slow 1200mV 85C Model Recovery: 'u0|altpll_qsys|sd1|pll7|clk[0]'
 26. Slow 1200mV 85C Model Recovery: 'u0|altpll_qsys|sd1|pll7|clk[2]'
 27. Slow 1200mV 85C Model Recovery: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 28. Slow 1200mV 85C Model Removal: 'u0|altpll_qsys|sd1|pll7|clk[2]'
 29. Slow 1200mV 85C Model Removal: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 30. Slow 1200mV 85C Model Removal: 'u0|altpll_qsys|sd1|pll7|clk[0]'
 31. Slow 1200mV 85C Model Metastability Summary
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 39. Slow 1200mV 0C Model Setup: 'u0|altpll_qsys|sd1|pll7|clk[0]'
 40. Slow 1200mV 0C Model Setup: 'n/a'
 41. Slow 1200mV 0C Model Setup: 'clock_50_1'
 42. Slow 1200mV 0C Model Setup: 'u0|altpll_qsys|sd1|pll7|clk[2]'
 43. Slow 1200mV 0C Model Setup: 'vga_clk'
 44. Slow 1200mV 0C Model Hold: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 45. Slow 1200mV 0C Model Hold: 'u0|altpll_qsys|sd1|pll7|clk[0]'
 46. Slow 1200mV 0C Model Hold: 'u0|altpll_qsys|sd1|pll7|clk[2]'
 47. Slow 1200mV 0C Model Hold: 'clock_50_1'
 48. Slow 1200mV 0C Model Hold: 'vga_clk'
 49. Slow 1200mV 0C Model Hold: 'n/a'
 50. Slow 1200mV 0C Model Recovery: 'u0|altpll_qsys|sd1|pll7|clk[0]'
 51. Slow 1200mV 0C Model Recovery: 'u0|altpll_qsys|sd1|pll7|clk[2]'
 52. Slow 1200mV 0C Model Recovery: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 53. Slow 1200mV 0C Model Removal: 'u0|altpll_qsys|sd1|pll7|clk[2]'
 54. Slow 1200mV 0C Model Removal: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 55. Slow 1200mV 0C Model Removal: 'u0|altpll_qsys|sd1|pll7|clk[0]'
 56. Slow 1200mV 0C Model Metastability Summary
 57. Fast 1200mV 0C Model Setup Summary
 58. Fast 1200mV 0C Model Hold Summary
 59. Fast 1200mV 0C Model Recovery Summary
 60. Fast 1200mV 0C Model Removal Summary
 61. Fast 1200mV 0C Model Minimum Pulse Width Summary
 62. Fast 1200mV 0C Model Setup: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 63. Fast 1200mV 0C Model Setup: 'u0|altpll_qsys|sd1|pll7|clk[0]'
 64. Fast 1200mV 0C Model Setup: 'n/a'
 65. Fast 1200mV 0C Model Setup: 'clock_50_1'
 66. Fast 1200mV 0C Model Setup: 'u0|altpll_qsys|sd1|pll7|clk[2]'
 67. Fast 1200mV 0C Model Setup: 'vga_clk'
 68. Fast 1200mV 0C Model Hold: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 69. Fast 1200mV 0C Model Hold: 'u0|altpll_qsys|sd1|pll7|clk[0]'
 70. Fast 1200mV 0C Model Hold: 'u0|altpll_qsys|sd1|pll7|clk[2]'
 71. Fast 1200mV 0C Model Hold: 'clock_50_1'
 72. Fast 1200mV 0C Model Hold: 'vga_clk'
 73. Fast 1200mV 0C Model Hold: 'n/a'
 74. Fast 1200mV 0C Model Recovery: 'u0|altpll_qsys|sd1|pll7|clk[0]'
 75. Fast 1200mV 0C Model Recovery: 'u0|altpll_qsys|sd1|pll7|clk[2]'
 76. Fast 1200mV 0C Model Recovery: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 77. Fast 1200mV 0C Model Removal: 'u0|altpll_qsys|sd1|pll7|clk[2]'
 78. Fast 1200mV 0C Model Removal: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 79. Fast 1200mV 0C Model Removal: 'u0|altpll_qsys|sd1|pll7|clk[0]'
 80. Fast 1200mV 0C Model Metastability Summary
 81. Multicorner Timing Analysis Summary
 82. Board Trace Model Assignments
 83. Input Transition Times
 84. Signal Integrity Metrics (Slow 1200mv 0c Model)
 85. Signal Integrity Metrics (Slow 1200mv 85c Model)
 86. Signal Integrity Metrics (Fast 1200mv 0c Model)
 87. Setup Transfers
 88. Hold Transfers
 89. Recovery Transfers
 90. Removal Transfers
 91. Report TCCS
 92. Report RSKM
 93. Unconstrained Paths Summary
 94. Clock Status Summary
 95. Unconstrained Input Ports
 96. Unconstrained Output Ports
 97. Unconstrained Input Ports
 98. Unconstrained Output Ports
 99. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; de2i_150_qsys_pcie                                      ;
; Device Family         ; Cyclone IV GX                                           ;
; Device Name           ; EP4CGX150DF31C7                                         ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.27        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  27.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                       ;
+---------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                   ; Status ; Read at                  ;
+---------------------------------------------------------------------------------+--------+--------------------------+
; de2i_150_qsys_pcie.sdc                                                          ; OK     ; Tue Oct 23 08:18:22 2018 ;
; de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Tue Oct 23 08:18:22 2018 ;
; de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Tue Oct 23 08:18:22 2018 ;
; de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc                       ; OK     ; Tue Oct 23 08:18:22 2018 ;
; de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.sdc                        ; OK     ; Tue Oct 23 08:18:22 2018 ;
; de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc                        ; OK     ; Tue Oct 23 08:18:23 2018 ;
+---------------------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                               ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                                                   ; Source                                                                                                                    ; Targets                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; clock_50_1                                                                                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;                                                                                                                          ;                                                                                                                           ; { CLOCK_50 }                                                                                                                 ;
; clock_50_2                                                                                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;                                                                                                                          ;                                                                                                                           ; { CLOCK2_50 }                                                                                                                ;
; clock_50_3                                                                                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;                                                                                                                          ;                                                                                                                           ; { CLOCK3_50 }                                                                                                                ;
; pcie_ref_clk                                                                                                             ; Base      ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ;            ;           ;             ;        ;        ;           ;            ;          ;                                                                                                                          ;                                                                                                                           ; { PCIE_REFCLK_P }                                                                                                            ;
; u0|altpll_qsys|sd1|pll7|clk[0]                                                                                           ; Generated ; 6.666  ; 150.02 MHz ; 0.000  ; 3.333  ; 50.00      ; 1         ; 3           ;        ;        ;           ;            ; false    ; clock_50_1                                                                                                               ; u0|altpll_qsys|sd1|pll7|inclk[0]                                                                                          ; { u0|altpll_qsys|sd1|pll7|clk[0] }                                                                                           ;
; u0|altpll_qsys|sd1|pll7|clk[1]                                                                                           ; Generated ; 6.666  ; 150.02 MHz ; -1.874 ; 1.459  ; 50.00      ; 1         ; 3           ; -101.3 ;        ;           ;            ; false    ; clock_50_1                                                                                                               ; u0|altpll_qsys|sd1|pll7|inclk[0]                                                                                          ; { u0|altpll_qsys|sd1|pll7|clk[1] }                                                                                           ;
; u0|altpll_qsys|sd1|pll7|clk[2]                                                                                           ; Generated ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; clock_50_1                                                                                                               ; u0|altpll_qsys|sd1|pll7|inclk[0]                                                                                          ; { u0|altpll_qsys|sd1|pll7|clk[2] }                                                                                           ;
; u0|altpll_qsys|sd1|pll7|clk[3]                                                                                           ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; clock_50_1                                                                                                               ; u0|altpll_qsys|sd1|pll7|inclk[0]                                                                                          ; { u0|altpll_qsys|sd1|pll7|clk[3] }                                                                                           ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[0]  ; Generated ; 0.800  ; 1250.0 MHz ; 0.000  ; 0.400  ; 50.00      ; 2         ; 25          ;        ;        ;           ;            ; false    ; pcie_ref_clk                                                                                                             ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|inclk[0] ; { u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[0] }  ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[1]  ; Generated ; 4.000  ; 250.0 MHz  ; 0.000  ; 2.000  ; 50.00      ; 2         ; 5           ;        ;        ;           ;            ; false    ; pcie_ref_clk                                                                                                             ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|inclk[0] ; { u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[1] }  ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[2]  ; Generated ; 4.000  ; 250.0 MHz  ; 0.000  ; 0.800  ; 20.00      ; 2         ; 5           ;        ;        ;           ;            ; false    ; pcie_ref_clk                                                                                                             ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|inclk[0] ; { u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[2] }  ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|icdrclk ; Generated ; 0.800  ; 1250.0 MHz ; 0.000  ; 0.400  ; 50.00      ; 2         ; 25          ;        ;        ;           ;            ; false    ; pcie_ref_clk                                                                                                             ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|inclk[0] ; { u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|icdrclk } ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pma0|clockout            ; Generated ; 4.000  ; 250.0 MHz  ; 0.000  ; 2.000  ; 50.00      ; 5         ; 1           ;        ;        ;           ;            ; false    ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|icdrclk ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|icdrclk  ; { u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pma0|clockout }            ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout        ; Generated ; 4.000  ; 250.0 MHz  ; 0.000  ; 2.000  ; 50.00      ; 1         ; 1           ;        ;        ;           ;            ; false    ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout           ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|localrefclk         ; { u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout }        ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout           ; Generated ; 4.000  ; 250.0 MHz  ; 0.000  ; 2.000  ; 50.00      ; 1         ; 1           ;        ;        ;           ;            ; false    ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[1]  ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[1]   ; { u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout }           ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                              ; Generated ; 8.000  ; 125.0 MHz  ; 0.000  ; 4.000  ; 50.00      ; 1         ; 1           ;        ;        ;           ;            ; false    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                  ; { u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout }                                              ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                 ; Generated ; 8.000  ; 125.0 MHz  ; 0.000  ; 4.000  ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout        ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout         ; { u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 }                                                 ;
; vga_clk                                                                                                                  ; Base      ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ;            ;           ;             ;        ;        ;           ;            ;          ;                                                                                                                          ;                                                                                                                           ; { VGA_CLK }                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                         ;
+------------+-----------------+-----------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                  ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------------------------------+---------------------------------------------------------------+
; 77.86 MHz  ; 77.86 MHz       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;                                                               ;
; 96.67 MHz  ; 96.67 MHz       ; u0|altpll_qsys|sd1|pll7|clk[2]                                              ;                                                               ;
; 131.53 MHz ; 131.53 MHz      ; u0|altpll_qsys|sd1|pll7|clk[0]                                              ;                                                               ;
; 301.3 MHz  ; 250.0 MHz       ; clock_50_1                                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                  ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; -4.844 ; -3301.268     ;
; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; -0.937 ; -52.964       ;
; n/a                                                                         ; 14.376 ; 0.000         ;
; clock_50_1                                                                  ; 16.681 ; 0.000         ;
; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; 29.656 ; 0.000         ;
; vga_clk                                                                     ; 34.802 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                  ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.216 ; 0.000         ;
; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; 0.296 ; 0.000         ;
; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; 0.376 ; 0.000         ;
; clock_50_1                                                                  ; 0.398 ; 0.000         ;
; vga_clk                                                                     ; 3.757 ; 0.000         ;
; n/a                                                                         ; 5.307 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                              ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; 0.920 ; 0.000         ;
; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; 1.303 ; 0.000         ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.670 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                               ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; 1.029 ; 0.000         ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.212 ; 0.000         ;
; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; 3.991 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout ; 2.000  ; 0.000         ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout    ; 2.000  ; 0.000         ;
; u0|altpll_qsys|sd1|pll7|clk[0]                                                                                    ; 2.938  ; 0.000         ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                       ; 3.561  ; 0.000         ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                          ; 3.977  ; 0.000         ;
; pcie_ref_clk                                                                                                      ; 4.813  ; 0.000         ;
; clock_50_1                                                                                                        ; 9.772  ; 0.000         ;
; clock_50_2                                                                                                        ; 16.000 ; 0.000         ;
; clock_50_3                                                                                                        ; 16.000 ; 0.000         ;
; u0|altpll_qsys|sd1|pll7|clk[2]                                                                                    ; 19.620 ; 0.000         ;
; vga_clk                                                                                                           ; 35.790 ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                                                                               ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; -4.844 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[31] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.308      ; 13.150     ;
; -4.838 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[31] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.308      ; 13.144     ;
; -4.827 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[31] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.310      ; 13.135     ;
; -4.820 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[31] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.310      ; 13.128     ;
; -4.797 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[31] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.316      ; 13.111     ;
; -4.791 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.150      ; 12.863     ;
; -4.791 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.150      ; 12.863     ;
; -4.789 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[31] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.316      ; 13.103     ;
; -4.785 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.150      ; 12.857     ;
; -4.785 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.150      ; 12.857     ;
; -4.774 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.152      ; 12.848     ;
; -4.774 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.152      ; 12.848     ;
; -4.767 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.152      ; 12.841     ;
; -4.767 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.152      ; 12.841     ;
; -4.744 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.158      ; 12.824     ;
; -4.744 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.158      ; 12.824     ;
; -4.739 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[20]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.146      ; 12.807     ;
; -4.739 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[21]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.146      ; 12.807     ;
; -4.736 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.158      ; 12.816     ;
; -4.736 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.158      ; 12.816     ;
; -4.733 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[20]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.146      ; 12.801     ;
; -4.733 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[21]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.146      ; 12.801     ;
; -4.725 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[19] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[31] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.308      ; 13.031     ;
; -4.722 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[2]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.154      ; 12.798     ;
; -4.722 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[3]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.154      ; 12.798     ;
; -4.722 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[20]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.148      ; 12.792     ;
; -4.722 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[21]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.148      ; 12.792     ;
; -4.717 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[21] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[31] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.308      ; 13.023     ;
; -4.716 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[29] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.308      ; 13.022     ;
; -4.716 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[2]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.154      ; 12.792     ;
; -4.716 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[3]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.154      ; 12.792     ;
; -4.715 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[20]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.148      ; 12.785     ;
; -4.715 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[21]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.148      ; 12.785     ;
; -4.710 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[29] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.308      ; 13.016     ;
; -4.705 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[2]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.156      ; 12.783     ;
; -4.705 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[3]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.156      ; 12.783     ;
; -4.704 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[0]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.162      ; 12.788     ;
; -4.704 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[1]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.162      ; 12.788     ;
; -4.699 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[29] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.310      ; 13.007     ;
; -4.698 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[2]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.156      ; 12.776     ;
; -4.698 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[3]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.156      ; 12.776     ;
; -4.698 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[0]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.162      ; 12.782     ;
; -4.698 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[1]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.162      ; 12.782     ;
; -4.692 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[20]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.154      ; 12.768     ;
; -4.692 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[21]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.154      ; 12.768     ;
; -4.692 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[29] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.310      ; 13.000     ;
; -4.687 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[0]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.164      ; 12.773     ;
; -4.687 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[1]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.164      ; 12.773     ;
; -4.684 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[20]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.154      ; 12.760     ;
; -4.684 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[21]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.154      ; 12.760     ;
; -4.682 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[30] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.299      ; 12.979     ;
; -4.680 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[0]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.164      ; 12.766     ;
; -4.680 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[1]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.164      ; 12.766     ;
; -4.676 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[30] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.299      ; 12.973     ;
; -4.675 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[2]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.162      ; 12.759     ;
; -4.675 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[3]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.162      ; 12.759     ;
; -4.672 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[19] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.150      ; 12.744     ;
; -4.672 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[19] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.150      ; 12.744     ;
; -4.669 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[29] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.316      ; 12.983     ;
; -4.667 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[2]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.162      ; 12.751     ;
; -4.667 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[3]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.162      ; 12.751     ;
; -4.665 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[30] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.301      ; 12.964     ;
; -4.664 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[21] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.150      ; 12.736     ;
; -4.664 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[21] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.150      ; 12.736     ;
; -4.661 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[29] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.316      ; 12.975     ;
; -4.659 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[16] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[31] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.308      ; 12.965     ;
; -4.658 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[30] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.301      ; 12.957     ;
; -4.657 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[0]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.170      ; 12.749     ;
; -4.657 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[1]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.170      ; 12.749     ;
; -4.649 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[0]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.170      ; 12.741     ;
; -4.649 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[1]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.170      ; 12.741     ;
; -4.640 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[12] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[31] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.310      ; 12.948     ;
; -4.636 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[12]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.153      ; 12.711     ;
; -4.636 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[13]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.153      ; 12.711     ;
; -4.635 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[30] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.307      ; 12.940     ;
; -4.630 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[12]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.153      ; 12.705     ;
; -4.630 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[13]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.153      ; 12.705     ;
; -4.627 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[30] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.307      ; 12.932     ;
; -4.621 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[10]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.160      ; 12.703     ;
; -4.621 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[11]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.160      ; 12.703     ;
; -4.620 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[19] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[20]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.146      ; 12.688     ;
; -4.620 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[19] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[21]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.146      ; 12.688     ;
; -4.619 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[12]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.155      ; 12.696     ;
; -4.619 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[13]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.155      ; 12.696     ;
; -4.615 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[10]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.160      ; 12.697     ;
; -4.615 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[11]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.160      ; 12.697     ;
; -4.612 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[21] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[20]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.146      ; 12.680     ;
; -4.612 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[21] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[21]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.146      ; 12.680     ;
; -4.612 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[12]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.155      ; 12.689     ;
; -4.612 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[13]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.155      ; 12.689     ;
; -4.610 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[8]  ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[31] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.316      ; 12.924     ;
; -4.606 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[16] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.150      ; 12.678     ;
; -4.606 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[16] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.150      ; 12.678     ;
; -4.604 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[10]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.162      ; 12.688     ;
; -4.604 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[11]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.162      ; 12.688     ;
; -4.603 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[19] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[2]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.154      ; 12.679     ;
; -4.603 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[19] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[3]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.154      ; 12.679     ;
; -4.597 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[19] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[29] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.308      ; 12.903     ;
; -4.597 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[10]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.162      ; 12.681     ;
; -4.597 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[11]           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.162      ; 12.681     ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_qsys|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                 ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.937 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a20~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.297      ; 7.938      ;
; -0.921 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a47~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.280      ; 7.905      ;
; -0.902 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a11~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.283      ; 7.889      ;
; -0.879 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a22~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.296      ; 7.879      ;
; -0.871 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a20~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.297      ; 7.872      ;
; -0.858 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|rd_address                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[3]                                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.092     ; 7.314      ;
; -0.855 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a47~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.280      ; 7.839      ;
; -0.845 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid                                   ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[9]_NEW1339_OTERM2445 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.110     ; 7.399      ;
; -0.844 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a26~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.278      ; 7.826      ;
; -0.836 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a11~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.283      ; 7.823      ;
; -0.829 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a35~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.299      ; 7.832      ;
; -0.817 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a16~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.294      ; 7.815      ;
; -0.813 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a22~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.296      ; 7.813      ;
; -0.811 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a20~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.297      ; 7.812      ;
; -0.809 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a20~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.297      ; 7.810      ;
; -0.806 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|rd_address                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[4]                                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.092     ; 7.262      ;
; -0.795 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a47~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.280      ; 7.779      ;
; -0.793 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a47~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.280      ; 7.777      ;
; -0.792 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|rd_address                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[2]                                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.092     ; 7.248      ;
; -0.778 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a26~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.278      ; 7.760      ;
; -0.776 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a11~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.283      ; 7.763      ;
; -0.774 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a11~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.283      ; 7.761      ;
; -0.766 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|rd_address                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[6]                                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.092     ; 7.222      ;
; -0.763 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a35~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.299      ; 7.766      ;
; -0.759 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a23~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.280      ; 7.743      ;
; -0.753 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a22~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.296      ; 7.753      ;
; -0.751 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a22~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.296      ; 7.751      ;
; -0.751 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a16~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.294      ; 7.749      ;
; -0.722 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[3]                          ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[10]                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.562     ; 6.824      ;
; -0.719 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a23~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.280      ; 7.703      ;
; -0.718 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a26~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.278      ; 7.700      ;
; -0.716 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a26~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.278      ; 7.698      ;
; -0.703 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a35~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.299      ; 7.706      ;
; -0.701 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a35~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.299      ; 7.704      ;
; -0.700 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid                                   ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[6]_NEW1333_OTERM2439 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.150     ; 7.214      ;
; -0.698 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a1~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.316      ; 7.718      ;
; -0.693 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg            ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a20~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.297      ; 7.694      ;
; -0.691 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a16~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.294      ; 7.689      ;
; -0.689 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a16~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.294      ; 7.687      ;
; -0.687 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a38~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.283      ; 7.674      ;
; -0.685 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a9~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.315      ; 7.704      ;
; -0.685 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid                                   ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[7]_NEW1335_OTERM2441 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.150     ; 7.199      ;
; -0.681 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a41~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.298      ; 7.683      ;
; -0.679 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.315      ; 7.698      ;
; -0.678 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a32~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.250      ; 7.632      ;
; -0.677 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg            ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a47~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.280      ; 7.661      ;
; -0.665 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a7~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.240      ; 7.609      ;
; -0.658 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg            ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a11~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.283      ; 7.645      ;
; -0.655 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a44~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.243      ; 7.602      ;
; -0.652 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[10]                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.051     ; 7.265      ;
; -0.646 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a15~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.258      ; 7.608      ;
; -0.645 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a9~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.315      ; 7.664      ;
; -0.639 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[10]                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.051     ; 7.252      ;
; -0.637 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a42~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.316      ; 7.657      ;
; -0.637 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a23~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.280      ; 7.621      ;
; -0.636 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a5~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.302      ; 7.642      ;
; -0.635 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg            ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a22~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.296      ; 7.635      ;
; -0.634 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a43~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.299      ; 7.637      ;
; -0.633 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a41~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.298      ; 7.635      ;
; -0.632 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a36~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.299      ; 7.635      ;
; -0.632 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a1~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.316      ; 7.652      ;
; -0.631 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a28~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.300      ; 7.635      ;
; -0.631 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a23~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.280      ; 7.615      ;
; -0.621 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a38~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.283      ; 7.608      ;
; -0.620 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_OTERM2220 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a20~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.297      ; 7.621      ;
; -0.615 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entry_1[61]                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[3]                                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.090     ; 7.073      ;
; -0.613 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.315      ; 7.632      ;
; -0.612 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a32~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.250      ; 7.566      ;
; -0.605 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                    ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[9]_NEW1339_OTERM2445 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.440      ; 7.709      ;
; -0.604 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_OTERM2220 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a47~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.280      ; 7.588      ;
; -0.603 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                    ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[9]_NEW1339_OTERM2445 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.440      ; 7.707      ;
; -0.600 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg            ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a26~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.278      ; 7.582      ;
; -0.599 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a7~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.240      ; 7.543      ;
; -0.597 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a5~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.302      ; 7.603      ;
; -0.595 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a31~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.285      ; 7.584      ;
; -0.594 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a14~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.302      ; 7.600      ;
; -0.594 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a40~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.281      ; 7.579      ;
; -0.593 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a30~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.316      ; 7.613      ;
; -0.591 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a46~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.299      ; 7.594      ;
; -0.590 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a13~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.285      ; 7.579      ;
; -0.590 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                                   ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|Add3~18_OTERM473                       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.397      ; 7.651      ;
; -0.589 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a44~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.243      ; 7.536      ;
; -0.588 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a45~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.285      ; 7.577      ;
; -0.586 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a2~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.284      ; 7.574      ;
; -0.585 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_OTERM2220 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a11~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.283      ; 7.572      ;
; -0.585 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg            ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a35~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.299      ; 7.588      ;
; -0.580 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a15~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.258      ; 7.542      ;
; -0.576 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a27~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.299      ; 7.579      ;
; -0.575 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a49~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.301      ; 7.580      ;
; -0.573 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg            ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a16~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.294      ; 7.571      ;
; -0.572 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a1~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.316      ; 7.592      ;
; -0.571 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[10]                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.051     ; 7.184      ;
; -0.571 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a42~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.316      ; 7.591      ;
; -0.570 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a1~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.316      ; 7.590      ;
; -0.568 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a43~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.299      ; 7.571      ;
; -0.566 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a36~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.299      ; 7.569      ;
; -0.565 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a28~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.300      ; 7.569      ;
; -0.563 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a9~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.315      ; 7.582      ;
; -0.563 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entry_1[61]                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[4]                                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.090     ; 7.021      ;
; -0.562 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_OTERM2220 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a22~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.296      ; 7.562      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                     ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 14.376 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.900     ; 0.724      ;
; 14.414 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.900     ; 0.686      ;
; 14.414 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.900     ; 0.686      ;
; 14.414 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.900     ; 0.686      ;
; 14.414 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.900     ; 0.686      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_50_1'                                                                                                                ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.681 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 3.220      ;
; 16.681 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 3.220      ;
; 16.729 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 3.172      ;
; 16.811 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 3.090      ;
; 16.813 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 3.088      ;
; 16.813 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 3.088      ;
; 16.815 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 3.086      ;
; 16.816 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 3.085      ;
; 16.835 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 3.066      ;
; 16.856 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 3.045      ;
; 16.861 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 3.040      ;
; 16.880 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 3.021      ;
; 16.943 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.958      ;
; 16.945 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.956      ;
; 16.945 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.956      ;
; 16.947 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.954      ;
; 16.948 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.953      ;
; 16.967 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.934      ;
; 16.988 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.913      ;
; 16.988 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.913      ;
; 16.993 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.908      ;
; 17.007 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.894      ;
; 17.012 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.889      ;
; 17.075 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.826      ;
; 17.077 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.824      ;
; 17.077 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.824      ;
; 17.078 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.823      ;
; 17.079 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.822      ;
; 17.080 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.821      ;
; 17.098 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.803      ;
; 17.099 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.802      ;
; 17.120 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.781      ;
; 17.120 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.781      ;
; 17.124 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.777      ;
; 17.125 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.776      ;
; 17.139 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.762      ;
; 17.139 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.762      ;
; 17.144 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.757      ;
; 17.207 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.694      ;
; 17.209 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.692      ;
; 17.209 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.692      ;
; 17.210 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.691      ;
; 17.210 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.691      ;
; 17.211 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.690      ;
; 17.212 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.689      ;
; 17.230 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.671      ;
; 17.230 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.671      ;
; 17.231 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.670      ;
; 17.252 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.649      ;
; 17.252 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.649      ;
; 17.256 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.645      ;
; 17.256 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.645      ;
; 17.257 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.644      ;
; 17.271 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.630      ;
; 17.271 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.630      ;
; 17.275 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.626      ;
; 17.276 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.625      ;
; 17.339 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.562      ;
; 17.341 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.560      ;
; 17.341 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[14] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.560      ;
; 17.342 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.559      ;
; 17.342 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.559      ;
; 17.342 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.559      ;
; 17.343 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.558      ;
; 17.344 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.557      ;
; 17.362 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.539      ;
; 17.362 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.539      ;
; 17.363 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.538      ;
; 17.363 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.538      ;
; 17.384 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.517      ;
; 17.384 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.517      ;
; 17.388 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.513      ;
; 17.388 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.513      ;
; 17.389 ; heart_beat:heart_beat_clk50|cnt[12] ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.512      ;
; 17.389 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.512      ;
; 17.403 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.498      ;
; 17.403 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.498      ;
; 17.407 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.494      ;
; 17.407 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.494      ;
; 17.408 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.493      ;
; 17.471 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[14] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.430      ;
; 17.473 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[13] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.428      ;
; 17.474 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.427      ;
; 17.474 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.427      ;
; 17.474 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.427      ;
; 17.475 ; heart_beat:heart_beat_clk50|cnt[11] ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.426      ;
; 17.475 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.426      ;
; 17.476 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.425      ;
; 17.480 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[12] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.090     ; 2.428      ;
; 17.494 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.407      ;
; 17.494 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.407      ;
; 17.495 ; heart_beat:heart_beat_clk50|cnt[11] ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.406      ;
; 17.495 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.406      ;
; 17.495 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[14] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.406      ;
; 17.516 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.385      ;
; 17.516 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.385      ;
; 17.520 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.381      ;
; 17.520 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.381      ;
; 17.521 ; heart_beat:heart_beat_clk50|cnt[12] ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.380      ;
; 17.521 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[13] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 2.380      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_qsys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                     ; To Node                                                                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 29.656 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.356     ; 9.986      ;
; 29.934 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.348     ; 9.716      ;
; 29.970 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.352     ; 9.676      ;
; 30.070 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.355     ; 9.573      ;
; 30.089 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.347     ; 9.562      ;
; 30.117 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                    ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.076     ; 9.805      ;
; 30.120 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.363     ; 9.515      ;
; 30.241 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.074     ; 9.683      ;
; 30.253 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                    ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.076     ; 9.669      ;
; 30.275 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.362     ; 9.361      ;
; 30.358 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.351     ; 9.289      ;
; 30.373 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                    ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.077     ; 9.548      ;
; 30.384 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.344     ; 9.270      ;
; 30.390 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.076     ; 9.532      ;
; 30.409 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.074     ; 9.515      ;
; 30.435 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.076     ; 9.487      ;
; 30.485 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.074     ; 9.439      ;
; 30.497 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.075     ; 9.426      ;
; 30.509 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                    ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.077     ; 9.412      ;
; 30.581 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.356     ; 9.061      ;
; 30.646 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.077     ; 9.275      ;
; 30.665 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.075     ; 9.258      ;
; 30.675 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.074     ; 9.249      ;
; 30.691 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.077     ; 9.230      ;
; 30.731 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.077     ; 9.190      ;
; 30.741 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.075     ; 9.182      ;
; 30.764 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.343     ; 8.891      ;
; 30.805 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.077     ; 9.116      ;
; 30.826 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.361     ; 8.811      ;
; 30.835 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.077     ; 9.086      ;
; 30.843 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.076     ; 9.079      ;
; 30.859 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.348     ; 8.791      ;
; 30.869 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.355     ; 8.774      ;
; 30.870 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.355     ; 8.773      ;
; 30.889 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                    ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.077     ; 9.032      ;
; 30.895 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.352     ; 8.751      ;
; 30.916 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                    ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.076     ; 9.006      ;
; 30.917 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                    ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.076     ; 9.005      ;
; 30.925 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.347     ; 8.726      ;
; 30.929 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.347     ; 8.722      ;
; 30.931 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.075     ; 8.992      ;
; 30.939 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.079     ; 8.980      ;
; 30.950 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.079     ; 8.969      ;
; 30.954 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.083     ; 8.961      ;
; 30.988 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.348     ; 8.662      ;
; 31.007 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.076     ; 8.915      ;
; 31.013 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.075     ; 8.910      ;
; 31.025 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                    ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.077     ; 8.896      ;
; 31.037 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.076     ; 8.885      ;
; 31.040 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.074     ; 8.884      ;
; 31.041 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.074     ; 8.883      ;
; 31.045 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.363     ; 8.590      ;
; 31.052 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                    ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.076     ; 8.870      ;
; 31.053 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                    ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.076     ; 8.869      ;
; 31.066 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 8.850      ;
; 31.083 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.083     ; 8.832      ;
; 31.111 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.362     ; 8.525      ;
; 31.115 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.362     ; 8.521      ;
; 31.125 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.077     ; 8.796      ;
; 31.129 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.079     ; 8.790      ;
; 31.157 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.080     ; 8.761      ;
; 31.162 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.077     ; 8.759      ;
; 31.181 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 8.735      ;
; 31.181 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.075     ; 8.742      ;
; 31.183 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.351     ; 8.464      ;
; 31.184 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.351     ; 8.463      ;
; 31.189 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.076     ; 8.733      ;
; 31.190 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.076     ; 8.732      ;
; 31.195 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.080     ; 8.723      ;
; 31.206 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.080     ; 8.712      ;
; 31.207 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.077     ; 8.714      ;
; 31.208 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.074     ; 8.716      ;
; 31.209 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.360     ; 8.429      ;
; 31.209 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.074     ; 8.715      ;
; 31.234 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.076     ; 8.688      ;
; 31.235 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.076     ; 8.687      ;
; 31.249 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.079     ; 8.670      ;
; 31.257 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.075     ; 8.666      ;
; 31.269 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.079     ; 8.650      ;
; 31.284 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.074     ; 8.640      ;
; 31.285 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.082     ; 8.631      ;
; 31.285 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.074     ; 8.639      ;
; 31.309 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.344     ; 8.345      ;
; 31.344 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.076     ; 8.578      ;
; 31.378 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.365     ; 8.255      ;
; 31.385 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.080     ; 8.533      ;
; 31.388 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.347     ; 8.263      ;
; 31.388 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]                                                                    ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.085     ; 8.525      ;
; 31.407 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                    ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.085     ; 8.506      ;
; 31.414 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.083     ; 8.501      ;
; 31.437 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.083     ; 8.478      ;
; 31.447 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.075     ; 8.476      ;
; 31.453 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.339     ; 8.206      ;
; 31.474 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.074     ; 8.450      ;
; 31.475 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.074     ; 8.449      ;
; 31.505 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.080     ; 8.413      ;
; 31.547 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.356     ; 8.095      ;
; 31.577 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[0]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.080     ; 8.341      ;
; 31.597 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.343     ; 8.058      ;
; 31.598 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.343     ; 8.057      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'vga_clk'                                                                                                                                       ;
+--------+------------------------------------------------------------------+----------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node  ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+----------+--------------------------------+-------------+--------------+------------+------------+
; 34.802 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[18] ; VGA_R[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.497     ; 6.611      ;
; 34.866 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[3]  ; VGA_B[3] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.494     ; 6.550      ;
; 34.963 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[6]  ; VGA_B[6] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.491     ; 6.456      ;
; 35.022 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[10] ; VGA_G[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.494     ; 6.394      ;
; 35.057 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[0]  ; VGA_B[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.494     ; 6.359      ;
; 35.058 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[12] ; VGA_G[4] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.507     ; 6.345      ;
; 35.058 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[5]  ; VGA_B[5] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.494     ; 6.358      ;
; 35.073 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[7]  ; VGA_B[7] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.494     ; 6.343      ;
; 35.101 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[21] ; VGA_R[5] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.491     ; 6.318      ;
; 35.102 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[1]  ; VGA_B[1] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.497     ; 6.311      ;
; 35.125 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[2]  ; VGA_B[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.494     ; 6.291      ;
; 35.131 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[19] ; VGA_R[3] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.497     ; 6.282      ;
; 35.134 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[20] ; VGA_R[4] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.494     ; 6.282      ;
; 35.137 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[15] ; VGA_G[7] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.494     ; 6.279      ;
; 35.140 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[8]  ; VGA_G[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.497     ; 6.273      ;
; 35.144 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[4]  ; VGA_B[4] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.497     ; 6.269      ;
; 35.145 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[16] ; VGA_R[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.494     ; 6.271      ;
; 35.153 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[13] ; VGA_G[5] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.491     ; 6.266      ;
; 35.160 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[11] ; VGA_G[3] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.494     ; 6.256      ;
; 35.163 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[14] ; VGA_G[6] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.497     ; 6.250      ;
; 35.166 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[23] ; VGA_R[7] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.491     ; 6.253      ;
; 35.192 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[22] ; VGA_R[6] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.494     ; 6.224      ;
; 35.195 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[17] ; VGA_R[1] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.507     ; 6.208      ;
; 35.238 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[9]  ; VGA_G[1] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.494     ; 6.178      ;
+--------+------------------------------------------------------------------+----------+--------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                        ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.216 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[27]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 0.906      ;
; 0.217 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[11]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 0.907      ;
; 0.220 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[60]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 0.910      ;
; 0.221 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[43]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 0.911      ;
; 0.222 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[28]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 0.912      ;
; 0.223 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 0.914      ;
; 0.226 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[59]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 0.916      ;
; 0.239 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[47]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 0.929      ;
; 0.240 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[29]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 0.930      ;
; 0.240 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[63]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 0.930      ;
; 0.244 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[42]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 0.934      ;
; 0.245 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[26]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 0.935      ;
; 0.293 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 0.982      ;
; 0.294 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 0.985      ;
; 0.297 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[17]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 0.981      ;
; 0.299 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[0]                                                                                ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 0.984      ;
; 0.300 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[34]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 0.991      ;
; 0.302 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[88]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 0.987      ;
; 0.302 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[39]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 0.991      ;
; 0.303 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 0.994      ;
; 0.303 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 0.992      ;
; 0.303 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 0.994      ;
; 0.305 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 0.989      ;
; 0.306 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[78]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.455      ; 0.983      ;
; 0.307 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[73]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 0.988      ;
; 0.308 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[27]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 0.980      ;
; 0.308 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                           ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 0.999      ;
; 0.310 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[94]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 1.001      ;
; 0.310 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 0.996      ;
; 0.312 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[18]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 0.993      ;
; 0.312 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[8]                                                                                ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 0.984      ;
; 0.312 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a0~porta_bytena_reg0             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.455      ; 0.989      ;
; 0.312 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                           ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 0.996      ;
; 0.313 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[24]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 0.994      ;
; 0.313 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[43]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 1.002      ;
; 0.313 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 0.997      ;
; 0.314 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 1.005      ;
; 0.314 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]                         ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.458      ; 0.994      ;
; 0.314 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[35]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 1.003      ;
; 0.315 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[55]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 0.996      ;
; 0.315 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[1]                                                                                ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.000      ;
; 0.315 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 1.006      ;
; 0.315 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.000      ;
; 0.316 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[76]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.000      ;
; 0.316 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.000      ;
; 0.316 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 1.007      ;
; 0.318 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.002      ;
; 0.319 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[19]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 0.988      ;
; 0.319 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[47]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 1.008      ;
; 0.320 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[23]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 1.001      ;
; 0.320 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[66]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.005      ;
; 0.320 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[18]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.004      ;
; 0.321 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 1.007      ;
; 0.321 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.005      ;
; 0.321 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.005      ;
; 0.321 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 1.012      ;
; 0.322 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[21]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 0.991      ;
; 0.322 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[2]                                                                                ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 1.011      ;
; 0.323 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[81]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.008      ;
; 0.323 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[25]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.007      ;
; 0.323 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 1.012      ;
; 0.323 ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|write_address[2]                                                                                                                     ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a40~porta_address_reg0                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.439      ; 0.984      ;
; 0.324 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.458      ; 1.004      ;
; 0.324 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 1.015      ;
; 0.325 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 0.993      ;
; 0.326 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[64]                                       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram|ram_block1a0~porta_datain_reg0     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 0.995      ;
; 0.326 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[5]                                                                                ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 0.998      ;
; 0.326 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[22]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.010      ;
; 0.326 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                           ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 1.015      ;
; 0.326 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[56]                                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ram_block1a1~porta_datain_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 0.999      ;
; 0.327 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.012      ;
; 0.328 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[11]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.000      ;
; 0.328 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[31]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.000      ;
; 0.328 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[54]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.465      ; 1.015      ;
; 0.329 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[4]                                                                                ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 1.018      ;
; 0.329 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[48]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 1.018      ;
; 0.329 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.458      ; 1.009      ;
; 0.330 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[13]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.015      ;
; 0.331 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[46]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 1.020      ;
; 0.331 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[75]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.015      ;
; 0.332 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.003      ;
; 0.332 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[69]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.017      ;
; 0.332 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[30]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.004      ;
; 0.332 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a0~porta_bytena_reg0             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.455      ; 1.009      ;
; 0.332 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 1.023      ;
; 0.332 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.466      ; 1.020      ;
; 0.333 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[22]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 1.014      ;
; 0.333 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                           ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.017      ;
; 0.333 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.018      ;
; 0.333 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[74]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.017      ;
; 0.333 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[69]                                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ram_block1a1~porta_datain_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 1.006      ;
; 0.334 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[14]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.019      ;
; 0.334 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_address_reg0                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.470      ; 1.026      ;
; 0.335 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[44]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 1.024      ;
; 0.335 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 1.026      ;
; 0.335 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.020      ;
; 0.335 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[79]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.019      ;
; 0.336 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[75]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.466      ; 1.024      ;
; 0.337 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[95]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 1.028      ;
; 0.337 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[36]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 1.026      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_qsys|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                                                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.296 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][12]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 0.979      ;
; 0.299 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][25]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 0.981      ;
; 0.302 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][29]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 0.984      ;
; 0.304 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][21]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a8~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 0.987      ;
; 0.306 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][10]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 0.989      ;
; 0.308 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][11]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 0.991      ;
; 0.312 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[10]                                                                                                                                                                                                           ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a23~porta_datain_reg0                      ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.458      ; 0.992      ;
; 0.313 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_1r|hr[0][2]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a32~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 0.988      ;
; 0.315 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][23]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 0.997      ;
; 0.321 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][28]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.448      ; 0.991      ;
; 0.323 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_1r|hr[0][25]                                                                                                                                                                                                                             ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a32~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 0.998      ;
; 0.324 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][31]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.448      ; 0.994      ;
; 0.324 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][14]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a8~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 1.007      ;
; 0.325 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][26]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 1.007      ;
; 0.325 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][15]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a8~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 1.008      ;
; 0.325 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][9]                                                                                                                                                                                                                               ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 0.996      ;
; 0.325 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][8]                                                                                                                                                                                                                               ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.458      ; 1.005      ;
; 0.327 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[6]                                                                                                                                                                                                            ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a23~porta_datain_reg0                      ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.458      ; 1.007      ;
; 0.327 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[7]                                                                                                                                                                                                            ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a23~porta_datain_reg0                      ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.458      ; 1.007      ;
; 0.332 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][24]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 1.014      ;
; 0.332 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][7]                                                                                                                                                                                                                               ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 1.015      ;
; 0.336 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][6]                                                                                                                                                                                                                               ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.458      ; 1.016      ;
; 0.336 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][5]                                                                                                                                                                                                                               ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 1.007      ;
; 0.338 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_1r|hr[0][0]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a32~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 1.014      ;
; 0.338 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[12]                                                                                                                                                                                                           ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a0~porta_datain_reg0                       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 1.007      ;
; 0.338 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[1] ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a9~porta_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 1.010      ;
; 0.339 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_1r|hr[0][1]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a32~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 1.015      ;
; 0.340 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[6]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 1.007      ;
; 0.340 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[9]                                                                                                                                                                                                            ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a23~porta_datain_reg0                      ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.458      ; 1.020      ;
; 0.342 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[4]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 1.009      ;
; 0.343 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_1r|hr[0][31]                                                                                                                                                                                                                             ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a32~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 1.018      ;
; 0.347 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[5]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 1.014      ;
; 0.350 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[5]                                                                                                                                                                                                                                                                 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                                       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 1.031      ;
; 0.352 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[1]                                                                                                                                                                                                                                                                 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                                       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 1.033      ;
; 0.353 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][18]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a8~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.425      ; 1.000      ;
; 0.354 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][27]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.448      ; 1.024      ;
; 0.354 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[0]                      ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a23~porta_address_reg0                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 1.037      ;
; 0.355 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[6] ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a9~porta_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 1.027      ;
; 0.356 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][30]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 1.018      ;
; 0.356 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][22]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a8~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 1.039      ;
; 0.356 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_1r|hr[0][17]                                                                                                                                                                                                                             ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a44~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.455      ; 1.033      ;
; 0.357 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][0]                                                                                                                                                                                                                               ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a26~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 1.010      ;
; 0.357 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[0] ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.467      ; 1.046      ;
; 0.359 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[0]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 1.026      ;
; 0.359 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[10]                                                                                                                                                                                                                                                                ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                                       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 1.040      ;
; 0.360 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|wrptr_g[5]                                                                                                                                                                              ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~porta_address_reg0                                                                                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 1.027      ;
; 0.361 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[8]                                                                                                                                                                                                            ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a23~porta_datain_reg0                      ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.458      ; 1.041      ;
; 0.361 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|wrptr_g[3]                                                                                                                                                                              ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~porta_address_reg0                                                                                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 1.028      ;
; 0.362 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][17]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a8~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.425      ; 1.009      ;
; 0.362 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[8]                                                                                                                                                                                                                                                                 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                                       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 1.043      ;
; 0.363 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][13]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.466      ; 1.051      ;
; 0.364 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[3]                                                                                                                                                                                                                                                                 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                                       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 1.045      ;
; 0.364 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[11]                                                                                                                                                                                                           ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a23~porta_datain_reg0                      ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.458      ; 1.044      ;
; 0.364 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[1] ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a0~porta_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.467      ; 1.053      ;
; 0.366 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[2]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 1.033      ;
; 0.366 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[7]                                                                                                                                                                                                                                                                 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                                       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 1.047      ;
; 0.366 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|wrptr_g[1]                                                                                                                                                                              ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~porta_address_reg0                                                                                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 1.033      ;
; 0.367 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_1r|hr[0][26]                                                                                                                                                                                                                             ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a32~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 1.039      ;
; 0.367 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[4]                                                                                                                                                                                                                                                                 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                                       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 1.048      ;
; 0.368 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][3]                                                                                                                                                                                                                               ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a26~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 1.021      ;
; 0.368 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[0]                                                                                                                                                                                                                                                                 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                                                                                                       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 1.049      ;
; 0.369 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][16]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a8~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.448      ; 1.039      ;
; 0.369 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][1]                                                                                                                                                                                                                               ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a26~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 1.022      ;
; 0.369 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[0]                                                                                                                                                                                                                                                                 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                                       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 1.050      ;
; 0.373 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]                                                                                                                         ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.110      ; 0.669      ;
; 0.373 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[14]                                                                                                                    ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[14]                                                                                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.110      ; 0.669      ;
; 0.373 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[15]                                                                                                                    ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[15]                                                                                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.110      ; 0.669      ;
; 0.374 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[6]                                                                                                                          ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[6]                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[8]                                                                                                                          ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[8]                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[9]                                                                                                                          ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[9]                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[11]                                                                                                                         ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[11]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[14]                                                                                                                         ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[14]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[0]                                                                                                                         ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[0]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|register:r_11|r[30]                                                                                                                                                                                                                                ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|register:r_11|r[30]                                                                                                                                                                                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[1]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 1.041      ;
; 0.374 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_write:video_dma_write|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[26]                                                                                                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_write:video_dma_write|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[26]                                                                                                                                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 0.669      ;
; 0.375 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[3]                                                                                                                                                         ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[3]                                                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[4]                                                                                                                                                         ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[5]                                                                                                                                                         ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[7]                                                                                                                                                         ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[31]                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[31]                                                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                                                                                                                                         ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                      ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|s_dma_to_stream.STATE_2_READ_BUFFER                                                                                                                                                                          ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|s_dma_to_stream.STATE_2_READ_BUFFER                                                                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[3]                                                                                                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[3]                                                                                                                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[1]                                                                                                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[1]                                                                                                                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[2]                                                                                                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[2]                                                                                                                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[11]                                                                                                                                                                                                                                                                ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[11]                                                                                                                                                                                                                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_eop                                                                                                                                                                                                                        ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_eop                                                                                                                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_sop                                                                                                                                                                                                                        ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_sop                                                                                                                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                      ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|use_reg                                                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|count[0]                                                                                                                                                                          ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|count[0]                                                                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_qsys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                            ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.376 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a11                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a11                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a10                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a10                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a9                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a9                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a8                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a8                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a7                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a7                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a6                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a6                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 0.669      ;
; 0.392 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.INSERT_ANC                                                                            ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.INSERT_ANC                                                                            ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                             ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.SYNCHED                                                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.SYNCHED                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                        ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]                                                                                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.393 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[0]                                                                                                                              ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[0]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a0                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a0                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a1                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a1                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a5                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a5                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a4                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a4                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a12                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a12                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a14                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a14                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a13                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a13                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a2                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a2                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a3                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a3                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.398 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[0]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[0]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.674      ;
; 0.401 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[8]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[8]  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 0.694      ;
; 0.417 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[1]                                                                                                                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_reg                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg                                                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.693      ;
; 0.418 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[1]                                                                                                                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_reg                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.694      ;
; 0.421 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[10]                                              ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[10]                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.697      ;
; 0.427 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|parity6                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a1                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.703      ;
; 0.428 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|parity6                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a0                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.704      ;
; 0.431 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_pipeline[0]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.707      ;
; 0.434 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[9]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[9]                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.711      ;
; 0.445 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a3                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.376      ; 1.043      ;
; 0.452 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a14                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|sub_parity7a[3]                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.728      ;
; 0.452 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a14                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|addr_store_b[0]                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.728      ;
; 0.460 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a13                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[13]                                                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.736      ;
; 0.461 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a14                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[14]                                                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.737      ;
; 0.468 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a12                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a14                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.744      ;
; 0.468 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a12                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a13                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.744      ;
; 0.486 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a4                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.376      ; 1.084      ;
; 0.522 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|out_address_reg_b[0]                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[0]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.799      ;
; 0.527 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|out_address_reg_b[0]                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[3]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.804      ;
; 0.532 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|out_address_reg_b[0]                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[2]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.809      ;
; 0.533 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|out_address_reg_b[0]                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[7]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.810      ;
; 0.535 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|sub_parity7a[1]                  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|parity6                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.811      ;
; 0.535 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[0]                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[0]                                ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.811      ;
; 0.536 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|out_address_reg_b[0]                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[20]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.813      ;
; 0.549 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|addr_store_b[0]                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|address_reg_b[0]                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.825      ;
; 0.556 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a5                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.832      ;
; 0.563 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[14]                                                  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[11]                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.839      ;
; 0.564 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[5]                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[4]                                ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.840      ;
; 0.567 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[14]                                                  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[12]                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.843      ;
; 0.570 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[0]                                                                                                                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[1]                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 0.849      ;
; 0.570 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[7]                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[5]                                ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.846      ;
; 0.570 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[7]                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[7]                                ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.846      ;
; 0.570 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[13] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[13]                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.846      ;
; 0.572 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[10]                                                  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[9]                                ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.848      ;
; 0.575 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[10]                                                  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[10]                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.851      ;
; 0.577 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[11] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[11] ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 0.870      ;
; 0.581 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a1                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.857      ;
; 0.584 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_valid                                                                                                                             ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.861      ;
; 0.585 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[11] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[11]                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 0.878      ;
; 0.588 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[5]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[5]  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 0.863      ;
; 0.588 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_pipeline[0]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.864      ;
; 0.590 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[3]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[3]  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 0.865      ;
; 0.591 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[0]                                                                                                                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[1]                                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.868      ;
; 0.592 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a0                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[0]                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.868      ;
; 0.592 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[4]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[4]  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.868      ;
; 0.593 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync0[0]                                                                                        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync1[0]                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 0.868      ;
; 0.593 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[2]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[2]                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.869      ;
; 0.593 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe14a[0]                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0]                                ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.870      ;
; 0.594 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[4]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[4]                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.870      ;
; 0.597 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[8]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[8]                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 0.890      ;
; 0.599 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[7]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[7]                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.875      ;
; 0.601 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a4                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.877      ;
; 0.605 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[10] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[10]                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.881      ;
; 0.606 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[1]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[1]                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.882      ;
; 0.606 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[5]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[5]                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.882      ;
; 0.614 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a2                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a3                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.890      ;
; 0.623 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a3                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.899      ;
; 0.632 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[6]                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[5]                                ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 0.908      ;
; 0.633 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 0.910      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_50_1'                                                                                                                ;
+-------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.398 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[0]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.674      ;
; 0.429 ; heart_beat:heart_beat_clk50|cnt[25] ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.705      ;
; 0.628 ; heart_beat:heart_beat_clk50|cnt[12] ; heart_beat:heart_beat_clk50|cnt[12] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.904      ;
; 0.629 ; heart_beat:heart_beat_clk50|cnt[16] ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.905      ;
; 0.629 ; heart_beat:heart_beat_clk50|cnt[14] ; heart_beat:heart_beat_clk50|cnt[14] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.905      ;
; 0.629 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[10] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.905      ;
; 0.629 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[8]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.905      ;
; 0.629 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[6]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.905      ;
; 0.629 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[4]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.905      ;
; 0.629 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[2]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.905      ;
; 0.630 ; heart_beat:heart_beat_clk50|cnt[24] ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.906      ;
; 0.630 ; heart_beat:heart_beat_clk50|cnt[22] ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.906      ;
; 0.630 ; heart_beat:heart_beat_clk50|cnt[20] ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.906      ;
; 0.630 ; heart_beat:heart_beat_clk50|cnt[18] ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.906      ;
; 0.631 ; heart_beat:heart_beat_clk50|cnt[13] ; heart_beat:heart_beat_clk50|cnt[13] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.907      ;
; 0.631 ; heart_beat:heart_beat_clk50|cnt[11] ; heart_beat:heart_beat_clk50|cnt[11] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.907      ;
; 0.632 ; heart_beat:heart_beat_clk50|cnt[19] ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.908      ;
; 0.632 ; heart_beat:heart_beat_clk50|cnt[15] ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.908      ;
; 0.632 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[9]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.908      ;
; 0.632 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[7]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.908      ;
; 0.632 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[5]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.908      ;
; 0.633 ; heart_beat:heart_beat_clk50|cnt[23] ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.909      ;
; 0.633 ; heart_beat:heart_beat_clk50|cnt[17] ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.909      ;
; 0.634 ; heart_beat:heart_beat_clk50|cnt[21] ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.910      ;
; 0.646 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[1]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.922      ;
; 0.781 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[3]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.057      ;
; 0.797 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[1]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.073      ;
; 0.946 ; heart_beat:heart_beat_clk50|cnt[14] ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.222      ;
; 0.946 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[7]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.222      ;
; 0.946 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[5]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.222      ;
; 0.947 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[11] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.223      ;
; 0.947 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[9]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.223      ;
; 0.947 ; heart_beat:heart_beat_clk50|cnt[22] ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.223      ;
; 0.947 ; heart_beat:heart_beat_clk50|cnt[16] ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.223      ;
; 0.947 ; heart_beat:heart_beat_clk50|cnt[20] ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.223      ;
; 0.947 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[3]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.223      ;
; 0.948 ; heart_beat:heart_beat_clk50|cnt[24] ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.224      ;
; 0.948 ; heart_beat:heart_beat_clk50|cnt[18] ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.224      ;
; 0.953 ; heart_beat:heart_beat_clk50|cnt[12] ; heart_beat:heart_beat_clk50|cnt[13] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.083      ; 1.222      ;
; 0.958 ; heart_beat:heart_beat_clk50|cnt[11] ; heart_beat:heart_beat_clk50|cnt[12] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.234      ;
; 0.958 ; heart_beat:heart_beat_clk50|cnt[13] ; heart_beat:heart_beat_clk50|cnt[14] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.234      ;
; 0.959 ; heart_beat:heart_beat_clk50|cnt[15] ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.235      ;
; 0.959 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[10] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.235      ;
; 0.959 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[8]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.235      ;
; 0.959 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[2]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.235      ;
; 0.959 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[6]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.235      ;
; 0.959 ; heart_beat:heart_beat_clk50|cnt[19] ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.235      ;
; 0.960 ; heart_beat:heart_beat_clk50|cnt[23] ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.236      ;
; 0.960 ; heart_beat:heart_beat_clk50|cnt[17] ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.236      ;
; 0.961 ; heart_beat:heart_beat_clk50|cnt[21] ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.237      ;
; 0.963 ; heart_beat:heart_beat_clk50|cnt[13] ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.239      ;
; 0.964 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[7]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.240      ;
; 0.964 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[11] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.240      ;
; 0.964 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[9]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.240      ;
; 0.964 ; heart_beat:heart_beat_clk50|cnt[15] ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.240      ;
; 0.964 ; heart_beat:heart_beat_clk50|cnt[19] ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.240      ;
; 0.964 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[3]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.240      ;
; 0.965 ; heart_beat:heart_beat_clk50|cnt[23] ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.241      ;
; 0.965 ; heart_beat:heart_beat_clk50|cnt[17] ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.241      ;
; 0.966 ; heart_beat:heart_beat_clk50|cnt[21] ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.242      ;
; 0.970 ; heart_beat:heart_beat_clk50|cnt[11] ; heart_beat:heart_beat_clk50|cnt[13] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.083      ; 1.239      ;
; 1.067 ; heart_beat:heart_beat_clk50|cnt[14] ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.343      ;
; 1.067 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[8]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.343      ;
; 1.067 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[6]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.343      ;
; 1.068 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[4]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.344      ;
; 1.068 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[12] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.344      ;
; 1.068 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[10] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.344      ;
; 1.068 ; heart_beat:heart_beat_clk50|cnt[22] ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.344      ;
; 1.068 ; heart_beat:heart_beat_clk50|cnt[16] ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.344      ;
; 1.068 ; heart_beat:heart_beat_clk50|cnt[20] ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.344      ;
; 1.069 ; heart_beat:heart_beat_clk50|cnt[18] ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.345      ;
; 1.072 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[7]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.348      ;
; 1.072 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[9]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.348      ;
; 1.072 ; heart_beat:heart_beat_clk50|cnt[14] ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.348      ;
; 1.073 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[5]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.349      ;
; 1.073 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[11] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.349      ;
; 1.073 ; heart_beat:heart_beat_clk50|cnt[22] ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.349      ;
; 1.073 ; heart_beat:heart_beat_clk50|cnt[16] ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.349      ;
; 1.073 ; heart_beat:heart_beat_clk50|cnt[20] ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.349      ;
; 1.074 ; heart_beat:heart_beat_clk50|cnt[12] ; heart_beat:heart_beat_clk50|cnt[14] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.083      ; 1.343      ;
; 1.074 ; heart_beat:heart_beat_clk50|cnt[18] ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.350      ;
; 1.079 ; heart_beat:heart_beat_clk50|cnt[12] ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.083      ; 1.348      ;
; 1.080 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[13] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.083      ; 1.349      ;
; 1.084 ; heart_beat:heart_beat_clk50|cnt[13] ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.360      ;
; 1.085 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[8]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.361      ;
; 1.085 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[4]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.361      ;
; 1.085 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[12] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.361      ;
; 1.085 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[10] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.361      ;
; 1.085 ; heart_beat:heart_beat_clk50|cnt[15] ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.361      ;
; 1.085 ; heart_beat:heart_beat_clk50|cnt[19] ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.361      ;
; 1.086 ; heart_beat:heart_beat_clk50|cnt[17] ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.362      ;
; 1.087 ; heart_beat:heart_beat_clk50|cnt[21] ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.363      ;
; 1.089 ; heart_beat:heart_beat_clk50|cnt[13] ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.365      ;
; 1.090 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[9]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.366      ;
; 1.090 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[5]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.366      ;
; 1.090 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[11] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.366      ;
; 1.090 ; heart_beat:heart_beat_clk50|cnt[15] ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.366      ;
; 1.090 ; heart_beat:heart_beat_clk50|cnt[19] ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.366      ;
; 1.091 ; heart_beat:heart_beat_clk50|cnt[11] ; heart_beat:heart_beat_clk50|cnt[14] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.083      ; 1.360      ;
; 1.091 ; heart_beat:heart_beat_clk50|cnt[17] ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 1.367      ;
+-------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'vga_clk'                                                                                                                                       ;
+-------+------------------------------------------------------------------+----------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node  ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+----------+--------------------------------+-------------+--------------+------------+------------+
; 3.757 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[9]  ; VGA_G[1] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.028      ; 5.845      ;
; 3.773 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[17] ; VGA_R[1] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.015      ; 5.848      ;
; 3.787 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[4]  ; VGA_B[4] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.024      ; 5.871      ;
; 3.812 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[11] ; VGA_G[3] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.028      ; 5.900      ;
; 3.838 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[23] ; VGA_R[7] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.030      ; 5.928      ;
; 3.859 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[14] ; VGA_G[6] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.024      ; 5.943      ;
; 3.865 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[19] ; VGA_R[3] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.024      ; 5.949      ;
; 3.907 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[22] ; VGA_R[6] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.028      ; 5.995      ;
; 3.910 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[13] ; VGA_G[5] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.030      ; 6.000      ;
; 3.913 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[20] ; VGA_R[4] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.028      ; 6.001      ;
; 3.915 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[2]  ; VGA_B[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.028      ; 6.003      ;
; 3.922 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[15] ; VGA_G[7] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.028      ; 6.010      ;
; 3.928 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[0]  ; VGA_B[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.028      ; 6.016      ;
; 3.930 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[1]  ; VGA_B[1] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.024      ; 6.014      ;
; 3.955 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[21] ; VGA_R[5] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.030      ; 6.045      ;
; 3.964 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[8]  ; VGA_G[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.024      ; 6.048      ;
; 3.976 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[16] ; VGA_R[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.028      ; 6.064      ;
; 3.982 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[12] ; VGA_G[4] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.015      ; 6.057      ;
; 3.986 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[7]  ; VGA_B[7] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.028      ; 6.074      ;
; 4.005 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[5]  ; VGA_B[5] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.028      ; 6.093      ;
; 4.066 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[6]  ; VGA_B[6] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.030      ; 6.156      ;
; 4.089 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[10] ; VGA_G[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.028      ; 6.177      ;
; 4.181 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[3]  ; VGA_B[3] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.028      ; 6.269      ;
; 4.232 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[18] ; VGA_R[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.024      ; 6.316      ;
+-------+------------------------------------------------------------------+----------+--------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                     ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 5.307 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.672     ; 0.635      ;
; 5.307 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.672     ; 0.635      ;
; 5.307 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.672     ; 0.635      ;
; 5.307 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.672     ; 0.635      ;
; 5.341 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.672     ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|altpll_qsys|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                             ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.920 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[8]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.202     ; 5.419      ;
; 0.920 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[21]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.211     ; 5.410      ;
; 0.920 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[20]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.211     ; 5.410      ;
; 0.920 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[14]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.211     ; 5.410      ;
; 0.920 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[13]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.211     ; 5.410      ;
; 0.920 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[12]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.202     ; 5.419      ;
; 0.921 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[19]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.213     ; 5.407      ;
; 0.921 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[18]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.213     ; 5.407      ;
; 0.921 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[17]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.213     ; 5.407      ;
; 0.921 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[16]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.215     ; 5.405      ;
; 0.921 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[31]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.214     ; 5.406      ;
; 0.921 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[30]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.214     ; 5.406      ;
; 0.921 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[29]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.214     ; 5.406      ;
; 0.922 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[7]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.195     ; 5.424      ;
; 0.922 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[6]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.195     ; 5.424      ;
; 0.922 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[5]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.195     ; 5.424      ;
; 0.922 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[4]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.195     ; 5.424      ;
; 0.922 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[3]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.195     ; 5.424      ;
; 0.922 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[2]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.195     ; 5.424      ;
; 0.922 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[23]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.199     ; 5.420      ;
; 0.922 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[22]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.199     ; 5.420      ;
; 0.922 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[15]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.195     ; 5.424      ;
; 0.922 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[11]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.216     ; 5.403      ;
; 0.922 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[10]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.216     ; 5.403      ;
; 0.922 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[9]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.218     ; 5.401      ;
; 0.922 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[27]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.199     ; 5.420      ;
; 0.922 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[26]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.218     ; 5.401      ;
; 0.922 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[25]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.196     ; 5.423      ;
; 0.922 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[24]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.216     ; 5.403      ;
; 0.923 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[1]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.201     ; 5.417      ;
; 0.923 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[0]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.201     ; 5.417      ;
; 0.923 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[28]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.200     ; 5.418      ;
; 1.003 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[8]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.100     ; 5.445      ;
; 1.003 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[12]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.100     ; 5.445      ;
; 1.003 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[13]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.109     ; 5.436      ;
; 1.003 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[14]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.109     ; 5.436      ;
; 1.003 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[20]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.109     ; 5.436      ;
; 1.003 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[21]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.109     ; 5.436      ;
; 1.003 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[2]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.100     ; 5.445      ;
; 1.003 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[3]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.100     ; 5.445      ;
; 1.004 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[16]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.113     ; 5.431      ;
; 1.004 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[17]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.111     ; 5.433      ;
; 1.004 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[18]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.111     ; 5.433      ;
; 1.004 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[19]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.111     ; 5.433      ;
; 1.004 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[29]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.112     ; 5.432      ;
; 1.004 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[30]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.112     ; 5.432      ;
; 1.004 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[31]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.112     ; 5.432      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[2]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.093     ; 5.450      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[3]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.093     ; 5.450      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[4]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.093     ; 5.450      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[5]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.093     ; 5.450      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[6]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.093     ; 5.450      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[7]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.093     ; 5.450      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[9]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.116     ; 5.427      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[10]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.114     ; 5.429      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[11]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.114     ; 5.429      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[15]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.093     ; 5.450      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[22]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.097     ; 5.446      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[23]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.097     ; 5.446      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[24]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.114     ; 5.429      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[25]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.094     ; 5.449      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[26]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.116     ; 5.427      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[27]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.097     ; 5.446      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_bank[0]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.102     ; 5.441      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_bank[1]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.093     ; 5.450      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_dqm[0]                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.095     ; 5.448      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_dqm[1]                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.093     ; 5.450      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_dqm[2]                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.089     ; 5.454      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_dqm[3]                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.116     ; 5.427      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[1]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.097     ; 5.446      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[6]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.093     ; 5.450      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[7]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.093     ; 5.450      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[8]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.116     ; 5.427      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[9]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.114     ; 5.429      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[10]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.104     ; 5.439      ;
; 1.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[12]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.095     ; 5.448      ;
; 1.006 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[0]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.099     ; 5.443      ;
; 1.006 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[1]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.099     ; 5.443      ;
; 1.006 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[28]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.098     ; 5.444      ;
; 1.006 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[0]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.098     ; 5.444      ;
; 1.006 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[11]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.099     ; 5.443      ;
; 1.010 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[4]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.071     ; 5.467      ;
; 1.010 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[5]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.071     ; 5.467      ;
; 1.035 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_valid       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.091     ; 5.538      ;
; 1.035 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[6]       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.091     ; 5.538      ;
; 1.035 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[7]       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.091     ; 5.538      ;
; 1.035 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[27] ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.091     ; 5.538      ;
; 1.035 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[0]  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.091     ; 5.538      ;
; 1.035 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[3]  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.091     ; 5.538      ;
; 1.035 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[5]  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.091     ; 5.538      ;
; 1.035 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[11] ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.091     ; 5.538      ;
; 1.165 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_8          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.100     ; 5.257      ;
; 1.165 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_12         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.100     ; 5.257      ;
; 1.165 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_13         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.109     ; 5.248      ;
; 1.165 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_14         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.109     ; 5.248      ;
; 1.165 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_20         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.109     ; 5.248      ;
; 1.165 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_21         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.109     ; 5.248      ;
; 1.166 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_31         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.112     ; 5.244      ;
; 1.166 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_16         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.113     ; 5.243      ;
; 1.166 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_17         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.111     ; 5.245      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|altpll_qsys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                                          ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 1.303  ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe14a[0]                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 6.670        ; -0.211     ; 5.154      ;
; 1.303  ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0]                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 6.670        ; -0.211     ; 5.154      ;
; 1.304  ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 6.670        ; -0.218     ; 5.146      ;
; 34.423 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[1]                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.132     ; 5.443      ;
; 34.447 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[3]                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.109     ; 5.442      ;
; 34.447 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.109     ; 5.442      ;
; 34.447 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.109     ; 5.442      ;
; 34.447 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[4]                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.109     ; 5.442      ;
; 34.447 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[5]                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.109     ; 5.442      ;
; 34.447 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.109     ; 5.442      ;
; 34.634 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.163      ; 5.451      ;
; 34.635 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.145      ; 5.432      ;
; 34.635 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.148      ; 5.435      ;
; 34.635 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.170      ; 5.457      ;
; 34.635 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.167      ; 5.454      ;
; 34.635 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.157      ; 5.444      ;
; 34.636 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.142      ; 5.428      ;
; 34.636 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.127      ; 5.413      ;
; 34.636 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.135      ; 5.421      ;
; 34.636 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.131      ; 5.417      ;
; 34.636 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.112      ; 5.398      ;
; 34.636 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.119      ; 5.405      ;
; 34.636 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.118      ; 5.404      ;
; 34.636 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.124      ; 5.410      ;
; 34.636 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.153      ; 5.439      ;
; 34.636 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.134      ; 5.420      ;
; 34.636 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.140      ; 5.426      ;
; 34.637 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.098      ; 5.383      ;
; 34.637 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.105      ; 5.390      ;
; 34.637 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.084      ; 5.369      ;
; 34.637 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.099      ; 5.384      ;
; 34.637 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.106      ; 5.391      ;
; 34.637 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.113      ; 5.398      ;
; 34.637 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.083      ; 5.368      ;
; 34.637 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.091      ; 5.376      ;
; 34.656 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.200      ; 5.466      ;
; 34.656 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.197      ; 5.463      ;
; 34.657 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.179      ; 5.444      ;
; 34.657 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.162      ; 5.427      ;
; 34.657 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.170      ; 5.435      ;
; 34.657 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.183      ; 5.448      ;
; 34.657 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.187      ; 5.452      ;
; 34.657 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.166      ; 5.431      ;
; 34.657 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.194      ; 5.459      ;
; 34.657 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.164      ; 5.429      ;
; 34.657 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.176      ; 5.441      ;
; 34.657 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.179      ; 5.444      ;
; 34.658 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.149      ; 5.413      ;
; 34.658 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.143      ; 5.407      ;
; 34.658 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.159      ; 5.423      ;
; 34.658 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.143      ; 5.407      ;
; 34.658 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.149      ; 5.413      ;
; 34.658 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.128      ; 5.392      ;
; 34.658 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.129      ; 5.393      ;
; 34.658 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.135      ; 5.399      ;
; 34.658 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.158      ; 5.422      ;
; 34.658 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.155      ; 5.419      ;
; 34.659 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.138      ; 5.401      ;
; 34.659 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.108      ; 5.371      ;
; 34.659 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.136      ; 5.399      ;
; 34.757 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.169      ; 5.450      ;
; 34.758 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.151      ; 5.431      ;
; 34.758 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.154      ; 5.434      ;
; 34.758 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.176      ; 5.456      ;
; 34.758 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.173      ; 5.453      ;
; 34.758 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.163      ; 5.443      ;
; 34.759 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.148      ; 5.427      ;
; 34.759 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.133      ; 5.412      ;
; 34.759 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.141      ; 5.420      ;
; 34.759 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.137      ; 5.416      ;
; 34.759 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.118      ; 5.397      ;
; 34.759 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.125      ; 5.404      ;
; 34.759 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.124      ; 5.403      ;
; 34.759 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.130      ; 5.409      ;
; 34.759 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.159      ; 5.438      ;
; 34.759 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.140      ; 5.419      ;
; 34.759 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.146      ; 5.425      ;
; 34.760 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.104      ; 5.382      ;
; 34.760 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.111      ; 5.389      ;
; 34.760 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.090      ; 5.368      ;
; 34.760 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.105      ; 5.383      ;
; 34.760 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.112      ; 5.390      ;
; 34.760 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.119      ; 5.397      ;
; 34.760 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.089      ; 5.367      ;
; 34.760 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.097      ; 5.375      ;
; 34.779 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.206      ; 5.465      ;
; 34.779 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.203      ; 5.462      ;
; 34.780 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.185      ; 5.443      ;
; 34.780 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.168      ; 5.426      ;
; 34.780 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.176      ; 5.434      ;
; 34.780 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.189      ; 5.447      ;
; 34.780 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.193      ; 5.451      ;
; 34.780 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.172      ; 5.430      ;
; 34.780 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.200      ; 5.458      ;
; 34.780 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.170      ; 5.428      ;
; 34.780 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.182      ; 5.440      ;
; 34.780 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.185      ; 5.443      ;
; 34.781 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.155      ; 5.412      ;
; 34.781 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.149      ; 5.406      ;
; 34.781 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.165      ; 5.422      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                 ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 3.670 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_dev_ctrl[17] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.128     ; 4.200      ;
; 3.670 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_dev_ctrl[16] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.128     ; 4.200      ;
; 3.670 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_dev_ctrl[23] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.128     ; 4.200      ;
; 3.670 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_dev_ctrl[20] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.128     ; 4.200      ;
; 3.673 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_dev_ctrl[19] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 4.196      ;
; 3.693 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 4.162      ;
; 3.693 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 4.162      ;
; 3.693 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 4.162      ;
; 3.693 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 4.162      ;
; 3.693 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 4.162      ;
; 3.693 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 4.162      ;
; 3.693 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 4.162      ;
; 3.693 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 4.162      ;
; 3.693 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 4.162      ;
; 3.693 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 4.162      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 4.175      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 4.175      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 4.175      ;
; 3.707 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.204     ; 4.087      ;
; 3.707 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 4.172      ;
; 3.707 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 4.172      ;
; 3.707 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 4.172      ;
; 3.707 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 4.172      ;
; 3.707 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 4.172      ;
; 3.707 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 4.172      ;
; 3.707 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 4.172      ;
; 3.707 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 4.172      ;
; 3.707 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 4.172      ;
; 3.707 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 4.172      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[147]                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 4.168      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[147]                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 4.168      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.169      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 4.168      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.169      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 4.168      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.169      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.169      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 4.168      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.169      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.169      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.169      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.169      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.169      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.169      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.169      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.169      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.169      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 4.168      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 4.168      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 4.168      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 4.168      ;
; 3.711 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.132     ; 4.155      ;
; 3.714 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.160     ; 4.124      ;
; 3.723 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_rsp_width_adapter|data_reg[19]                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.205     ; 4.070      ;
; 3.723 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_rsp_width_adapter|data_reg[3]                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.205     ; 4.070      ;
; 3.723 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_rsp_width_adapter|data_reg[18]                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.205     ; 4.070      ;
; 3.723 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_rsp_width_adapter|data_reg[17]                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.205     ; 4.070      ;
; 3.723 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_rsp_width_adapter|data_reg[30]                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.205     ; 4.070      ;
; 3.723 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_rsp_width_adapter|data_reg[29]                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.205     ; 4.070      ;
; 3.723 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_rsp_width_adapter|data_reg[28]                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.205     ; 4.070      ;
; 3.725 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|write_master:dma_write_master|write_burst_control:the_write_burst_control|burst_counter[0]                                                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 4.142      ;
; 3.725 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|write_master:dma_write_master|write_burst_control:the_write_burst_control|burst_counter[1]                                                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 4.142      ;
; 3.725 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|write_master:dma_write_master|write_burst_control:the_write_burst_control|burst_counter[2]                                                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 4.142      ;
; 3.725 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|write_master:dma_write_master|write_burst_control:the_write_burst_control|burst_counter[3]                                                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 4.142      ;
; 3.725 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|write_master:dma_write_master|write_burst_control:the_write_burst_control|burst_counter[4]                                                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 4.142      ;
; 3.726 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.147      ;
; 3.726 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 4.149      ;
; 3.726 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 4.149      ;
; 3.726 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.147      ;
; 3.726 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 4.149      ;
; 3.726 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 4.149      ;
; 3.726 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 4.149      ;
; 3.726 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.147      ;
; 3.726 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.147      ;
; 3.726 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 4.149      ;
; 3.726 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.147      ;
; 3.726 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.147      ;
; 3.726 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 4.149      ;
; 3.726 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.147      ;
; 3.726 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 4.149      ;
; 3.726 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 4.149      ;
; 3.727 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_cmd_width_adapter|p0_reg_address_field[2]                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 4.119      ;
; 3.727 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|read_master:dma_read_master|pending_reads_counter[9]                                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.146      ;
; 3.727 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_cmd_width_adapter|p0_reg_byte_cnt_field[2]                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 4.119      ;
; 3.728 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[145]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.150     ; 4.120      ;
; 3.728 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[144]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.150     ; 4.120      ;
; 3.728 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.150     ; 4.120      ;
; 3.728 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.150     ; 4.120      ;
; 3.728 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.150     ; 4.120      ;
; 3.728 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.150     ; 4.120      ;
; 3.728 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.150     ; 4.120      ;
; 3.728 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.150     ; 4.120      ;
; 3.728 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.150     ; 4.120      ;
; 3.728 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|wrreq_delaya[1]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 4.141      ;
; 3.728 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|empty_dff_OTERM455                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 4.141      ;
; 3.728 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|empty_dff_OTERM453_OTERM1537                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 4.141      ;
; 3.728 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|full_dff                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 4.141      ;
; 3.729 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[10]                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 4.154      ;
; 3.729 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[25]                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 4.154      ;
; 3.729 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[15]                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 4.154      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|altpll_qsys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                                            ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 1.029 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_reg                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 1.305      ;
; 1.029 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[1]                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 1.305      ;
; 1.029 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_reg                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 1.305      ;
; 1.029 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[1]                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 1.305      ;
; 1.505 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.INSERT_ANC                                                                            ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 1.786      ;
; 1.505 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 1.786      ;
; 1.505 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|start_of_ap                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 1.786      ;
; 1.505 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.SYNCHED                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 1.786      ;
; 1.505 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                        ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 1.786      ;
; 1.672 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 1.956      ;
; 1.672 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 1.956      ;
; 1.672 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0]                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 1.956      ;
; 1.674 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 1.958      ;
; 1.674 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 1.958      ;
; 1.674 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 1.958      ;
; 1.674 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|sync_lost                                                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 1.958      ;
; 1.674 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 1.958      ;
; 1.674 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_pipeline[0]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 1.958      ;
; 1.674 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 1.958      ;
; 1.674 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync1[0]                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.098      ; 1.958      ;
; 1.694 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[1]                                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 1.976      ;
; 1.694 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_SOP                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 1.976      ;
; 1.694 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 1.976      ;
; 1.694 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[0]                                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 1.976      ;
; 1.694 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|sop_reg                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 1.976      ;
; 1.695 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[1]                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 1.978      ;
; 1.695 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_valid                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 1.978      ;
; 1.695 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_3                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 1.978      ;
; 1.695 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 1.978      ;
; 1.695 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_2                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 1.978      ;
; 2.004 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.092      ; 2.282      ;
; 2.004 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.092      ; 2.282      ;
; 2.004 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[0]                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.092      ; 2.282      ;
; 2.091 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[12]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.103      ; 2.380      ;
; 2.091 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[17]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.103      ; 2.380      ;
; 2.119 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[1]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 2.398      ;
; 2.119 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[4]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 2.398      ;
; 2.119 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[8]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 2.398      ;
; 2.119 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[14]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 2.398      ;
; 2.119 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[18]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 2.398      ;
; 2.119 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[19]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 2.398      ;
; 2.119 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field[3]                                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 2.398      ;
; 2.119 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field[2]                                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 2.398      ;
; 2.204 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 2.474      ;
; 2.204 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 2.474      ;
; 2.204 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 2.474      ;
; 2.204 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 2.474      ;
; 2.204 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 2.474      ;
; 2.204 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 2.474      ;
; 2.204 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 2.474      ;
; 2.204 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 2.474      ;
; 2.208 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[0]                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 2.481      ;
; 2.208 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[0]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 2.481      ;
; 2.208 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 2.481      ;
; 2.208 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 2.481      ;
; 2.208 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 2.481      ;
; 2.208 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 2.481      ;
; 2.208 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 2.481      ;
; 2.227 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[6]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 2.500      ;
; 2.227 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[13]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 2.500      ;
; 2.227 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[21]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 2.500      ;
; 2.227 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[23]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 2.500      ;
; 2.232 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 2.508      ;
; 2.232 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 2.508      ;
; 2.232 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 2.508      ;
; 2.232 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 2.508      ;
; 2.242 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.510      ;
; 2.242 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.510      ;
; 2.242 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.510      ;
; 2.242 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 2.510      ;
; 2.385 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[15]                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 2.662      ;
; 2.385 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[14]                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 2.662      ;
; 2.385 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[13]                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 2.662      ;
; 2.385 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[12]                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 2.662      ;
; 2.385 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[11]                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 2.662      ;
; 2.385 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[10]                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 2.662      ;
; 2.385 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[9]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 2.662      ;
; 2.385 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[8]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 2.662      ;
; 2.385 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[7]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 2.662      ;
; 2.385 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[6]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 2.662      ;
; 2.385 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[5]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 2.662      ;
; 2.385 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[4]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 2.662      ;
; 2.385 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[3]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 2.662      ;
; 2.385 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[2]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 2.662      ;
; 2.385 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[1]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 2.662      ;
; 2.385 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[0]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 2.662      ;
; 2.430 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[0]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 2.706      ;
; 2.430 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[2]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 2.706      ;
; 2.430 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[3]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 2.706      ;
; 2.430 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[5]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 2.706      ;
; 2.430 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[7]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 2.706      ;
; 2.430 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[9]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 2.706      ;
; 2.430 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[10]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 2.706      ;
; 2.430 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[11]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 2.706      ;
; 2.430 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[15]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 2.706      ;
; 2.430 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[16]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 2.706      ;
; 2.430 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[20]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 2.706      ;
; 2.430 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[22]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 2.706      ;
; 3.957 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[10] ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.510      ; 4.653      ;
; 3.957 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[13] ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.510      ; 4.653      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                            ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 1.212 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.486      ;
; 1.212 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.486      ;
; 1.212 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.486      ;
; 1.212 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.486      ;
; 1.212 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.486      ;
; 1.212 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.486      ;
; 1.212 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.486      ;
; 1.212 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.486      ;
; 1.212 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.486      ;
; 1.212 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.486      ;
; 1.212 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.486      ;
; 1.212 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.486      ;
; 1.212 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.486      ;
; 1.212 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.486      ;
; 1.212 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.486      ;
; 1.235 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.509      ;
; 1.235 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.509      ;
; 1.235 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.509      ;
; 1.235 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.509      ;
; 1.235 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.509      ;
; 1.235 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.509      ;
; 1.235 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.509      ;
; 1.235 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.509      ;
; 1.235 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.509      ;
; 1.235 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.509      ;
; 1.235 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.509      ;
; 1.374 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.647      ;
; 1.374 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.647      ;
; 1.374 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.647      ;
; 1.374 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.647      ;
; 1.374 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.647      ;
; 1.374 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.647      ;
; 1.374 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.647      ;
; 1.374 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.647      ;
; 1.377 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.650      ;
; 1.377 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.650      ;
; 1.377 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.650      ;
; 1.377 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.650      ;
; 1.377 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.650      ;
; 1.422 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.686      ;
; 1.422 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.686      ;
; 1.422 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.686      ;
; 1.422 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.686      ;
; 1.422 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.686      ;
; 1.687 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.951      ;
; 1.687 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.951      ;
; 1.687 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.951      ;
; 2.033 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[2]                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 2.310      ;
; 2.033 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[0]                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 2.310      ;
; 2.033 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[1]                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 2.310      ;
; 2.033 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 2.310      ;
; 2.057 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.330      ;
; 2.057 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.330      ;
; 2.057 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[7]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.330      ;
; 2.057 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[6]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.330      ;
; 2.057 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[5]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.330      ;
; 2.057 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[4]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.330      ;
; 2.057 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[3]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.330      ;
; 2.057 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[2]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.330      ;
; 2.057 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[1]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.330      ;
; 2.057 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[0]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.330      ;
; 2.057 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_sent_pipe[0]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.330      ;
; 2.057 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|non_posted_hold                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.330      ;
; 2.079 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[12]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 2.356      ;
; 2.079 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[14]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 2.356      ;
; 2.079 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[13]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 2.356      ;
; 2.079 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[5]                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 2.356      ;
; 2.079 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[7]                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 2.356      ;
; 2.079 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[6]                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 2.356      ;
; 2.095 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[11]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.364      ;
; 2.095 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[4]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.364      ;
; 2.095 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[5]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.364      ;
; 2.095 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[6]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.364      ;
; 2.095 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[7]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.364      ;
; 2.095 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[8]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.364      ;
; 2.095 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[10]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.364      ;
; 2.095 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[9]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.364      ;
; 2.118 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[12]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 2.389      ;
; 2.118 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[13]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 2.389      ;
; 2.118 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[14]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 2.389      ;
; 2.118 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[31]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 2.389      ;
; 2.118 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[19]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 2.389      ;
; 2.118 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[26]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 2.389      ;
; 2.118 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[22]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 2.389      ;
; 2.158 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[4]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 2.415      ;
; 2.158 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[5]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 2.415      ;
; 2.158 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[6]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 2.415      ;
; 2.158 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[7]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 2.415      ;
; 2.158 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[8]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 2.415      ;
; 2.158 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[9]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 2.415      ;
; 2.158 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[1]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 2.415      ;
; 2.158 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[2]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 2.415      ;
; 2.158 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[11]                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 2.415      ;
; 2.158 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[3]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 2.415      ;
; 2.158 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[12]                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 2.415      ;
; 2.158 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[8]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 2.415      ;
; 2.158 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[10]                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 2.415      ;
; 2.158 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[0]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 2.415      ;
; 2.158 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_ena[0]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 2.415      ;
; 2.158 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[12]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 2.415      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|altpll_qsys|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 3.991 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[15]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.590      ; 4.767      ;
; 3.991 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[14]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.590      ; 4.767      ;
; 3.991 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.590      ; 4.767      ;
; 3.991 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid                                                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.590      ; 4.767      ;
; 3.991 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[0]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.589      ; 4.766      ;
; 3.991 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[3]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.590      ; 4.767      ;
; 3.991 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[4]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.589      ; 4.766      ;
; 3.991 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[5]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.589      ; 4.766      ;
; 3.991 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[9]_NEW1339_OTERM2445                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.590      ; 4.767      ;
; 4.000 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.559      ; 4.745      ;
; 4.000 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.559      ; 4.745      ;
; 4.000 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.559      ; 4.745      ;
; 4.000 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.559      ; 4.745      ;
; 4.000 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.559      ; 4.745      ;
; 4.000 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[144]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.559      ; 4.745      ;
; 4.000 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.559      ; 4.745      ;
; 4.000 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.559      ; 4.745      ;
; 4.000 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.559      ; 4.745      ;
; 4.000 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.559      ; 4.745      ;
; 4.000 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.559      ; 4.745      ;
; 4.000 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.559      ; 4.745      ;
; 4.001 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[1]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.579      ; 4.766      ;
; 4.001 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[8]_NEW1337_OTERM2443                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.579      ; 4.766      ;
; 4.001 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[10]_OTERM1611                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.579      ; 4.766      ;
; 4.002 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[6]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.579      ; 4.767      ;
; 4.002 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[6]~0_OTERM2204                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.579      ; 4.767      ;
; 4.002 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[8]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.579      ; 4.767      ;
; 4.002 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[8]~2_OTERM2507                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.579      ; 4.767      ;
; 4.004 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.553      ; 4.743      ;
; 4.004 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.553      ; 4.743      ;
; 4.004 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.553      ; 4.743      ;
; 4.004 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.548      ; 4.738      ;
; 4.004 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.553      ; 4.743      ;
; 4.005 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.548      ; 4.739      ;
; 4.017 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.546      ; 4.749      ;
; 4.017 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.546      ; 4.749      ;
; 4.017 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.546      ; 4.749      ;
; 4.017 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.546      ; 4.749      ;
; 4.017 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.546      ; 4.749      ;
; 4.018 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.528      ; 4.732      ;
; 4.018 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_eop                                                                                                                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.531      ; 4.735      ;
; 4.018 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|int_valid_reg                                                                                                                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.531      ; 4.735      ;
; 4.018 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_sop                                                                                                                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.531      ; 4.735      ;
; 4.018 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.528      ; 4.732      ;
; 4.019 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.553      ; 4.758      ;
; 4.019 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.553      ; 4.758      ;
; 4.019 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.553      ; 4.758      ;
; 4.019 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.553      ; 4.758      ;
; 4.019 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.553      ; 4.758      ;
; 4.019 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.553      ; 4.758      ;
; 4.019 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.553      ; 4.758      ;
; 4.019 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.553      ; 4.758      ;
; 4.019 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.545      ; 4.750      ;
; 4.019 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.545      ; 4.750      ;
; 4.019 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.545      ; 4.750      ;
; 4.019 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.545      ; 4.750      ;
; 4.019 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.545      ; 4.750      ;
; 4.019 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.545      ; 4.750      ;
; 4.022 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.531      ; 4.739      ;
; 4.022 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|count[0]                                                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.531      ; 4.739      ;
; 4.022 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|use_reg                                                                                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.531      ; 4.739      ;
; 4.022 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.531      ; 4.739      ;
; 4.022 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[24]                                                                                                                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.536      ; 4.744      ;
; 4.022 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[9]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.559      ; 4.767      ;
; 4.022 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[9]~3_OTERM2509                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.559      ; 4.767      ;
; 4.022 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[11]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.559      ; 4.767      ;
; 4.022 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[14]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.559      ; 4.767      ;
; 4.023 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.539      ; 4.748      ;
; 4.023 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[147]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.539      ; 4.748      ;
; 4.024 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.525      ; 4.735      ;
; 4.024 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[114]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.525      ; 4.735      ;
; 4.024 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[115]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.525      ; 4.735      ;
; 4.024 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[117]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.525      ; 4.735      ;
; 4.024 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[119]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.525      ; 4.735      ;
; 4.024 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_empty_reg                                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.557      ; 4.767      ;
; 4.024 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|have_active_cmd                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.556      ; 4.766      ;
; 4.024 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[17]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.557      ; 4.767      ;
; 4.024 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[16]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.557      ; 4.767      ;
; 4.024 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[18]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.557      ; 4.767      ;
; 4.024 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.mode[0]                                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.556      ; 4.766      ;
; 4.032 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[6]_NEW1333_OTERM2439                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.548      ; 4.766      ;
; 4.032 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[7]_NEW1335_OTERM2441                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.548      ; 4.766      ;
; 4.032 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.528      ; 4.746      ;
; 4.032 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.530      ; 4.748      ;
; 4.032 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.530      ; 4.748      ;
; 4.032 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.530      ; 4.748      ;
; 4.032 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.530      ; 4.748      ;
; 4.032 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.530      ; 4.748      ;
; 4.032 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.528      ; 4.746      ;
; 4.032 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.528      ; 4.746      ;
; 4.032 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.531      ; 4.749      ;
; 4.032 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.530      ; 4.748      ;
; 4.032 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.528      ; 4.746      ;
; 4.032 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.528      ; 4.746      ;
; 4.033 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[0]                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.547      ; 4.766      ;
; 4.033 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[1]                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.547      ; 4.766      ;
; 4.033 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[2]                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.547      ; 4.766      ;
; 4.033 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[3]                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.547      ; 4.766      ;
; 4.033 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[4]                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.547      ; 4.766      ;
; 4.033 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[5]                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.547      ; 4.766      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                          ;
+------------+-----------------+-----------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                  ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------------------------------+---------------------------------------------------------------+
; 85.03 MHz  ; 85.03 MHz       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;                                                               ;
; 105.47 MHz ; 105.47 MHz      ; u0|altpll_qsys|sd1|pll7|clk[2]                                              ;                                                               ;
; 140.86 MHz ; 140.86 MHz      ; u0|altpll_qsys|sd1|pll7|clk[0]                                              ;                                                               ;
; 336.25 MHz ; 250.0 MHz       ; clock_50_1                                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                   ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; -3.760 ; -2138.165     ;
; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; -0.433 ; -6.570        ;
; n/a                                                                         ; 14.850 ; 0.000         ;
; clock_50_1                                                                  ; 17.026 ; 0.000         ;
; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; 30.519 ; 0.000         ;
; vga_clk                                                                     ; 35.365 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                   ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.216 ; 0.000         ;
; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; 0.303 ; 0.000         ;
; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; 0.329 ; 0.000         ;
; clock_50_1                                                                  ; 0.356 ; 0.000         ;
; vga_clk                                                                     ; 3.259 ; 0.000         ;
; n/a                                                                         ; 4.873 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                               ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; 1.413 ; 0.000         ;
; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; 1.787 ; 0.000         ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4.081 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; 0.936 ; 0.000         ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.114 ; 0.000         ;
; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; 3.543 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout ; 2.000  ; 0.000         ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout    ; 2.000  ; 0.000         ;
; u0|altpll_qsys|sd1|pll7|clk[0]                                                                                    ; 2.933  ; 0.000         ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                       ; 3.491  ; 0.000         ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                          ; 3.971  ; 0.000         ;
; pcie_ref_clk                                                                                                      ; 4.811  ; 0.000         ;
; clock_50_1                                                                                                        ; 9.769  ; 0.000         ;
; clock_50_2                                                                                                        ; 16.000 ; 0.000         ;
; clock_50_3                                                                                                        ; 16.000 ; 0.000         ;
; u0|altpll_qsys|sd1|pll7|clk[2]                                                                                    ; 19.609 ; 0.000         ;
; vga_clk                                                                                                           ; 35.790 ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                                                                                                                                              ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; -3.760 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.133      ; 11.824     ;
; -3.760 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.133      ; 11.824     ;
; -3.758 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.133      ; 11.822     ;
; -3.758 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.133      ; 11.822     ;
; -3.745 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.135      ; 11.811     ;
; -3.745 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.135      ; 11.811     ;
; -3.741 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.135      ; 11.807     ;
; -3.741 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.135      ; 11.807     ;
; -3.723 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.140      ; 11.794     ;
; -3.723 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.140      ; 11.794     ;
; -3.720 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.140      ; 11.791     ;
; -3.720 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.140      ; 11.791     ;
; -3.711 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[20]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.128      ; 11.770     ;
; -3.711 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[21]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.128      ; 11.770     ;
; -3.709 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[20]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.128      ; 11.768     ;
; -3.709 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[21]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.128      ; 11.768     ;
; -3.705 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[31]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.280      ; 11.984     ;
; -3.703 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[31]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.280      ; 11.982     ;
; -3.696 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[20]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.130      ; 11.757     ;
; -3.696 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[21]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.130      ; 11.757     ;
; -3.694 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[2]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.139      ; 11.764     ;
; -3.694 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[3]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.139      ; 11.764     ;
; -3.692 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[20]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.130      ; 11.753     ;
; -3.692 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[21]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.130      ; 11.753     ;
; -3.692 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[2]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.139      ; 11.762     ;
; -3.692 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[3]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.139      ; 11.762     ;
; -3.690 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[31]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.282      ; 11.971     ;
; -3.686 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[31]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.282      ; 11.967     ;
; -3.679 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[2]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.141      ; 11.751     ;
; -3.679 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[3]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.141      ; 11.751     ;
; -3.677 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[0]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.143      ; 11.751     ;
; -3.677 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[1]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.143      ; 11.751     ;
; -3.675 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[2]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.141      ; 11.747     ;
; -3.675 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[3]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.141      ; 11.747     ;
; -3.675 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[0]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.143      ; 11.749     ;
; -3.675 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[1]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.143      ; 11.749     ;
; -3.674 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[20]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.135      ; 11.740     ;
; -3.674 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[21]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.135      ; 11.740     ;
; -3.671 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[20]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.135      ; 11.737     ;
; -3.671 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[21]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.135      ; 11.737     ;
; -3.668 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[31]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.287      ; 11.954     ;
; -3.665 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[31]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.287      ; 11.951     ;
; -3.662 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[0]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.145      ; 11.738     ;
; -3.662 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[1]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.145      ; 11.738     ;
; -3.658 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[0]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.145      ; 11.734     ;
; -3.658 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[1]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.145      ; 11.734     ;
; -3.657 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[2]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.146      ; 11.734     ;
; -3.657 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[3]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.146      ; 11.734     ;
; -3.654 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[2]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.146      ; 11.731     ;
; -3.654 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[3]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.146      ; 11.731     ;
; -3.651 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[19] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.133      ; 11.715     ;
; -3.651 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[19] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.133      ; 11.715     ;
; -3.648 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[21] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.133      ; 11.712     ;
; -3.648 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[21] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.133      ; 11.712     ;
; -3.640 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[0]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.150      ; 11.721     ;
; -3.640 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[1]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.150      ; 11.721     ;
; -3.637 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[0]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.150      ; 11.718     ;
; -3.637 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[1]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.150      ; 11.718     ;
; -3.626 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[12]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.127      ; 11.684     ;
; -3.626 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[13]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.127      ; 11.684     ;
; -3.624 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[12]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.127      ; 11.682     ;
; -3.624 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[13]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.127      ; 11.682     ;
; -3.611 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[12]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.129      ; 11.671     ;
; -3.611 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[13]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.129      ; 11.671     ;
; -3.609 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[10]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.134      ; 11.674     ;
; -3.609 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[11]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.134      ; 11.674     ;
; -3.607 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[12]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.129      ; 11.667     ;
; -3.607 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[13]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.129      ; 11.667     ;
; -3.607 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[10]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.134      ; 11.672     ;
; -3.607 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[11]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.134      ; 11.672     ;
; -3.605 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[16] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.133      ; 11.669     ;
; -3.605 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[16] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.133      ; 11.669     ;
; -3.602 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[19] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[20]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.128      ; 11.661     ;
; -3.602 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[19] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[21]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.128      ; 11.661     ;
; -3.599 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[21] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[20]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.128      ; 11.658     ;
; -3.599 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[21] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[21]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.128      ; 11.658     ;
; -3.596 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[19] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[31]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.280      ; 11.875     ;
; -3.594 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[10]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.136      ; 11.661     ;
; -3.594 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[11]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.136      ; 11.661     ;
; -3.593 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[29]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.280      ; 11.872     ;
; -3.593 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[21] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[31]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.280      ; 11.872     ;
; -3.591 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[29]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.280      ; 11.870     ;
; -3.590 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[10]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.136      ; 11.657     ;
; -3.590 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[11]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.136      ; 11.657     ;
; -3.589 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[12]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.134      ; 11.654     ;
; -3.589 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[13]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.134      ; 11.654     ;
; -3.588 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[12] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.135      ; 11.654     ;
; -3.588 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[12] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.135      ; 11.654     ;
; -3.586 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[12]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.134      ; 11.651     ;
; -3.586 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[13]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.134      ; 11.651     ;
; -3.585 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a20~portb_address_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.133      ; 11.748     ;
; -3.585 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[19] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[2]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.139      ; 11.655     ;
; -3.585 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[19] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[3]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.139      ; 11.655     ;
; -3.583 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a20~portb_address_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.133      ; 11.746     ;
; -3.582 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[21] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[2]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.139      ; 11.652     ;
; -3.582 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[21] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[3]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.139      ; 11.652     ;
; -3.578 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[29]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.282      ; 11.859     ;
; -3.574 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dma_write_master_data_write_master_translator|address_register[29]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.282      ; 11.855     ;
; -3.572 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[10]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.141      ; 11.644     ;
; -3.572 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[11]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.141      ; 11.644     ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_qsys|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                 ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.433 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a20~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.260      ; 7.389      ;
; -0.403 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a47~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.249      ; 7.348      ;
; -0.388 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a20~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.260      ; 7.344      ;
; -0.368 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a11~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.251      ; 7.315      ;
; -0.359 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a22~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.263      ; 7.318      ;
; -0.358 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a47~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.249      ; 7.303      ;
; -0.354 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a20~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.260      ; 7.310      ;
; -0.328 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a20~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.260      ; 7.284      ;
; -0.324 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a47~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.249      ; 7.269      ;
; -0.323 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a11~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.251      ; 7.270      ;
; -0.315 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a26~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.247      ; 7.258      ;
; -0.314 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a22~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.263      ; 7.273      ;
; -0.307 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a35~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.263      ; 7.266      ;
; -0.298 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a47~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.249      ; 7.243      ;
; -0.289 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a11~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.251      ; 7.236      ;
; -0.280 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a22~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.263      ; 7.239      ;
; -0.270 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a26~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.247      ; 7.213      ;
; -0.263 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a11~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.251      ; 7.210      ;
; -0.262 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a35~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.263      ; 7.221      ;
; -0.254 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a22~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.263      ; 7.213      ;
; -0.240 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a23~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.245      ; 7.181      ;
; -0.239 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a16~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.258      ; 7.193      ;
; -0.236 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a26~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.247      ; 7.179      ;
; -0.228 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a35~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.263      ; 7.187      ;
; -0.218 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg            ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a20~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.260      ; 7.174      ;
; -0.210 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a26~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.247      ; 7.153      ;
; -0.207 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|rd_address                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[3]                                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.085     ; 6.675      ;
; -0.202 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a35~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.263      ; 7.161      ;
; -0.198 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a1~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.280      ; 7.174      ;
; -0.195 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a23~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.245      ; 7.136      ;
; -0.194 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a16~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.258      ; 7.148      ;
; -0.192 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid                                   ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[9]_NEW1339_OTERM2445 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.099     ; 6.758      ;
; -0.188 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg            ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a47~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.249      ; 7.133      ;
; -0.183 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a9~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.279      ; 7.158      ;
; -0.174 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.278      ; 7.148      ;
; -0.170 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|rd_address                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[4]                                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.085     ; 6.638      ;
; -0.167 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a32~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.218      ; 7.081      ;
; -0.163 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a41~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.262      ; 7.121      ;
; -0.162 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a7~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.206      ; 7.064      ;
; -0.161 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a23~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.245      ; 7.102      ;
; -0.160 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a16~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.258      ; 7.114      ;
; -0.158 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|rd_address                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[2]                                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.085     ; 6.626      ;
; -0.153 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg            ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a11~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.251      ; 7.100      ;
; -0.153 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a1~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.280      ; 7.129      ;
; -0.148 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a44~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.211      ; 7.055      ;
; -0.146 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a15~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.224      ; 7.066      ;
; -0.144 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg            ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a22~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.263      ; 7.103      ;
; -0.142 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|rd_address                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[6]                                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.085     ; 6.610      ;
; -0.138 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a9~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.279      ; 7.113      ;
; -0.137 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_OTERM2220 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a20~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.260      ; 7.093      ;
; -0.135 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a38~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.249      ; 7.080      ;
; -0.135 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a23~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.245      ; 7.076      ;
; -0.134 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a16~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.258      ; 7.088      ;
; -0.133 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a42~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.281      ; 7.110      ;
; -0.131 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a36~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.265      ; 7.092      ;
; -0.130 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a28~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.266      ; 7.092      ;
; -0.129 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.278      ; 7.103      ;
; -0.126 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a5~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.269      ; 7.091      ;
; -0.125 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a43~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.264      ; 7.085      ;
; -0.122 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a32~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.218      ; 7.036      ;
; -0.119 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a1~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.280      ; 7.095      ;
; -0.118 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a41~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.262      ; 7.076      ;
; -0.117 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a7~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.206      ; 7.019      ;
; -0.111 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg            ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a20~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.259      ; 7.066      ;
; -0.107 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_OTERM2220 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a47~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.249      ; 7.052      ;
; -0.104 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a9~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.279      ; 7.079      ;
; -0.103 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a44~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.211      ; 7.010      ;
; -0.101 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a15~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.224      ; 7.021      ;
; -0.100 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg            ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a26~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.247      ; 7.043      ;
; -0.095 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.278      ; 7.069      ;
; -0.094 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a31~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.251      ; 7.041      ;
; -0.094 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a14~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.269      ; 7.059      ;
; -0.093 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a1~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.280      ; 7.069      ;
; -0.092 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg            ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a35~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.263      ; 7.051      ;
; -0.090 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a38~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.249      ; 7.035      ;
; -0.089 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a30~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.281      ; 7.066      ;
; -0.088 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a32~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.218      ; 7.002      ;
; -0.088 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a42~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.281      ; 7.065      ;
; -0.086 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a36~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.265      ; 7.047      ;
; -0.085 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a28~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.266      ; 7.047      ;
; -0.084 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a13~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.251      ; 7.031      ;
; -0.084 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a41~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.262      ; 7.042      ;
; -0.083 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a40~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.248      ; 7.027      ;
; -0.083 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a7~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.206      ; 6.985      ;
; -0.081 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a2~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.250      ; 7.027      ;
; -0.081 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg            ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a47~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.248      ; 7.025      ;
; -0.081 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a5~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.269      ; 7.046      ;
; -0.080 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold            ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a20~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.260      ; 7.036      ;
; -0.080 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a43~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.264      ; 7.040      ;
; -0.078 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a9~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.279      ; 7.053      ;
; -0.076 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a46~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.264      ; 7.036      ;
; -0.072 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_OTERM2220 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a11~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.251      ; 7.019      ;
; -0.071 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a49~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.268      ; 7.035      ;
; -0.069 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a27~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.263      ; 7.028      ;
; -0.069 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                        ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a45~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.251      ; 7.016      ;
; -0.069 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.278      ; 7.043      ;
; -0.069 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a44~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.211      ; 6.976      ;
; -0.067 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS      ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a15~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.224      ; 6.987      ;
; -0.064 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid                                   ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[6]_NEW1333_OTERM2439 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.134     ; 6.595      ;
; -0.063 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0_OTERM2220 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a22~portb_address_reg0                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.263      ; 7.022      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                     ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 14.850 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.497     ; 0.653      ;
; 14.884 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.497     ; 0.619      ;
; 14.884 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.497     ; 0.619      ;
; 14.884 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.497     ; 0.619      ;
; 14.884 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.497     ; 0.619      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_50_1'                                                                                                                 ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.026 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.888      ;
; 17.055 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.859      ;
; 17.099 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.815      ;
; 17.138 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.776      ;
; 17.142 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.772      ;
; 17.167 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.747      ;
; 17.171 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.743      ;
; 17.172 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.742      ;
; 17.178 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.736      ;
; 17.208 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.706      ;
; 17.215 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.699      ;
; 17.244 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.670      ;
; 17.254 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.660      ;
; 17.258 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.656      ;
; 17.283 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.631      ;
; 17.287 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.627      ;
; 17.288 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.626      ;
; 17.294 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.620      ;
; 17.324 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.590      ;
; 17.324 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.590      ;
; 17.331 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.583      ;
; 17.353 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.561      ;
; 17.360 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.554      ;
; 17.370 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.544      ;
; 17.374 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.540      ;
; 17.399 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.515      ;
; 17.403 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.511      ;
; 17.403 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.511      ;
; 17.404 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.510      ;
; 17.409 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.505      ;
; 17.410 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.504      ;
; 17.440 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.474      ;
; 17.440 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.474      ;
; 17.446 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.468      ;
; 17.447 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.467      ;
; 17.469 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.445      ;
; 17.469 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.445      ;
; 17.476 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.438      ;
; 17.486 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.428      ;
; 17.490 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.424      ;
; 17.515 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.399      ;
; 17.519 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.395      ;
; 17.519 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.395      ;
; 17.520 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.394      ;
; 17.520 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.394      ;
; 17.525 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.389      ;
; 17.526 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.388      ;
; 17.526 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.388      ;
; 17.556 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.358      ;
; 17.556 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.358      ;
; 17.562 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.352      ;
; 17.563 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.351      ;
; 17.563 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.351      ;
; 17.585 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.329      ;
; 17.585 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.329      ;
; 17.591 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.323      ;
; 17.592 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.322      ;
; 17.602 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.312      ;
; 17.606 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[14] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.308      ;
; 17.631 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.283      ;
; 17.635 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.279      ;
; 17.635 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.279      ;
; 17.636 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.278      ;
; 17.636 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.278      ;
; 17.636 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.278      ;
; 17.641 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.273      ;
; 17.642 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.272      ;
; 17.642 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.272      ;
; 17.642 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.272      ;
; 17.672 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.242      ;
; 17.672 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.242      ;
; 17.678 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.236      ;
; 17.679 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.235      ;
; 17.679 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.235      ;
; 17.680 ; heart_beat:heart_beat_clk50|cnt[12] ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.234      ;
; 17.701 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.213      ;
; 17.701 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.213      ;
; 17.707 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.207      ;
; 17.708 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.206      ;
; 17.708 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.206      ;
; 17.718 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[14] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.196      ;
; 17.726 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[12] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.081     ; 2.192      ;
; 17.747 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.167      ;
; 17.751 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[13] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.163      ;
; 17.751 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.163      ;
; 17.752 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.162      ;
; 17.752 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.162      ;
; 17.752 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.162      ;
; 17.753 ; heart_beat:heart_beat_clk50|cnt[11] ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.161      ;
; 17.757 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.157      ;
; 17.758 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.156      ;
; 17.758 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.156      ;
; 17.758 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[14] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.156      ;
; 17.759 ; heart_beat:heart_beat_clk50|cnt[11] ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.155      ;
; 17.788 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.126      ;
; 17.788 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.126      ;
; 17.793 ; heart_beat:heart_beat_clk50|cnt[14] ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.082     ; 2.124      ;
; 17.794 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.120      ;
; 17.795 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.119      ;
; 17.795 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[13] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 2.119      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_qsys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                     ; To Node                                                                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 30.519 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.310     ; 9.170      ;
; 30.773 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.297     ; 8.929      ;
; 30.825 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.305     ; 8.869      ;
; 30.862 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.296     ; 8.841      ;
; 30.903 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.309     ; 8.787      ;
; 30.941 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.312     ; 8.746      ;
; 30.958 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                    ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.066     ; 8.975      ;
; 31.030 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.311     ; 8.658      ;
; 31.075 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                    ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.066     ; 8.858      ;
; 31.100 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.064     ; 8.835      ;
; 31.185 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.300     ; 8.514      ;
; 31.185 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                    ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.067     ; 8.747      ;
; 31.209 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.304     ; 8.486      ;
; 31.215 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.064     ; 8.720      ;
; 31.231 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.066     ; 8.702      ;
; 31.235 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.066     ; 8.698      ;
; 31.302 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                    ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.067     ; 8.630      ;
; 31.309 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.064     ; 8.626      ;
; 31.327 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.065     ; 8.607      ;
; 31.352 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.310     ; 8.337      ;
; 31.442 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.065     ; 8.492      ;
; 31.458 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.067     ; 8.474      ;
; 31.462 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.067     ; 8.470      ;
; 31.486 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.064     ; 8.449      ;
; 31.523 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.067     ; 8.409      ;
; 31.536 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.065     ; 8.398      ;
; 31.569 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.299     ; 8.131      ;
; 31.575 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.297     ; 8.127      ;
; 31.593 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.067     ; 8.339      ;
; 31.598 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.296     ; 8.105      ;
; 31.601 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.296     ; 8.102      ;
; 31.606 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.319     ; 8.074      ;
; 31.609 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.309     ; 8.081      ;
; 31.610 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.309     ; 8.080      ;
; 31.617 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.067     ; 8.315      ;
; 31.642 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                    ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.067     ; 8.290      ;
; 31.650 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.066     ; 8.283      ;
; 31.658 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.305     ; 8.036      ;
; 31.664 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                    ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.066     ; 8.269      ;
; 31.665 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                    ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.066     ; 8.268      ;
; 31.713 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.065     ; 8.221      ;
; 31.716 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.075     ; 8.208      ;
; 31.725 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.070     ; 8.204      ;
; 31.732 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.070     ; 8.197      ;
; 31.743 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.312     ; 7.944      ;
; 31.755 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.303     ; 7.941      ;
; 31.759 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                    ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.067     ; 8.173      ;
; 31.766 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.311     ; 7.922      ;
; 31.769 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.311     ; 7.919      ;
; 31.781 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                    ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.066     ; 8.152      ;
; 31.782 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                    ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.066     ; 8.151      ;
; 31.784 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.065     ; 8.150      ;
; 31.800 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.066     ; 8.133      ;
; 31.806 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.064     ; 8.129      ;
; 31.807 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.064     ; 8.128      ;
; 31.824 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.066     ; 8.109      ;
; 31.831 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.075     ; 8.093      ;
; 31.843 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.074     ; 8.082      ;
; 31.884 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.070     ; 8.045      ;
; 31.897 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.067     ; 8.035      ;
; 31.899 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.065     ; 8.035      ;
; 31.905 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.071     ; 8.023      ;
; 31.915 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.304     ; 7.780      ;
; 31.915 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.067     ; 8.017      ;
; 31.916 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.304     ; 7.779      ;
; 31.919 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.067     ; 8.013      ;
; 31.921 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.064     ; 8.014      ;
; 31.922 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.064     ; 8.013      ;
; 31.937 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.066     ; 7.996      ;
; 31.938 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.066     ; 7.995      ;
; 31.939 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.074     ; 7.986      ;
; 31.941 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.066     ; 7.992      ;
; 31.942 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.066     ; 7.991      ;
; 31.952 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.071     ; 7.976      ;
; 31.959 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.071     ; 7.969      ;
; 31.990 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.318     ; 7.691      ;
; 31.993 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.065     ; 7.941      ;
; 31.997 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.070     ; 7.932      ;
; 32.015 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.064     ; 7.920      ;
; 32.016 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.064     ; 7.919      ;
; 32.018 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.300     ; 7.681      ;
; 32.032 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.070     ; 7.897      ;
; 32.038 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.074     ; 7.887      ;
; 32.111 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.071     ; 7.817      ;
; 32.113 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.324     ; 7.562      ;
; 32.122 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.066     ; 7.811      ;
; 32.135 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]                                                                    ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.076     ; 7.788      ;
; 32.139 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.302     ; 7.558      ;
; 32.149 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                    ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.076     ; 7.774      ;
; 32.152 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.075     ; 7.772      ;
; 32.166 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.075     ; 7.758      ;
; 32.170 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.065     ; 7.764      ;
; 32.192 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.064     ; 7.743      ;
; 32.193 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.064     ; 7.742      ;
; 32.215 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.310     ; 7.474      ;
; 32.224 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.071     ; 7.704      ;
; 32.255 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.296     ; 7.448      ;
; 32.275 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.299     ; 7.425      ;
; 32.276 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.299     ; 7.424      ;
; 32.277 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[0]                                                                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.071     ; 7.651      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'vga_clk'                                                                                                                                        ;
+--------+------------------------------------------------------------------+----------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node  ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+----------+--------------------------------+-------------+--------------+------------+------------+
; 35.365 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[18] ; VGA_R[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.559     ; 5.986      ;
; 35.418 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[3]  ; VGA_B[3] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.558     ; 5.934      ;
; 35.443 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[6]  ; VGA_B[6] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.552     ; 5.915      ;
; 35.502 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[10] ; VGA_G[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.558     ; 5.850      ;
; 35.521 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[5]  ; VGA_B[5] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.558     ; 5.831      ;
; 35.528 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[0]  ; VGA_B[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.558     ; 5.824      ;
; 35.532 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[12] ; VGA_G[4] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.569     ; 5.809      ;
; 35.540 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[7]  ; VGA_B[7] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.558     ; 5.812      ;
; 35.565 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[21] ; VGA_R[5] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.552     ; 5.793      ;
; 35.577 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[1]  ; VGA_B[1] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.559     ; 5.774      ;
; 35.587 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[15] ; VGA_G[7] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.558     ; 5.765      ;
; 35.590 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[2]  ; VGA_B[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.558     ; 5.762      ;
; 35.602 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[20] ; VGA_R[4] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.558     ; 5.750      ;
; 35.606 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[19] ; VGA_R[3] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.559     ; 5.745      ;
; 35.612 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[13] ; VGA_G[5] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.552     ; 5.746      ;
; 35.612 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[4]  ; VGA_B[4] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.559     ; 5.739      ;
; 35.616 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[16] ; VGA_R[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.558     ; 5.736      ;
; 35.627 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[14] ; VGA_G[6] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.559     ; 5.724      ;
; 35.630 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[8]  ; VGA_G[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.559     ; 5.721      ;
; 35.635 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[23] ; VGA_R[7] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.552     ; 5.723      ;
; 35.643 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[11] ; VGA_G[3] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.558     ; 5.709      ;
; 35.669 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[17] ; VGA_R[1] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.569     ; 5.672      ;
; 35.675 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[22] ; VGA_R[6] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.558     ; 5.677      ;
; 35.704 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[9]  ; VGA_G[1] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.558     ; 5.648      ;
+--------+------------------------------------------------------------------+----------+--------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                        ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.216 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[27]                                                                                                      ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 0.840      ;
; 0.220 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[60]                                                                                                      ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 0.844      ;
; 0.220 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[11]                                                                                                      ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.421      ; 0.842      ;
; 0.222 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[28]                                                                                                      ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 0.846      ;
; 0.222 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[43]                                                                                                      ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.421      ; 0.844      ;
; 0.229 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[59]                                                                                                      ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 0.853      ;
; 0.230 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.420      ; 0.851      ;
; 0.234 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[29]                                                                                                      ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 0.858      ;
; 0.235 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[47]                                                                                                      ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.421      ; 0.857      ;
; 0.237 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[63]                                                                                                      ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 0.861      ;
; 0.240 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[26]                                                                                                      ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 0.864      ;
; 0.242 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[42]                                                                                                      ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.421      ; 0.864      ;
; 0.297 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[39]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.418      ; 0.916      ;
; 0.298 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.418      ; 0.917      ;
; 0.300 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.420      ; 0.921      ;
; 0.300 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.420      ; 0.921      ;
; 0.304 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[17]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.920      ;
; 0.305 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[34]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.420      ; 0.926      ;
; 0.306 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[0]                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.923      ;
; 0.306 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.923      ;
; 0.307 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[88]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.925      ;
; 0.307 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.418      ; 0.926      ;
; 0.308 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a0~porta_bytena_reg0             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.918      ;
; 0.308 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.419      ; 0.928      ;
; 0.308 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 0.932      ;
; 0.308 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                   ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 0.932      ;
; 0.311 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[18]                                                                                                      ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.925      ;
; 0.311 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[73]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.925      ;
; 0.311 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                   ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.928      ;
; 0.312 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[24]                                                                                                      ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.926      ;
; 0.312 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[27]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.915      ;
; 0.312 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[78]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.922      ;
; 0.313 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[94]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 0.937      ;
; 0.313 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[43]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.931      ;
; 0.313 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.930      ;
; 0.314 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[55]                                                                                                      ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.928      ;
; 0.314 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.931      ;
; 0.314 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.931      ;
; 0.314 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]                                                 ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.929      ;
; 0.315 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.419      ; 0.935      ;
; 0.315 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[35]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.418      ; 0.934      ;
; 0.315 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.933      ;
; 0.316 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[8]                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.920      ;
; 0.316 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 0.940      ;
; 0.317 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[1]                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.934      ;
; 0.317 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 0.941      ;
; 0.318 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[23]                                                                                                      ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.932      ;
; 0.318 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.935      ;
; 0.318 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.933      ;
; 0.319 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[18]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.935      ;
; 0.319 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[76]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.935      ;
; 0.319 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[54]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.936      ;
; 0.320 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[2]                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.420      ; 0.941      ;
; 0.321 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.421      ; 0.943      ;
; 0.321 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.420      ; 0.942      ;
; 0.322 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.937      ;
; 0.323 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[25]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.939      ;
; 0.323 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[47]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.419      ; 0.943      ;
; 0.323 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                   ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.940      ;
; 0.324 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[19]                                                                                                      ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.926      ;
; 0.324 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[81]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.941      ;
; 0.325 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[5]                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.929      ;
; 0.325 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a0~porta_bytena_reg0             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.935      ;
; 0.325 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.940      ;
; 0.325 ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|write_address[2]                                                                                                                                             ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a40~porta_address_reg0                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.392      ; 0.918      ;
; 0.325 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[56]                                                            ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ram_block1a1~porta_datain_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.930      ;
; 0.326 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[21]                                                                                                      ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.928      ;
; 0.326 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[22]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.942      ;
; 0.326 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]                                                  ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 0.950      ;
; 0.327 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[64]                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram|ram_block1a0~porta_datain_reg0     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.400      ; 0.928      ;
; 0.327 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[66]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.944      ;
; 0.327 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[3] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[3]                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 0.597      ;
; 0.327 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[2] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[2]                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 0.597      ;
; 0.327 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[1] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[1]                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 0.597      ;
; 0.327 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[0] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[0]                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|write_master:dma_write_master|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[4]                                                                                                                                                                                              ; de2i_150_qsys:u0|write_master:dma_write_master|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[4]                                                                                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|write_master:dma_write_master|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[6]                                                                                                                                                                                              ; de2i_150_qsys:u0|write_master:dma_write_master|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[6]                                                                                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|write_master:dma_write_master|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[8]                                                                                                                                                                                              ; de2i_150_qsys:u0|write_master:dma_write_master|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[8]                                                                                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|write_master:dma_write_master|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[11]                                                                                                                                                                                             ; de2i_150_qsys:u0|write_master:dma_write_master|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[11]                                                                                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|write_master:dma_write_master|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[12]                                                                                                                                                                                             ; de2i_150_qsys:u0|write_master:dma_write_master|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[12]                                                                                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|write_master:dma_write_master|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[14]                                                                                                                                                                                             ; de2i_150_qsys:u0|write_master:dma_write_master|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[14]                                                                                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|write_master:dma_write_master|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[18]                                                                                                                                                                                             ; de2i_150_qsys:u0|write_master:dma_write_master|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[18]                                                                                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|write_master:dma_write_master|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[19]                                                                                                                                                                                             ; de2i_150_qsys:u0|write_master:dma_write_master|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[19]                                                                                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|write_master:dma_write_master|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[23]                                                                                                                                                                                             ; de2i_150_qsys:u0|write_master:dma_write_master|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[23]                                                                                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|write_master:dma_write_master|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[0]                                                                                                                                                                                              ; de2i_150_qsys:u0|write_master:dma_write_master|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[0]                                                                                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|write_master:dma_write_master|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[2]                                                                                                                                                                                              ; de2i_150_qsys:u0|write_master:dma_write_master|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[2]                                                                                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|write_master:dma_write_master|length_counter[2]                                                                                                                                                                                                                                        ; de2i_150_qsys:u0|write_master:dma_write_master|length_counter[2]                                                                                                                                                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|write_master:dma_write_master|address_counter[2]                                                                                                                                                                                                                                       ; de2i_150_qsys:u0|write_master:dma_write_master|address_counter[2]                                                                                                                                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|write_master:dma_write_master|address_counter[3]                                                                                                                                                                                                                                       ; de2i_150_qsys:u0|write_master:dma_write_master|address_counter[3]                                                                                                                                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|write_master:dma_write_master|address_counter[5]                                                                                                                                                                                                                                       ; de2i_150_qsys:u0|write_master:dma_write_master|address_counter[5]                                                                                                                                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|write_master:dma_write_master|address_counter[14]                                                                                                                                                                                                                                      ; de2i_150_qsys:u0|write_master:dma_write_master|address_counter[14]                                                                                                                                                                                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|write_master:dma_write_master|address_counter[28]                                                                                                                                                                                                                                      ; de2i_150_qsys:u0|write_master:dma_write_master|address_counter[28]                                                                                                                                                                                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|write_master:dma_write_master|address_counter[29]                                                                                                                                                                                                                                      ; de2i_150_qsys:u0|write_master:dma_write_master|address_counter[29]                                                                                                                                                                                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|write_master:dma_write_master|address_counter[30]                                                                                                                                                                                                                                      ; de2i_150_qsys:u0|write_master:dma_write_master|address_counter[30]                                                                                                                                                                                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|write_master:dma_write_master|address_counter[31]                                                                                                                                                                                                                                      ; de2i_150_qsys:u0|write_master:dma_write_master|address_counter[31]                                                                                                                                                                                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|write_master:dma_write_master|length_counter[16]                                                                                                                                                                                                                                       ; de2i_150_qsys:u0|write_master:dma_write_master|length_counter[16]                                                                                                                                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|usedw_is_0_dff                                                                                                                                                              ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|usedw_is_0_dff                                                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|write_master:dma_write_master|first_access                                                                                                                                                                                                                                             ; de2i_150_qsys:u0|write_master:dma_write_master|first_access                                                                                                                                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|write_master:dma_write_master|byte_enable_generator:the_byte_enable_generator|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM|state_bit                                                                                                                                ; de2i_150_qsys:u0|write_master:dma_write_master|byte_enable_generator:the_byte_enable_generator|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM|state_bit                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_cmd_width_adapter|p0_reg_address_field[7]                                                                                                                                                    ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_cmd_width_adapter|p0_reg_address_field[7]                                                                                                                                                                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_qsys|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                                                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.303 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][12]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.415      ; 0.919      ;
; 0.307 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][25]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 0.920      ;
; 0.308 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][29]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 0.921      ;
; 0.310 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][10]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.415      ; 0.926      ;
; 0.311 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][21]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a8~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 0.925      ;
; 0.312 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][11]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.415      ; 0.928      ;
; 0.314 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[10]                                                                                                                                                                                                           ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a23~porta_datain_reg0                      ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 0.925      ;
; 0.319 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][23]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 0.932      ;
; 0.320 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_1r|hr[0][2]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a32~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 0.926      ;
; 0.324 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[6]                                                                                                                                                                                                            ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a23~porta_datain_reg0                      ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 0.935      ;
; 0.325 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][28]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 0.925      ;
; 0.325 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[7]                                                                                                                                                                                                            ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a23~porta_datain_reg0                      ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 0.936      ;
; 0.326 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][14]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a8~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 0.940      ;
; 0.327 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]                                                                                                                         ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 0.597      ;
; 0.327 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[0]                                                                                                                         ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[0]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 0.597      ;
; 0.327 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[14]                                                                                                                    ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[14]                                                                                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 0.597      ;
; 0.327 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[15]                                                                                                                    ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[15]                                                                                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 0.597      ;
; 0.327 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][9]                                                                                                                                                                                                                               ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.401      ; 0.929      ;
; 0.327 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_1r|hr[0][25]                                                                                                                                                                                                                             ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a32~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.405      ; 0.933      ;
; 0.327 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_write:video_dma_write|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[26]                                                                                                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_write:video_dma_write|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[26]                                                                                                                                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                                                                                                                                         ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                      ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[6]                                                                                                                          ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[6]                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[8]                                                                                                                          ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[8]                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[9]                                                                                                                          ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[9]                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[11]                                                                                                                         ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[11]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[14]                                                                                                                         ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[14]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][31]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 0.928      ;
; 0.328 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|register:r_11|r[30]                                                                                                                                                                                                                                ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|register:r_11|r[30]                                                                                                                                                                                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[3]                                                                                                                                                         ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[3]                                                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[4]                                                                                                                                                         ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[5]                                                                                                                                                         ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[7]                                                                                                                                                         ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[31]                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[31]                                                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|s_dma_to_stream.STATE_2_READ_BUFFER                                                                                                                                                                          ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|s_dma_to_stream.STATE_2_READ_BUFFER                                                                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[3]                                                                                                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[3]                                                                                                                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[1]                                                                                                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[1]                                                                                                                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[2]                                                                                                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[2]                                                                                                                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[11]                                                                                                                                                                                                                                                                ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[11]                                                                                                                                                                                                                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_eop                                                                                                                                                                                                                        ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_eop                                                                                                                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_sop                                                                                                                                                                                                                        ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_sop                                                                                                                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.330 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[1]                                                                                                                                                          ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[1]                                                                                                                                                         ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[2]                                                                                                                                                          ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[3]                                                                                                                                                          ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[3]                                                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[4]                                                                                                                                                          ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[6]                                                                                                                                                         ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[6]                                                                                                                                                          ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[7]                                                                                                                                                          ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[8]                                                                                                                                                          ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[13]                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[13]                                                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[14]                                                                                                                                                         ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[14]                                                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[25]                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[25]                                                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[28]                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[28]                                                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[29]                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[29]                                                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[30]                                                                                                                                                        ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[30]                                                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][15]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a8~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 0.944      ;
; 0.330 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                      ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|use_reg                                                                                                                                                                           ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|count[0]                                                                                                                                                                          ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|count[0]                                                                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.332 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][8]                                                                                                                                                                                                                               ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 0.941      ;
; 0.332 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][5]                                                                                                                                                                                                                               ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.401      ; 0.934      ;
; 0.333 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][26]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 0.946      ;
; 0.334 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[12]                                                                                                                                                                                                           ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a0~porta_datain_reg0                       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.401      ; 0.936      ;
; 0.335 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][7]                                                                                                                                                                                                                               ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.415      ; 0.951      ;
; 0.337 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][24]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 0.950      ;
; 0.337 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[6]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 0.936      ;
; 0.337 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[1] ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a9~porta_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.403      ; 0.941      ;
; 0.339 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_1r|hr[0][0]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a32~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 0.947      ;
; 0.340 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_1r|hr[0][1]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a32~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 0.948      ;
; 0.340 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[4]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 0.939      ;
; 0.340 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[9]                                                                                                                                                                                                            ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a23~porta_datain_reg0                      ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.410      ; 0.951      ;
; 0.342 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][6]                                                                                                                                                                                                                               ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 0.951      ;
; 0.343 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[9]~_Duplicate_1                                                                                                                                                                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[8]~_Duplicate_1                                                                                                                                                                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[6]~_Duplicate_1                                                                                                                                                                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_next.000010000                                                                                                                                                                                                                                                                   ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_next.000010000                                                                                                                                                                                                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_next.000001000                                                                                                                                                                                                                                                                   ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_next.000001000                                                                                                                                                                                                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_count[3]                                                                                                                                                                                                                                                                         ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_count[3]                                                                                                                                                                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                         ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_write:video_dma_write|altera_up_video_dma_to_memory:From_Stream_to_Memory|temp_valid                                                                                                                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_write:video_dma_write|altera_up_video_dma_to_memory:From_Stream_to_Memory|temp_valid                                                                                                                                                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_write:video_dma_write|altera_up_video_dma_control_slave:DMA_Control_Slave|readdata[25]                                                                                                                                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_write:video_dma_write|altera_up_video_dma_control_slave:DMA_Control_Slave|readdata[25]                                                                                                                                                                                                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_qsys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                            ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.329 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a11                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a11                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a10                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a10                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a9                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a9                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a8                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a8                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a7                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a7                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a6                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a6                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 0.597      ;
; 0.344 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a12                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a12                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a14                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a14                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a13                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a13                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.INSERT_ANC                                                                            ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.INSERT_ANC                                                                            ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                             ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.SYNCHED                                                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.SYNCHED                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                        ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]                                                                                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.597      ;
; 0.345 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[0]                                                                                                                              ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[0]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a0                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a0                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a1                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a1                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a5                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a5                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a4                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a4                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a2                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a2                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a3                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a3                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.597      ;
; 0.356 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[0]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[0]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.608      ;
; 0.356 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.608      ;
; 0.368 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[8]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[8]  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 0.636      ;
; 0.379 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[10]                                              ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[10]                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.632      ;
; 0.382 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[1]                                                                                                                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_reg                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg                                                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.635      ;
; 0.383 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[1]                                                                                                                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_reg                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.636      ;
; 0.385 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|parity6                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a1                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.637      ;
; 0.386 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|parity6                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a0                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.638      ;
; 0.396 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_pipeline[0]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.649      ;
; 0.400 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[9]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[9]                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.652      ;
; 0.407 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a14                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|sub_parity7a[3]                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.660      ;
; 0.407 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a14                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|addr_store_b[0]                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.660      ;
; 0.420 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a12                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a14                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.673      ;
; 0.420 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a12                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a13                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.673      ;
; 0.423 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a14                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[14]                                                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.676      ;
; 0.424 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a13                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[13]                                                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.677      ;
; 0.437 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a3                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.332      ; 0.970      ;
; 0.478 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a4                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.332      ; 1.011      ;
; 0.479 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|out_address_reg_b[0]                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[0]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.731      ;
; 0.483 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[0]                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[0]                                ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.736      ;
; 0.484 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|out_address_reg_b[0]                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[3]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.736      ;
; 0.485 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|sub_parity7a[1]                  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|parity6                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.737      ;
; 0.490 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|out_address_reg_b[0]                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[2]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.742      ;
; 0.491 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|out_address_reg_b[0]                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[7]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.743      ;
; 0.493 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|out_address_reg_b[0]                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[20]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.745      ;
; 0.503 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|addr_store_b[0]                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|address_reg_b[0]                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.756      ;
; 0.504 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a5                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.756      ;
; 0.509 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[14]                                                  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[11]                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.762      ;
; 0.510 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[5]                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[4]                                ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.763      ;
; 0.513 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[14]                                                  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[12]                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.766      ;
; 0.518 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[10]                                                  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[9]                                ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.771      ;
; 0.520 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[10]                                                  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[10]                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.773      ;
; 0.521 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[0]                                                                                                                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[1]                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 0.776      ;
; 0.522 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[13] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[13]                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.774      ;
; 0.526 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a1                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.778      ;
; 0.527 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[11] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[11] ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 0.795      ;
; 0.527 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[7]                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[5]                                ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.780      ;
; 0.528 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[7]                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[7]                                ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.781      ;
; 0.534 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[11] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[11]                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 0.802      ;
; 0.535 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[5]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[5]  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.788      ;
; 0.535 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[3]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[3]  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.788      ;
; 0.539 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a0                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[0]                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.791      ;
; 0.539 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync0[0]                                                                                        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync1[0]                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.791      ;
; 0.539 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[4]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[4]  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.792      ;
; 0.539 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_pipeline[0]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.792      ;
; 0.540 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[0]                                                                                                                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[1]                                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.793      ;
; 0.541 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[2]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[2]                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.794      ;
; 0.542 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[4]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[4]                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.795      ;
; 0.542 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe14a[0]                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0]                                ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.795      ;
; 0.544 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[8]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[8]                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.097      ; 0.812      ;
; 0.544 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_valid                                                                                                                             ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.796      ;
; 0.547 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[7]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[7]                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.800      ;
; 0.548 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[10] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[10]                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.800      ;
; 0.551 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[1]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[1]                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.804      ;
; 0.551 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[5]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[5]                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.804      ;
; 0.556 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a4                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.808      ;
; 0.566 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a2                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a3                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.818      ;
; 0.573 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a3                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.825      ;
; 0.576 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[6]                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[5]                                ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 0.829      ;
; 0.579 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|sub_parity7a[2]                  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|parity6                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.831      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_50_1'                                                                                                                 ;
+-------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.356 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[0]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.608      ;
; 0.384 ; heart_beat:heart_beat_clk50|cnt[25] ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.637      ;
; 0.573 ; heart_beat:heart_beat_clk50|cnt[16] ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.826      ;
; 0.573 ; heart_beat:heart_beat_clk50|cnt[12] ; heart_beat:heart_beat_clk50|cnt[12] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.825      ;
; 0.574 ; heart_beat:heart_beat_clk50|cnt[24] ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.827      ;
; 0.574 ; heart_beat:heart_beat_clk50|cnt[18] ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.827      ;
; 0.574 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[10] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.826      ;
; 0.574 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[8]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.826      ;
; 0.574 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[2]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.826      ;
; 0.575 ; heart_beat:heart_beat_clk50|cnt[19] ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.828      ;
; 0.575 ; heart_beat:heart_beat_clk50|cnt[14] ; heart_beat:heart_beat_clk50|cnt[14] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.828      ;
; 0.577 ; heart_beat:heart_beat_clk50|cnt[22] ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.830      ;
; 0.577 ; heart_beat:heart_beat_clk50|cnt[20] ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.830      ;
; 0.577 ; heart_beat:heart_beat_clk50|cnt[13] ; heart_beat:heart_beat_clk50|cnt[13] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.830      ;
; 0.577 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[6]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.829      ;
; 0.577 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[4]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.829      ;
; 0.578 ; heart_beat:heart_beat_clk50|cnt[17] ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.831      ;
; 0.578 ; heart_beat:heart_beat_clk50|cnt[15] ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.831      ;
; 0.578 ; heart_beat:heart_beat_clk50|cnt[11] ; heart_beat:heart_beat_clk50|cnt[11] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.830      ;
; 0.578 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[9]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.830      ;
; 0.579 ; heart_beat:heart_beat_clk50|cnt[23] ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.832      ;
; 0.579 ; heart_beat:heart_beat_clk50|cnt[21] ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.832      ;
; 0.579 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[7]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.831      ;
; 0.579 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[5]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.831      ;
; 0.593 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[1]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.845      ;
; 0.723 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[3]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.975      ;
; 0.725 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[1]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.977      ;
; 0.859 ; heart_beat:heart_beat_clk50|cnt[16] ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.112      ;
; 0.860 ; heart_beat:heart_beat_clk50|cnt[24] ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.113      ;
; 0.860 ; heart_beat:heart_beat_clk50|cnt[18] ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.113      ;
; 0.860 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[11] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.112      ;
; 0.860 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[9]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.112      ;
; 0.860 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[3]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.112      ;
; 0.862 ; heart_beat:heart_beat_clk50|cnt[12] ; heart_beat:heart_beat_clk50|cnt[13] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.078      ; 1.111      ;
; 0.862 ; heart_beat:heart_beat_clk50|cnt[14] ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.115      ;
; 0.863 ; heart_beat:heart_beat_clk50|cnt[19] ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.116      ;
; 0.864 ; heart_beat:heart_beat_clk50|cnt[22] ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.117      ;
; 0.864 ; heart_beat:heart_beat_clk50|cnt[20] ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.117      ;
; 0.864 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[7]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.116      ;
; 0.864 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[5]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.116      ;
; 0.865 ; heart_beat:heart_beat_clk50|cnt[13] ; heart_beat:heart_beat_clk50|cnt[14] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.118      ;
; 0.866 ; heart_beat:heart_beat_clk50|cnt[15] ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.119      ;
; 0.866 ; heart_beat:heart_beat_clk50|cnt[11] ; heart_beat:heart_beat_clk50|cnt[12] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.118      ;
; 0.866 ; heart_beat:heart_beat_clk50|cnt[17] ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.119      ;
; 0.866 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[10] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.118      ;
; 0.866 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[2]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.118      ;
; 0.867 ; heart_beat:heart_beat_clk50|cnt[23] ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.120      ;
; 0.867 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[8]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.119      ;
; 0.867 ; heart_beat:heart_beat_clk50|cnt[21] ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.120      ;
; 0.867 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[6]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.119      ;
; 0.874 ; heart_beat:heart_beat_clk50|cnt[19] ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.127      ;
; 0.876 ; heart_beat:heart_beat_clk50|cnt[13] ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.129      ;
; 0.877 ; heart_beat:heart_beat_clk50|cnt[15] ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.130      ;
; 0.877 ; heart_beat:heart_beat_clk50|cnt[17] ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.130      ;
; 0.877 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[11] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.129      ;
; 0.877 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[3]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.129      ;
; 0.878 ; heart_beat:heart_beat_clk50|cnt[23] ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.131      ;
; 0.878 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[9]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.130      ;
; 0.878 ; heart_beat:heart_beat_clk50|cnt[21] ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.131      ;
; 0.878 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[7]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.130      ;
; 0.880 ; heart_beat:heart_beat_clk50|cnt[11] ; heart_beat:heart_beat_clk50|cnt[13] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.078      ; 1.129      ;
; 0.956 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[4]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.208      ;
; 0.956 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[12] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.208      ;
; 0.956 ; heart_beat:heart_beat_clk50|cnt[16] ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.209      ;
; 0.956 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[10] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.208      ;
; 0.956 ; heart_beat:heart_beat_clk50|cnt[18] ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.209      ;
; 0.958 ; heart_beat:heart_beat_clk50|cnt[12] ; heart_beat:heart_beat_clk50|cnt[14] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.078      ; 1.207      ;
; 0.961 ; heart_beat:heart_beat_clk50|cnt[14] ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.214      ;
; 0.963 ; heart_beat:heart_beat_clk50|cnt[22] ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.216      ;
; 0.963 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[8]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.215      ;
; 0.963 ; heart_beat:heart_beat_clk50|cnt[20] ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.216      ;
; 0.963 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[6]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.215      ;
; 0.969 ; heart_beat:heart_beat_clk50|cnt[16] ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.222      ;
; 0.970 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[5]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.222      ;
; 0.970 ; heart_beat:heart_beat_clk50|cnt[18] ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.223      ;
; 0.970 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[11] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.222      ;
; 0.972 ; heart_beat:heart_beat_clk50|cnt[12] ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.078      ; 1.221      ;
; 0.972 ; heart_beat:heart_beat_clk50|cnt[14] ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.225      ;
; 0.973 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[13] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.078      ; 1.222      ;
; 0.973 ; heart_beat:heart_beat_clk50|cnt[19] ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.226      ;
; 0.974 ; heart_beat:heart_beat_clk50|cnt[22] ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.227      ;
; 0.974 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[9]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.226      ;
; 0.974 ; heart_beat:heart_beat_clk50|cnt[20] ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.227      ;
; 0.974 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[7]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.226      ;
; 0.975 ; heart_beat:heart_beat_clk50|cnt[13] ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.228      ;
; 0.976 ; heart_beat:heart_beat_clk50|cnt[15] ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.229      ;
; 0.976 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[4]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.228      ;
; 0.976 ; heart_beat:heart_beat_clk50|cnt[17] ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.229      ;
; 0.976 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[12] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.228      ;
; 0.977 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[10] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.229      ;
; 0.977 ; heart_beat:heart_beat_clk50|cnt[21] ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.230      ;
; 0.977 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[8]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.229      ;
; 0.979 ; heart_beat:heart_beat_clk50|cnt[11] ; heart_beat:heart_beat_clk50|cnt[14] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.078      ; 1.228      ;
; 0.984 ; heart_beat:heart_beat_clk50|cnt[19] ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.237      ;
; 0.986 ; heart_beat:heart_beat_clk50|cnt[13] ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.239      ;
; 0.987 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[4]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.239      ;
; 0.987 ; heart_beat:heart_beat_clk50|cnt[15] ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.240      ;
; 0.987 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[5]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.239      ;
; 0.987 ; heart_beat:heart_beat_clk50|cnt[17] ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 1.240      ;
; 0.988 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[11] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 1.240      ;
+-------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'vga_clk'                                                                                                                                        ;
+-------+------------------------------------------------------------------+----------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node  ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+----------+--------------------------------+-------------+--------------+------------+------------+
; 3.259 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[9]  ; VGA_G[1] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; -0.094     ; 5.225      ;
; 3.271 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[4]  ; VGA_B[4] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; -0.094     ; 5.237      ;
; 3.283 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[17] ; VGA_R[1] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; -0.104     ; 5.239      ;
; 3.316 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[11] ; VGA_G[3] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; -0.094     ; 5.282      ;
; 3.340 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[23] ; VGA_R[7] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; -0.087     ; 5.313      ;
; 3.346 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[14] ; VGA_G[6] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; -0.094     ; 5.312      ;
; 3.369 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[19] ; VGA_R[3] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; -0.094     ; 5.335      ;
; 3.383 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[13] ; VGA_G[5] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; -0.087     ; 5.356      ;
; 3.396 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[20] ; VGA_R[4] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; -0.094     ; 5.362      ;
; 3.403 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[22] ; VGA_R[6] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; -0.094     ; 5.369      ;
; 3.406 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[15] ; VGA_G[7] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; -0.094     ; 5.372      ;
; 3.406 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[2]  ; VGA_B[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; -0.094     ; 5.372      ;
; 3.413 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[1]  ; VGA_B[1] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; -0.094     ; 5.379      ;
; 3.417 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[0]  ; VGA_B[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; -0.094     ; 5.383      ;
; 3.431 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[21] ; VGA_R[5] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; -0.087     ; 5.404      ;
; 3.455 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[8]  ; VGA_G[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; -0.094     ; 5.421      ;
; 3.460 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[16] ; VGA_R[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; -0.094     ; 5.426      ;
; 3.462 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[12] ; VGA_G[4] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; -0.104     ; 5.418      ;
; 3.468 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[7]  ; VGA_B[7] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; -0.094     ; 5.434      ;
; 3.485 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[5]  ; VGA_B[5] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; -0.094     ; 5.451      ;
; 3.527 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[6]  ; VGA_B[6] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; -0.087     ; 5.500      ;
; 3.567 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[10] ; VGA_G[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; -0.094     ; 5.533      ;
; 3.699 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[3]  ; VGA_B[3] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; -0.094     ; 5.665      ;
; 3.761 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[18] ; VGA_R[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; -0.094     ; 5.727      ;
+-------+------------------------------------------------------------------+----------+--------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                     ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 4.873 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.285     ; 0.588      ;
; 4.873 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.285     ; 0.588      ;
; 4.873 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.285     ; 0.588      ;
; 4.873 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.285     ; 0.588      ;
; 4.904 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.285     ; 0.619      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|altpll_qsys|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                             ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 1.413 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[8]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.187     ; 4.945      ;
; 1.413 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[12]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.187     ; 4.945      ;
; 1.415 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[6]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.179     ; 4.951      ;
; 1.415 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[5]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.179     ; 4.951      ;
; 1.415 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[4]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.179     ; 4.951      ;
; 1.415 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[3]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.179     ; 4.951      ;
; 1.415 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[1]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.186     ; 4.944      ;
; 1.415 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[0]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.186     ; 4.944      ;
; 1.415 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[11]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.201     ; 4.929      ;
; 1.415 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[10]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.201     ; 4.929      ;
; 1.415 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[25]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.181     ; 4.949      ;
; 1.415 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[24]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.201     ; 4.929      ;
; 1.415 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[28]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.185     ; 4.945      ;
; 1.416 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[7]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.179     ; 4.950      ;
; 1.416 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[2]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.179     ; 4.950      ;
; 1.416 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[23]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.183     ; 4.946      ;
; 1.416 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[22]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.183     ; 4.946      ;
; 1.416 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[21]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.194     ; 4.935      ;
; 1.416 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[20]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.194     ; 4.935      ;
; 1.416 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[19]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.197     ; 4.932      ;
; 1.416 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[18]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.197     ; 4.932      ;
; 1.416 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[17]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.197     ; 4.932      ;
; 1.416 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[16]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.199     ; 4.930      ;
; 1.416 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[15]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.179     ; 4.950      ;
; 1.416 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[14]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.194     ; 4.935      ;
; 1.416 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[13]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.194     ; 4.935      ;
; 1.416 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[9]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.203     ; 4.926      ;
; 1.416 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[27]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.183     ; 4.946      ;
; 1.416 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[26]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.203     ; 4.926      ;
; 1.416 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[31]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.198     ; 4.931      ;
; 1.416 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[30]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.198     ; 4.931      ;
; 1.416 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[29]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.198     ; 4.931      ;
; 1.496 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[8]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.089     ; 4.968      ;
; 1.496 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[12]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.089     ; 4.968      ;
; 1.496 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[2]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.089     ; 4.968      ;
; 1.496 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[3]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.089     ; 4.968      ;
; 1.498 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[0]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.088     ; 4.967      ;
; 1.498 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[1]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.088     ; 4.967      ;
; 1.498 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[3]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.081     ; 4.974      ;
; 1.498 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[4]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.081     ; 4.974      ;
; 1.498 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[5]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.081     ; 4.974      ;
; 1.498 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[6]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.081     ; 4.974      ;
; 1.498 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[10]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.103     ; 4.952      ;
; 1.498 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[11]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.103     ; 4.952      ;
; 1.498 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[24]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.103     ; 4.952      ;
; 1.498 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[25]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.083     ; 4.972      ;
; 1.498 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[28]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.087     ; 4.968      ;
; 1.498 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_bank[0]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.091     ; 4.964      ;
; 1.498 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_bank[1]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.081     ; 4.974      ;
; 1.498 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_dqm[2]                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.077     ; 4.978      ;
; 1.498 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[0]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.087     ; 4.968      ;
; 1.498 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[9]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.103     ; 4.952      ;
; 1.498 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[10]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.093     ; 4.962      ;
; 1.498 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[11]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.088     ; 4.967      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[2]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.081     ; 4.973      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[7]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.081     ; 4.973      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[9]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.105     ; 4.949      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[13]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.096     ; 4.958      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[14]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.096     ; 4.958      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[15]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.081     ; 4.973      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[16]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.101     ; 4.953      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[17]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.099     ; 4.955      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[18]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.099     ; 4.955      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[19]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.099     ; 4.955      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[20]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.096     ; 4.958      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[21]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.096     ; 4.958      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[22]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.085     ; 4.969      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[23]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.085     ; 4.969      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[26]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.105     ; 4.949      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[27]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.085     ; 4.969      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[29]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.100     ; 4.954      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[30]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.100     ; 4.954      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[31]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.100     ; 4.954      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_dqm[0]                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.083     ; 4.971      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_dqm[1]                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.081     ; 4.973      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_dqm[3]                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.105     ; 4.949      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[1]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.085     ; 4.969      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[6]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.081     ; 4.973      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[7]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.081     ; 4.973      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[8]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.105     ; 4.949      ;
; 1.499 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[12]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.083     ; 4.971      ;
; 1.500 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[5]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.062     ; 4.991      ;
; 1.501 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[4]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.062     ; 4.990      ;
; 1.535 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_valid       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.081     ; 5.049      ;
; 1.535 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[6]       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.081     ; 5.049      ;
; 1.535 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[7]       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.081     ; 5.049      ;
; 1.535 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[27] ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.081     ; 5.049      ;
; 1.535 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[0]  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.081     ; 5.049      ;
; 1.535 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[3]  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.081     ; 5.049      ;
; 1.535 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[5]  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.081     ; 5.049      ;
; 1.535 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[11] ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.081     ; 5.049      ;
; 1.640 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_8          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.090     ; 4.793      ;
; 1.640 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_12         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.090     ; 4.793      ;
; 1.642 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe                       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.089     ; 4.792      ;
; 1.642 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_1          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.089     ; 4.792      ;
; 1.642 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_3          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.082     ; 4.799      ;
; 1.642 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_4          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.082     ; 4.799      ;
; 1.642 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_5          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.082     ; 4.799      ;
; 1.642 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_6          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.082     ; 4.799      ;
; 1.642 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_10         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.104     ; 4.777      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|altpll_qsys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                                          ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 1.787  ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe14a[0]                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 6.670        ; -0.185     ; 4.697      ;
; 1.787  ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0]                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 6.670        ; -0.185     ; 4.697      ;
; 1.787  ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 6.670        ; -0.193     ; 4.689      ;
; 34.915 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[1]                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.118     ; 4.966      ;
; 34.933 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[3]                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.100     ; 4.966      ;
; 34.933 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.100     ; 4.966      ;
; 34.933 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.100     ; 4.966      ;
; 34.933 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[4]                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.100     ; 4.966      ;
; 34.933 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[5]                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.100     ; 4.966      ;
; 34.933 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.100     ; 4.966      ;
; 35.121 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.140      ; 4.950      ;
; 35.121 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.126      ; 4.936      ;
; 35.121 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.147      ; 4.957      ;
; 35.121 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.144      ; 4.954      ;
; 35.121 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.136      ; 4.946      ;
; 35.122 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.117      ; 4.926      ;
; 35.122 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.110      ; 4.919      ;
; 35.122 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.122      ; 4.931      ;
; 35.122 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.098      ; 4.907      ;
; 35.122 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.133      ; 4.942      ;
; 35.122 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.111      ; 4.920      ;
; 35.122 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.117      ; 4.926      ;
; 35.123 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.103      ; 4.911      ;
; 35.123 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.115      ; 4.923      ;
; 35.123 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.089      ; 4.897      ;
; 35.123 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.084      ; 4.892      ;
; 35.123 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.085      ; 4.893      ;
; 35.123 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.091      ; 4.899      ;
; 35.123 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.093      ; 4.901      ;
; 35.123 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.099      ; 4.907      ;
; 35.124 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.075      ; 4.882      ;
; 35.124 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.063      ; 4.870      ;
; 35.124 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.075      ; 4.882      ;
; 35.124 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.062      ; 4.869      ;
; 35.124 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.068      ; 4.875      ;
; 35.139 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.165      ; 4.957      ;
; 35.140 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.161      ; 4.952      ;
; 35.140 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.169      ; 4.960      ;
; 35.140 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.176      ; 4.967      ;
; 35.140 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.173      ; 4.964      ;
; 35.141 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.154      ; 4.944      ;
; 35.141 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.139      ; 4.929      ;
; 35.141 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.145      ; 4.935      ;
; 35.141 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.143      ; 4.933      ;
; 35.141 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.119      ; 4.909      ;
; 35.141 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.132      ; 4.922      ;
; 35.141 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.140      ; 4.930      ;
; 35.141 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.117      ; 4.907      ;
; 35.141 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.122      ; 4.912      ;
; 35.141 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.151      ; 4.941      ;
; 35.141 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.155      ; 4.945      ;
; 35.142 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.127      ; 4.916      ;
; 35.142 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.104      ; 4.893      ;
; 35.142 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.110      ; 4.899      ;
; 35.142 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.103      ; 4.892      ;
; 35.142 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.113      ; 4.902      ;
; 35.142 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.133      ; 4.922      ;
; 35.142 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.129      ; 4.918      ;
; 35.142 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.114      ; 4.903      ;
; 35.143 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.081      ; 4.869      ;
; 35.225 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.145      ; 4.950      ;
; 35.225 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.131      ; 4.936      ;
; 35.225 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.152      ; 4.957      ;
; 35.225 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.149      ; 4.954      ;
; 35.225 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.141      ; 4.946      ;
; 35.226 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.122      ; 4.926      ;
; 35.226 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.115      ; 4.919      ;
; 35.226 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.127      ; 4.931      ;
; 35.226 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.103      ; 4.907      ;
; 35.226 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.138      ; 4.942      ;
; 35.226 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.116      ; 4.920      ;
; 35.226 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.122      ; 4.926      ;
; 35.227 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.108      ; 4.911      ;
; 35.227 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.120      ; 4.923      ;
; 35.227 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.094      ; 4.897      ;
; 35.227 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.089      ; 4.892      ;
; 35.227 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.090      ; 4.893      ;
; 35.227 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.096      ; 4.899      ;
; 35.227 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.098      ; 4.901      ;
; 35.227 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.104      ; 4.907      ;
; 35.228 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.080      ; 4.882      ;
; 35.228 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.068      ; 4.870      ;
; 35.228 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.080      ; 4.882      ;
; 35.228 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.067      ; 4.869      ;
; 35.228 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.073      ; 4.875      ;
; 35.243 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.170      ; 4.957      ;
; 35.244 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.166      ; 4.952      ;
; 35.244 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.174      ; 4.960      ;
; 35.244 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.181      ; 4.967      ;
; 35.244 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.178      ; 4.964      ;
; 35.245 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.159      ; 4.944      ;
; 35.245 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.144      ; 4.929      ;
; 35.245 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.150      ; 4.935      ;
; 35.245 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.148      ; 4.933      ;
; 35.245 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.124      ; 4.909      ;
; 35.245 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.137      ; 4.922      ;
; 35.245 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.145      ; 4.930      ;
; 35.245 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.122      ; 4.907      ;
; 35.245 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.127      ; 4.912      ;
; 35.245 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.156      ; 4.941      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                 ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 4.081 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_dev_ctrl[17] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 3.801      ;
; 4.081 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_dev_ctrl[16] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 3.801      ;
; 4.081 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_dev_ctrl[23] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 3.801      ;
; 4.081 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_dev_ctrl[20] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 3.801      ;
; 4.084 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_dev_ctrl[19] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 3.798      ;
; 4.100 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.763      ;
; 4.100 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.763      ;
; 4.100 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.763      ;
; 4.100 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.763      ;
; 4.100 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.763      ;
; 4.100 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.763      ;
; 4.100 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.763      ;
; 4.100 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.763      ;
; 4.100 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.763      ;
; 4.100 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.763      ;
; 4.109 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.195     ; 3.695      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[147]                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.774      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[147]                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.774      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.775      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.774      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.111     ; 3.777      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.775      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.774      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.111     ; 3.777      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.775      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.111     ; 3.777      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.111     ; 3.777      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.775      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.111     ; 3.777      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.774      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.111     ; 3.777      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.775      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.775      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.111     ; 3.777      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 3.781      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.775      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.775      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.775      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.775      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 3.781      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.775      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.775      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.111     ; 3.777      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.775      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 3.781      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.774      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.774      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.774      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.774      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.111     ; 3.777      ;
; 4.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.111     ; 3.777      ;
; 4.118 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 3.758      ;
; 4.122 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 3.725      ;
; 4.126 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_rsp_width_adapter|data_reg[19]                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.194     ; 3.679      ;
; 4.126 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_rsp_width_adapter|data_reg[3]                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.194     ; 3.679      ;
; 4.126 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_rsp_width_adapter|data_reg[18]                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.194     ; 3.679      ;
; 4.126 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_rsp_width_adapter|data_reg[17]                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.194     ; 3.679      ;
; 4.126 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_rsp_width_adapter|data_reg[30]                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.194     ; 3.679      ;
; 4.126 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_rsp_width_adapter|data_reg[29]                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.194     ; 3.679      ;
; 4.126 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_rsp_width_adapter|data_reg[28]                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.194     ; 3.679      ;
; 4.128 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[10]                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.105     ; 3.766      ;
; 4.128 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[25]                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.105     ; 3.766      ;
; 4.128 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[15]                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.105     ; 3.766      ;
; 4.128 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[18]                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.105     ; 3.766      ;
; 4.128 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[20]                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.105     ; 3.766      ;
; 4.129 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.755      ;
; 4.129 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.755      ;
; 4.129 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.755      ;
; 4.129 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.755      ;
; 4.129 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.755      ;
; 4.129 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.755      ;
; 4.129 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.755      ;
; 4.129 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.755      ;
; 4.129 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.755      ;
; 4.132 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_cmd_width_adapter|p0_reg_address_field[2]                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 3.727      ;
; 4.132 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_cmd_width_adapter|p0_reg_byte_cnt_field[2]                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 3.727      ;
; 4.133 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|write_master:dma_write_master|write_burst_control:the_write_burst_control|burst_counter[0]                                                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.745      ;
; 4.133 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|write_master:dma_write_master|write_burst_control:the_write_burst_control|burst_counter[1]                                                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.745      ;
; 4.133 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|write_master:dma_write_master|write_burst_control:the_write_burst_control|burst_counter[2]                                                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.745      ;
; 4.133 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|write_master:dma_write_master|write_burst_control:the_write_burst_control|burst_counter[3]                                                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.745      ;
; 4.133 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|write_master:dma_write_master|write_burst_control:the_write_burst_control|burst_counter[4]                                                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.745      ;
; 4.133 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|read_master:dma_read_master|pending_reads_counter[9]                                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 3.754      ;
; 4.133 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.751      ;
; 4.133 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.751      ;
; 4.133 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.751      ;
; 4.133 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.751      ;
; 4.133 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.751      ;
; 4.133 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.751      ;
; 4.133 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.751      ;
; 4.134 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|wrreq_delaya[1]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 3.746      ;
; 4.134 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|empty_dff_OTERM455                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 3.746      ;
; 4.134 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|empty_dff_OTERM453_OTERM1537                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 3.746      ;
; 4.134 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|read_master:dma_read_master|scfifo:the_master_to_st_fifo|scfifo_0b11:auto_generated|a_dpfifo_j211:dpfifo|full_dff                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 3.746      ;
; 4.135 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[145]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 3.723      ;
; 4.135 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[144]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 3.723      ;
; 4.135 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 3.723      ;
; 4.135 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 3.723      ;
; 4.135 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 3.723      ;
; 4.135 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 3.723      ;
; 4.135 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 3.723      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|altpll_qsys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                                            ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.936 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_reg                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 1.189      ;
; 0.936 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[1]                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 1.189      ;
; 0.936 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_reg                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 1.189      ;
; 0.936 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[1]                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.082      ; 1.189      ;
; 1.364 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.INSERT_ANC                                                                            ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 1.622      ;
; 1.364 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 1.622      ;
; 1.364 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|start_of_ap                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 1.622      ;
; 1.364 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.SYNCHED                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 1.622      ;
; 1.364 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                        ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 1.622      ;
; 1.493 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 1.754      ;
; 1.493 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 1.754      ;
; 1.493 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0]                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.090      ; 1.754      ;
; 1.494 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.756      ;
; 1.494 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.756      ;
; 1.494 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.756      ;
; 1.494 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|sync_lost                                                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.756      ;
; 1.494 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.756      ;
; 1.494 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_pipeline[0]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.756      ;
; 1.494 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.756      ;
; 1.494 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync1[0]                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 1.756      ;
; 1.516 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[1]                                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 1.775      ;
; 1.516 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_SOP                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 1.775      ;
; 1.516 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 1.775      ;
; 1.516 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[0]                                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 1.775      ;
; 1.516 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|sop_reg                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.088      ; 1.775      ;
; 1.518 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[1]                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 1.778      ;
; 1.518 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_valid                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 1.778      ;
; 1.518 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_3                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 1.778      ;
; 1.518 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 1.778      ;
; 1.518 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_2                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.089      ; 1.778      ;
; 1.786 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 2.041      ;
; 1.786 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 2.041      ;
; 1.786 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[0]                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 2.041      ;
; 1.905 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[12]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 2.172      ;
; 1.905 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[17]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 2.172      ;
; 1.933 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[1]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.086      ; 2.190      ;
; 1.933 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[4]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.086      ; 2.190      ;
; 1.933 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[8]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.086      ; 2.190      ;
; 1.933 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[14]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.086      ; 2.190      ;
; 1.933 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[18]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.086      ; 2.190      ;
; 1.933 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[19]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.086      ; 2.190      ;
; 1.933 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field[3]                                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.086      ; 2.190      ;
; 1.933 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field[2]                                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.086      ; 2.190      ;
; 1.968 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[0]                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 2.218      ;
; 1.968 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.214      ;
; 1.968 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.214      ;
; 1.968 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.214      ;
; 1.968 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[0]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 2.218      ;
; 1.968 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 2.218      ;
; 1.968 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 2.218      ;
; 1.968 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 2.218      ;
; 1.968 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 2.218      ;
; 1.968 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 2.218      ;
; 1.968 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.214      ;
; 1.968 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.214      ;
; 1.968 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.214      ;
; 1.968 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.214      ;
; 1.968 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 2.214      ;
; 1.986 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[6]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 2.236      ;
; 1.986 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[13]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 2.236      ;
; 1.986 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[21]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 2.236      ;
; 1.986 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[23]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 2.236      ;
; 1.986 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.240      ;
; 1.986 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.240      ;
; 1.986 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.240      ;
; 1.986 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.240      ;
; 2.003 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 2.247      ;
; 2.003 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 2.247      ;
; 2.003 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 2.247      ;
; 2.003 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 2.247      ;
; 2.150 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[15]                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.404      ;
; 2.150 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[14]                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.404      ;
; 2.150 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[13]                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.404      ;
; 2.150 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[12]                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.404      ;
; 2.150 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[11]                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.404      ;
; 2.150 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[10]                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.404      ;
; 2.150 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[9]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.404      ;
; 2.150 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[8]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.404      ;
; 2.150 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[7]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.404      ;
; 2.150 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[6]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.404      ;
; 2.150 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[5]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.404      ;
; 2.150 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[4]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.404      ;
; 2.150 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[3]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.404      ;
; 2.150 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[2]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.404      ;
; 2.150 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[1]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.404      ;
; 2.150 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[0]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 2.404      ;
; 2.197 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[0]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 2.453      ;
; 2.197 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[2]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 2.453      ;
; 2.197 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[3]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 2.453      ;
; 2.197 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[5]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 2.453      ;
; 2.197 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[7]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 2.453      ;
; 2.197 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[9]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 2.453      ;
; 2.197 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[10]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 2.453      ;
; 2.197 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[11]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 2.453      ;
; 2.197 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[15]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 2.453      ;
; 2.197 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[16]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 2.453      ;
; 2.197 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[20]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 2.453      ;
; 2.197 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[22]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 2.453      ;
; 3.519 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[10] ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.473      ; 4.163      ;
; 3.519 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[13] ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.473      ; 4.163      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                            ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 1.114 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.366      ;
; 1.114 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.366      ;
; 1.114 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.366      ;
; 1.114 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.366      ;
; 1.114 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.366      ;
; 1.114 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.366      ;
; 1.114 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.366      ;
; 1.114 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.366      ;
; 1.114 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.366      ;
; 1.114 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.366      ;
; 1.114 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.366      ;
; 1.114 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.366      ;
; 1.114 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.366      ;
; 1.114 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.366      ;
; 1.114 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.366      ;
; 1.136 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.388      ;
; 1.136 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.388      ;
; 1.136 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.388      ;
; 1.136 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.388      ;
; 1.136 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.388      ;
; 1.136 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.388      ;
; 1.136 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.388      ;
; 1.136 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.388      ;
; 1.136 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.388      ;
; 1.136 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.388      ;
; 1.136 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.388      ;
; 1.225 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.477      ;
; 1.225 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.477      ;
; 1.225 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.477      ;
; 1.225 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.477      ;
; 1.225 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.477      ;
; 1.225 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.477      ;
; 1.225 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.477      ;
; 1.225 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.477      ;
; 1.229 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.480      ;
; 1.229 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.480      ;
; 1.229 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.480      ;
; 1.229 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.480      ;
; 1.229 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.480      ;
; 1.268 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 1.512      ;
; 1.268 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 1.512      ;
; 1.268 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 1.512      ;
; 1.268 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 1.512      ;
; 1.268 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 1.512      ;
; 1.513 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 1.757      ;
; 1.513 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 1.757      ;
; 1.513 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 1.757      ;
; 1.819 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[2]                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 2.072      ;
; 1.819 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[0]                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 2.072      ;
; 1.819 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[1]                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 2.072      ;
; 1.819 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 2.072      ;
; 1.842 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 2.091      ;
; 1.842 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 2.091      ;
; 1.842 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[7]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 2.091      ;
; 1.842 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[6]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 2.091      ;
; 1.842 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[5]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 2.091      ;
; 1.842 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[4]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 2.091      ;
; 1.842 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[3]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 2.091      ;
; 1.842 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[2]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 2.091      ;
; 1.842 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[1]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 2.091      ;
; 1.842 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[0]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 2.091      ;
; 1.842 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_sent_pipe[0]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 2.091      ;
; 1.842 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|non_posted_hold                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 2.091      ;
; 1.924 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[12]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 2.176      ;
; 1.924 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[14]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 2.176      ;
; 1.924 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[13]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 2.176      ;
; 1.924 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[5]                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 2.176      ;
; 1.924 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[7]                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 2.176      ;
; 1.924 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[6]                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 2.176      ;
; 1.931 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[11]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 2.175      ;
; 1.931 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[4]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 2.175      ;
; 1.931 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[5]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 2.175      ;
; 1.931 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[6]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 2.175      ;
; 1.931 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[7]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 2.175      ;
; 1.931 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[8]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 2.175      ;
; 1.931 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[10]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 2.175      ;
; 1.931 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[9]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 2.175      ;
; 1.959 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[12]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 2.205      ;
; 1.959 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[13]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 2.205      ;
; 1.959 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[14]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 2.205      ;
; 1.959 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[31]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 2.205      ;
; 1.959 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[19]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 2.205      ;
; 1.959 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[26]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 2.205      ;
; 1.959 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[22]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 2.205      ;
; 2.000 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[4]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.231      ;
; 2.000 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[5]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.231      ;
; 2.000 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[6]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.231      ;
; 2.000 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[7]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.231      ;
; 2.000 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[8]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.231      ;
; 2.000 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[9]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.231      ;
; 2.000 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[1]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.231      ;
; 2.000 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[2]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.231      ;
; 2.000 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[11]                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.231      ;
; 2.000 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[3]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.231      ;
; 2.000 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[12]                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.231      ;
; 2.000 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[8]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.231      ;
; 2.000 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[10]                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.231      ;
; 2.000 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[0]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.231      ;
; 2.000 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_ena[0]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.231      ;
; 2.000 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[12]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 2.231      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|altpll_qsys|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                           ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 3.543 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[15]                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.542      ; 4.256      ;
; 3.543 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[14]                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.542      ; 4.256      ;
; 3.543 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]                                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.542      ; 4.256      ;
; 3.543 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid                                                                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.542      ; 4.256      ;
; 3.543 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[0]                                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.542      ; 4.256      ;
; 3.543 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[3]                                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.542      ; 4.256      ;
; 3.543 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[4]                                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.542      ; 4.256      ;
; 3.543 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[5]                                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.542      ; 4.256      ;
; 3.543 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[9]_NEW1339_OTERM2445                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.542      ; 4.256      ;
; 3.552 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[1]                                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.533      ; 4.256      ;
; 3.552 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[8]_NEW1337_OTERM2443                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.533      ; 4.256      ;
; 3.552 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[10]_OTERM1611                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.533      ; 4.256      ;
; 3.553 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.509      ; 4.233      ;
; 3.553 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                                                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.509      ; 4.233      ;
; 3.553 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.509      ; 4.233      ;
; 3.553 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[6]                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.533      ; 4.257      ;
; 3.553 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[6]~0_OTERM2204                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.533      ; 4.257      ;
; 3.553 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[8]                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.533      ; 4.257      ;
; 3.553 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[8]~2_OTERM2507                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.533      ; 4.257      ;
; 3.553 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.503      ; 4.227      ;
; 3.553 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.509      ; 4.233      ;
; 3.555 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.503      ; 4.229      ;
; 3.557 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.509      ; 4.237      ;
; 3.557 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.509      ; 4.237      ;
; 3.557 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.509      ; 4.237      ;
; 3.557 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.509      ; 4.237      ;
; 3.557 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.509      ; 4.237      ;
; 3.557 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[144]                                                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.509      ; 4.237      ;
; 3.557 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.509      ; 4.237      ;
; 3.557 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.509      ; 4.237      ;
; 3.557 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.509      ; 4.237      ;
; 3.557 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.509      ; 4.237      ;
; 3.557 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.509      ; 4.237      ;
; 3.557 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.509      ; 4.237      ;
; 3.567 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.497      ; 4.235      ;
; 3.567 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.497      ; 4.235      ;
; 3.567 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.497      ; 4.235      ;
; 3.567 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.497      ; 4.235      ;
; 3.567 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.497      ; 4.235      ;
; 3.567 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.497      ; 4.235      ;
; 3.570 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[9]                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.515      ; 4.256      ;
; 3.570 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[9]~3_OTERM2509                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.515      ; 4.256      ;
; 3.570 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[11]                                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.515      ; 4.256      ;
; 3.570 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[14]                                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.515      ; 4.256      ;
; 3.570 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[0]           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 4.222      ;
; 3.571 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_eop                                                                                                                                                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.483      ; 4.225      ;
; 3.571 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|int_valid_reg                                                                                                                                                                                                                                       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.483      ; 4.225      ;
; 3.571 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_sop                                                                                                                                                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.483      ; 4.225      ;
; 3.572 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.489      ; 4.232      ;
; 3.572 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[147]                                                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.489      ; 4.232      ;
; 3.573 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[24]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.484      ; 4.228      ;
; 3.573 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.496      ; 4.240      ;
; 3.573 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.496      ; 4.240      ;
; 3.573 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.496      ; 4.240      ;
; 3.573 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.496      ; 4.240      ;
; 3.573 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.496      ; 4.240      ;
; 3.574 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 4.222      ;
; 3.575 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.479      ; 4.225      ;
; 3.575 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|count[0]                                                                                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.479      ; 4.225      ;
; 3.575 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|use_reg                                                                                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.479      ; 4.225      ;
; 3.575 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.499      ; 4.245      ;
; 3.575 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.499      ; 4.245      ;
; 3.575 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.499      ; 4.245      ;
; 3.575 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.499      ; 4.245      ;
; 3.575 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.499      ; 4.245      ;
; 3.575 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.499      ; 4.245      ;
; 3.575 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.499      ; 4.245      ;
; 3.575 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.499      ; 4.245      ;
; 3.575 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.479      ; 4.225      ;
; 3.575 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_empty_reg                                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.510      ; 4.256      ;
; 3.575 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[17]                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.510      ; 4.256      ;
; 3.575 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[16]                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.510      ; 4.256      ;
; 3.575 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[18]                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.510      ; 4.256      ;
; 3.576 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|have_active_cmd                                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.509      ; 4.256      ;
; 3.576 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.mode[0]                                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.509      ; 4.256      ;
; 3.578 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113]                                                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 4.219      ;
; 3.578 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[114]                                                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 4.219      ;
; 3.578 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[115]                                                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 4.219      ;
; 3.578 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[117]                                                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 4.219      ;
; 3.578 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[119]                                                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 4.219      ;
; 3.579 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[6]_NEW1333_OTERM2439                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.506      ; 4.256      ;
; 3.579 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[7]_NEW1335_OTERM2441                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.506      ; 4.256      ;
; 3.581 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|Add3~10_OTERM483                                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.500      ; 4.252      ;
; 3.581 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|Add3~12_OTERM481                                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.500      ; 4.252      ;
; 3.581 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|Add3~14_OTERM479                                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.500      ; 4.252      ;
; 3.581 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|Add3~16_OTERM477                                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.500      ; 4.252      ;
; 3.581 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|Add3~18_OTERM473                                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.500      ; 4.252      ;
; 3.582 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[0]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.502      ; 4.255      ;
; 3.582 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[1]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.502      ; 4.255      ;
; 3.582 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[2]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.502      ; 4.255      ;
; 3.582 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[3]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.502      ; 4.255      ;
; 3.582 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[4]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.502      ; 4.255      ;
; 3.582 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[5]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.502      ; 4.255      ;
; 3.584 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.490      ; 4.245      ;
; 3.584 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.490      ; 4.245      ;
; 3.586 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][7] ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 4.258      ;
; 3.586 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:video_dma_write_avalon_dma_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.484      ; 4.241      ;
; 3.587 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.483      ; 4.241      ;
; 3.587 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[31]                                                                                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.490      ; 4.248      ;
; 3.587 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.482      ; 4.240      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 99
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.232
Worst Case Available Settling Time: 6.282 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                   ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.680  ; 0.000         ;
; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; 2.616  ; 0.000         ;
; n/a                                                                         ; 17.146 ; 0.000         ;
; clock_50_1                                                                  ; 18.346 ; 0.000         ;
; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; 34.790 ; 0.000         ;
; vga_clk                                                                     ; 38.069 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                   ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.060 ; 0.000         ;
; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; 0.112 ; 0.000         ;
; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; 0.167 ; 0.000         ;
; clock_50_1                                                                  ; 0.182 ; 0.000         ;
; vga_clk                                                                     ; 0.955 ; 0.000         ;
; n/a                                                                         ; 2.671 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                               ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; 3.653 ; 0.000         ;
; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; 3.840 ; 0.000         ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 5.705 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; 0.488 ; 0.000         ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.567 ; 0.000         ;
; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; 2.108 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout ; 2.000  ; 0.000         ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout    ; 2.000  ; 0.000         ;
; u0|altpll_qsys|sd1|pll7|clk[0]                                                                                    ; 3.061  ; 0.000         ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                       ; 3.673  ; 0.000         ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                          ; 3.994  ; 0.000         ;
; pcie_ref_clk                                                                                                      ; 4.570  ; 0.000         ;
; clock_50_1                                                                                                        ; 9.312  ; 0.000         ;
; clock_50_2                                                                                                        ; 16.000 ; 0.000         ;
; clock_50_3                                                                                                        ; 16.000 ; 0.000         ;
; u0|altpll_qsys|sd1|pll7|clk[2]                                                                                    ; 19.730 ; 0.000         ;
; vga_clk                                                                                                           ; 36.000 ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                                                                                                                                              ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 1.680 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.063      ; 6.338      ;
; 1.680 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.063      ; 6.338      ;
; 1.681 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a20~portb_address_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.057      ; 6.385      ;
; 1.681 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.063      ; 6.337      ;
; 1.681 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.063      ; 6.337      ;
; 1.682 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a20~portb_address_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.057      ; 6.384      ;
; 1.687 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.065      ; 6.333      ;
; 1.687 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.065      ; 6.333      ;
; 1.688 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a20~portb_address_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.059      ; 6.380      ;
; 1.693 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.065      ; 6.327      ;
; 1.693 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.065      ; 6.327      ;
; 1.694 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a20~portb_address_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.059      ; 6.374      ;
; 1.699 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[20]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.057      ; 6.313      ;
; 1.699 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[21]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.057      ; 6.313      ;
; 1.699 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.071      ; 6.327      ;
; 1.699 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.071      ; 6.327      ;
; 1.700 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a20~portb_address_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.065      ; 6.374      ;
; 1.700 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[20]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.057      ; 6.312      ;
; 1.700 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[21]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.057      ; 6.312      ;
; 1.706 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[20]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.059      ; 6.308      ;
; 1.706 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[21]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.059      ; 6.308      ;
; 1.706 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.071      ; 6.320      ;
; 1.706 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.071      ; 6.320      ;
; 1.707 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a20~portb_address_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.065      ; 6.367      ;
; 1.712 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[20]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.059      ; 6.302      ;
; 1.712 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[21]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.059      ; 6.302      ;
; 1.718 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[2]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.068      ; 6.305      ;
; 1.718 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[3]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.068      ; 6.305      ;
; 1.718 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[20]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.065      ; 6.302      ;
; 1.718 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[21]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.065      ; 6.302      ;
; 1.719 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[2]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.068      ; 6.304      ;
; 1.719 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[3]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.068      ; 6.304      ;
; 1.725 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[2]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.070      ; 6.300      ;
; 1.725 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[3]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.070      ; 6.300      ;
; 1.725 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[20]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.065      ; 6.295      ;
; 1.725 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[21]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.065      ; 6.295      ;
; 1.730 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[19] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.063      ; 6.288      ;
; 1.730 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[19] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.063      ; 6.288      ;
; 1.731 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[19] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a20~portb_address_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.057      ; 6.335      ;
; 1.731 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[2]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.070      ; 6.294      ;
; 1.731 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[3]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.070      ; 6.294      ;
; 1.735 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[0]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.072      ; 6.292      ;
; 1.735 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[1]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.072      ; 6.292      ;
; 1.736 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[0]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.072      ; 6.291      ;
; 1.736 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[1]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.072      ; 6.291      ;
; 1.737 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[2]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.076      ; 6.294      ;
; 1.737 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[3]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.076      ; 6.294      ;
; 1.737 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[21] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.063      ; 6.281      ;
; 1.737 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[21] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.063      ; 6.281      ;
; 1.738 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[21] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a20~portb_address_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.057      ; 6.328      ;
; 1.742 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a2~portb_address_reg0  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.068      ; 6.335      ;
; 1.742 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[0]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.074      ; 6.287      ;
; 1.742 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[1]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.074      ; 6.287      ;
; 1.743 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a2~portb_address_reg0  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.068      ; 6.334      ;
; 1.744 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[2]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.076      ; 6.287      ;
; 1.744 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[3]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.076      ; 6.287      ;
; 1.748 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[0]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.074      ; 6.281      ;
; 1.748 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[1]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.074      ; 6.281      ;
; 1.749 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[19] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[20]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.057      ; 6.263      ;
; 1.749 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[19] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[21]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.057      ; 6.263      ;
; 1.749 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a2~portb_address_reg0  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.070      ; 6.330      ;
; 1.752 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[12]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.052      ; 6.255      ;
; 1.752 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[13]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.052      ; 6.255      ;
; 1.753 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[12]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.052      ; 6.254      ;
; 1.753 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[13]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.052      ; 6.254      ;
; 1.754 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[0]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.080      ; 6.281      ;
; 1.754 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[1]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.080      ; 6.281      ;
; 1.755 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a2~portb_address_reg0  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.070      ; 6.324      ;
; 1.756 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[21] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[20]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.057      ; 6.256      ;
; 1.756 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[21] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[21]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.057      ; 6.256      ;
; 1.759 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[12]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.054      ; 6.250      ;
; 1.759 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[13]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.054      ; 6.250      ;
; 1.761 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a2~portb_address_reg0  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.076      ; 6.324      ;
; 1.761 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[0]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.080      ; 6.274      ;
; 1.761 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[1]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.080      ; 6.274      ;
; 1.763 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a14~portb_address_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.063      ; 6.309      ;
; 1.764 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a14~portb_address_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.063      ; 6.308      ;
; 1.765 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[12]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.054      ; 6.244      ;
; 1.765 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[13]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.054      ; 6.244      ;
; 1.766 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[10]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.059      ; 6.248      ;
; 1.766 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[15] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[11]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.059      ; 6.248      ;
; 1.767 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[16] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[14]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.063      ; 6.251      ;
; 1.767 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[16] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[15]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.063      ; 6.251      ;
; 1.767 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[10]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.059      ; 6.247      ;
; 1.767 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[14] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[11]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.059      ; 6.247      ;
; 1.768 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[16] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a20~portb_address_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.057      ; 6.298      ;
; 1.768 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[19] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[2]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.068      ; 6.255      ;
; 1.768 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[19] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[3]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.068      ; 6.255      ;
; 1.768 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a2~portb_address_reg0  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.076      ; 6.317      ;
; 1.770 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a14~portb_address_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.065      ; 6.304      ;
; 1.771 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[12]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.060      ; 6.244      ;
; 1.771 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[9]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[13]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.060      ; 6.244      ;
; 1.773 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[10]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.061      ; 6.243      ;
; 1.773 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[11] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[11]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.061      ; 6.243      ;
; 1.775 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[21] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[2]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.068      ; 6.248      ;
; 1.775 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[21] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[3]                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.068      ; 6.248      ;
; 1.776 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|ram_block1a14~portb_address_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.065      ; 6.298      ;
; 1.778 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[12]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.060      ; 6.237      ;
; 1.778 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[7]  ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[13]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.060      ; 6.237      ;
; 1.779 ; de2i_150_qsys:u0|read_master:dma_read_master|length_counter[10] ; de2i_150_qsys:u0|write_master:dma_write_master|scfifo:the_st_to_master_fifo|scfifo_1b11:auto_generated|a_dpfifo_k211:dpfifo|altsyncram_3oh1:FIFOram|q_b[10]                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.061      ; 6.237      ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_qsys|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                 ; To Node                                                                                                                                  ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 2.616 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a11~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.150      ; 4.209      ;
; 2.616 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a20~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.154      ; 4.213      ;
; 2.616 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a22~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.158      ; 4.217      ;
; 2.635 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a23~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.140      ; 4.180      ;
; 2.638 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a16~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.152      ; 4.189      ;
; 2.654 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a26~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.144      ; 4.165      ;
; 2.657 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a35~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.157      ; 4.175      ;
; 2.668 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a47~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.147      ; 4.154      ;
; 2.674 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a11~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.150      ; 4.151      ;
; 2.674 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a20~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.154      ; 4.155      ;
; 2.674 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a22~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.158      ; 4.159      ;
; 2.687 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a11~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.150      ; 4.138      ;
; 2.687 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a20~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.154      ; 4.142      ;
; 2.687 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a22~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.158      ; 4.146      ;
; 2.693 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a23~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.140      ; 4.122      ;
; 2.696 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a16~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.152      ; 4.131      ;
; 2.700 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a41~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.156      ; 4.131      ;
; 2.706 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a23~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.140      ; 4.109      ;
; 2.709 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a16~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.152      ; 4.118      ;
; 2.712 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a7~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.105      ; 4.068      ;
; 2.712 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a26~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.144      ; 4.107      ;
; 2.715 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a35~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.157      ; 4.117      ;
; 2.722 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a44~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.110      ; 4.063      ;
; 2.724 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a32~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.119      ; 4.070      ;
; 2.725 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a38~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.143      ; 4.093      ;
; 2.725 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a26~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.144      ; 4.094      ;
; 2.726 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a47~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.147      ; 4.096      ;
; 2.728 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a35~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.157      ; 4.104      ;
; 2.731 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|rd_address                                                                                   ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[3]                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.054     ; 3.820      ;
; 2.731 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a46~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.158      ; 4.102      ;
; 2.732 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a45~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.145      ; 4.088      ;
; 2.736 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a15~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.121      ; 4.060      ;
; 2.739 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a0~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.175      ; 4.111      ;
; 2.739 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a47~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.147      ; 4.083      ;
; 2.743 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a43~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.158      ; 4.090      ;
; 2.746 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a9~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.176      ; 4.105      ;
; 2.746 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                              ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a11~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.150      ; 4.079      ;
; 2.746 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                              ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a20~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.154      ; 4.083      ;
; 2.746 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                              ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a22~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.158      ; 4.087      ;
; 2.751 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a1~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.177      ; 4.101      ;
; 2.757 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|rd_address                                                                                   ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[4]                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.054     ; 3.794      ;
; 2.758 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a41~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.156      ; 4.073      ;
; 2.759 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a27~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.158      ; 4.074      ;
; 2.761 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a40~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.142      ; 4.056      ;
; 2.765 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|rd_address                                                                                   ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[2]                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.054     ; 3.786      ;
; 2.765 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a2~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.144      ; 4.054      ;
; 2.765 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                              ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a23~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.140      ; 4.050      ;
; 2.768 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                              ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a16~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.152      ; 4.059      ;
; 2.769 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a14~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.164      ; 4.070      ;
; 2.770 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a7~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.105      ; 4.010      ;
; 2.771 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg       ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a11~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.149      ; 4.053      ;
; 2.771 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg       ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a20~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.153      ; 4.057      ;
; 2.771 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg       ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a22~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.157      ; 4.061      ;
; 2.771 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a41~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.156      ; 4.060      ;
; 2.774 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a13~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.145      ; 4.046      ;
; 2.776 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a31~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.144      ; 4.043      ;
; 2.780 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|rd_address                                                                                   ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[6]                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.054     ; 3.771      ;
; 2.780 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a44~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.110      ; 4.005      ;
; 2.782 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a32~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.119      ; 4.012      ;
; 2.783 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a7~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.105      ; 3.997      ;
; 2.783 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a38~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.143      ; 4.035      ;
; 2.784 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                              ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a26~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.144      ; 4.035      ;
; 2.786 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a49~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.163      ; 4.052      ;
; 2.787 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                              ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a35~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.157      ; 4.045      ;
; 2.789 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a46~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.158      ; 4.044      ;
; 2.790 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg       ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a23~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.139      ; 4.024      ;
; 2.790 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a45~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.145      ; 4.030      ;
; 2.793 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg       ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a16~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.151      ; 4.033      ;
; 2.793 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a44~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.110      ; 3.992      ;
; 2.794 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a15~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.121      ; 4.002      ;
; 2.795 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a32~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.119      ; 3.999      ;
; 2.796 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a42~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.177      ; 4.056      ;
; 2.796 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a38~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.143      ; 4.022      ;
; 2.797 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a0~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.175      ; 4.053      ;
; 2.798 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a30~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.177      ; 4.054      ;
; 2.798 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                              ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a47~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.147      ; 4.024      ;
; 2.801 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a43~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.158      ; 4.032      ;
; 2.802 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a46~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.158      ; 4.031      ;
; 2.803 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a45~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.145      ; 4.017      ;
; 2.804 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a9~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.176      ; 4.047      ;
; 2.806 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg       ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a11~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.150      ; 4.019      ;
; 2.806 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg       ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a20~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.154      ; 4.023      ;
; 2.806 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg       ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a22~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.158      ; 4.027      ;
; 2.807 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a15~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.121      ; 3.989      ;
; 2.808 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold       ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a11~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.150      ; 4.017      ;
; 2.808 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold       ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a20~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.154      ; 4.021      ;
; 2.808 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold       ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a22~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.158      ; 4.025      ;
; 2.809 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg       ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a26~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.143      ; 4.009      ;
; 2.809 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a1~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.177      ; 4.043      ;
; 2.810 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a0~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.175      ; 4.040      ;
; 2.811 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a28~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.161      ; 4.025      ;
; 2.812 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg       ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a35~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.156      ; 4.019      ;
; 2.814 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a43~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.158      ; 4.019      ;
; 2.817 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a9~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.176      ; 4.034      ;
; 2.817 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a27~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.158      ; 4.016      ;
; 2.818 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a5~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.164      ; 4.021      ;
; 2.819 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[0]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a36~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.160      ; 4.016      ;
; 2.819 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a40~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.142      ; 3.998      ;
; 2.822 ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|de2i_150_qsys_sdram_input_efifo_module:the_de2i_150_qsys_sdram_input_efifo_module|entries[1]                                                                                   ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a1~portb_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.177      ; 4.030      ;
; 2.823 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg       ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a47~portb_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; 0.146      ; 3.998      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                     ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 17.146 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.504     ; 0.350      ;
; 17.167 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.504     ; 0.329      ;
; 17.167 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.504     ; 0.329      ;
; 17.167 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.504     ; 0.329      ;
; 17.167 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.504     ; 0.329      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_50_1'                                                                                                                 ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.346 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.590      ;
; 18.369 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.567      ;
; 18.375 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.561      ;
; 18.413 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.523      ;
; 18.414 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.522      ;
; 18.414 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.522      ;
; 18.433 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.503      ;
; 18.435 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.501      ;
; 18.437 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.499      ;
; 18.439 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.497      ;
; 18.443 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.493      ;
; 18.443 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.493      ;
; 18.481 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.455      ;
; 18.482 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.454      ;
; 18.482 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.454      ;
; 18.499 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.437      ;
; 18.501 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.435      ;
; 18.502 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.434      ;
; 18.503 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.433      ;
; 18.505 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.431      ;
; 18.507 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.429      ;
; 18.511 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.425      ;
; 18.511 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.425      ;
; 18.549 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.387      ;
; 18.550 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.386      ;
; 18.550 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.386      ;
; 18.551 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.385      ;
; 18.566 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.370      ;
; 18.567 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.369      ;
; 18.569 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.367      ;
; 18.570 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.366      ;
; 18.571 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.365      ;
; 18.573 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.363      ;
; 18.573 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.363      ;
; 18.575 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.361      ;
; 18.575 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.361      ;
; 18.579 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.357      ;
; 18.579 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.357      ;
; 18.617 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.319      ;
; 18.618 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.318      ;
; 18.618 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.318      ;
; 18.618 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.318      ;
; 18.619 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.317      ;
; 18.634 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.302      ;
; 18.635 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.301      ;
; 18.637 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.299      ;
; 18.637 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.299      ;
; 18.638 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.298      ;
; 18.639 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.297      ;
; 18.641 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.295      ;
; 18.641 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.295      ;
; 18.641 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.295      ;
; 18.643 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.293      ;
; 18.643 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.293      ;
; 18.643 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.293      ;
; 18.647 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.289      ;
; 18.647 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.289      ;
; 18.685 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.251      ;
; 18.686 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.250      ;
; 18.686 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.250      ;
; 18.686 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.250      ;
; 18.686 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.250      ;
; 18.687 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.249      ;
; 18.702 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.234      ;
; 18.703 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.233      ;
; 18.705 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.231      ;
; 18.705 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.231      ;
; 18.705 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.231      ;
; 18.706 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.230      ;
; 18.707 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.229      ;
; 18.709 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.227      ;
; 18.709 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.227      ;
; 18.709 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.227      ;
; 18.710 ; heart_beat:heart_beat_clk50|cnt[12] ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.226      ;
; 18.711 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.225      ;
; 18.711 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.225      ;
; 18.711 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.225      ;
; 18.711 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.225      ;
; 18.715 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[14] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.221      ;
; 18.715 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.221      ;
; 18.753 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.183      ;
; 18.754 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[13] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.182      ;
; 18.754 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.182      ;
; 18.754 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.182      ;
; 18.754 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.182      ;
; 18.755 ; heart_beat:heart_beat_clk50|cnt[11] ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.181      ;
; 18.755 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.181      ;
; 18.770 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.166      ;
; 18.771 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.165      ;
; 18.773 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.163      ;
; 18.773 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.163      ;
; 18.773 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[14] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.163      ;
; 18.774 ; heart_beat:heart_beat_clk50|cnt[12] ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.162      ;
; 18.774 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.162      ;
; 18.775 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.161      ;
; 18.777 ; heart_beat:heart_beat_clk50|cnt[14] ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.048     ; 1.162      ;
; 18.777 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.159      ;
; 18.777 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.159      ;
; 18.777 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[13] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.159      ;
; 18.778 ; heart_beat:heart_beat_clk50|cnt[12] ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 1.158      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_qsys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 34.790 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.168     ; 5.029      ;
; 34.911 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.164     ; 4.912      ;
; 34.940 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.158     ; 4.889      ;
; 34.994 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.158     ; 4.835      ;
; 35.012 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.168     ; 4.807      ;
; 35.067 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.171     ; 4.749      ;
; 35.121 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.171     ; 4.695      ;
; 35.127 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.162     ; 4.698      ;
; 35.133 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.164     ; 4.690      ;
; 35.169 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.785      ;
; 35.240 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.714      ;
; 35.257 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.697      ;
; 35.261 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.032     ; 4.694      ;
; 35.282 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.168     ; 4.537      ;
; 35.317 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.032     ; 4.638      ;
; 35.328 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.626      ;
; 35.329 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.625      ;
; 35.331 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.623      ;
; 35.349 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.162     ; 4.476      ;
; 35.349 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.032     ; 4.606      ;
; 35.366 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.180     ; 4.441      ;
; 35.372 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.032     ; 4.583      ;
; 35.392 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.158     ; 4.437      ;
; 35.392 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.158     ; 4.437      ;
; 35.394 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.158     ; 4.435      ;
; 35.403 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.164     ; 4.420      ;
; 35.405 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.032     ; 4.550      ;
; 35.417 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.537      ;
; 35.419 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.535      ;
; 35.424 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.168     ; 4.395      ;
; 35.425 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.168     ; 4.394      ;
; 35.448 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.164     ; 4.375      ;
; 35.460 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.032     ; 4.495      ;
; 35.469 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.032     ; 4.486      ;
; 35.469 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.485      ;
; 35.513 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.441      ;
; 35.519 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.171     ; 4.297      ;
; 35.519 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.171     ; 4.297      ;
; 35.521 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.171     ; 4.295      ;
; 35.528 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.426      ;
; 35.545 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.164     ; 4.278      ;
; 35.546 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.164     ; 4.277      ;
; 35.555 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.399      ;
; 35.556 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.398      ;
; 35.557 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.032     ; 4.398      ;
; 35.567 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.387      ;
; 35.569 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.385      ;
; 35.581 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.041     ; 4.365      ;
; 35.588 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.180     ; 4.219      ;
; 35.619 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.162     ; 4.206      ;
; 35.619 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.037     ; 4.331      ;
; 35.624 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.037     ; 4.326      ;
; 35.626 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.328      ;
; 35.638 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.041     ; 4.308      ;
; 35.638 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.316      ;
; 35.640 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.314      ;
; 35.647 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.032     ; 4.308      ;
; 35.653 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.301      ;
; 35.659 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.032     ; 4.296      ;
; 35.661 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.032     ; 4.294      ;
; 35.663 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.291      ;
; 35.668 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.041     ; 4.278      ;
; 35.670 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.164     ; 4.153      ;
; 35.670 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.185     ; 4.132      ;
; 35.678 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.276      ;
; 35.686 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.037     ; 4.264      ;
; 35.703 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.032     ; 4.252      ;
; 35.705 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.158     ; 4.124      ;
; 35.707 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.037     ; 4.243      ;
; 35.709 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.037     ; 4.241      ;
; 35.712 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.037     ; 4.238      ;
; 35.714 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.041     ; 4.232      ;
; 35.715 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.032     ; 4.240      ;
; 35.715 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.239      ;
; 35.717 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.237      ;
; 35.717 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.032     ; 4.238      ;
; 35.725 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0]                                                                                                ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.168     ; 4.094      ;
; 35.727 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.227      ;
; 35.729 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.225      ;
; 35.729 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.225      ;
; 35.731 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.223      ;
; 35.758 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.032     ; 4.197      ;
; 35.761 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.162     ; 4.064      ;
; 35.762 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.162     ; 4.063      ;
; 35.770 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.032     ; 4.185      ;
; 35.771 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.037     ; 4.179      ;
; 35.772 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.032     ; 4.183      ;
; 35.773 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.037     ; 4.177      ;
; 35.786 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.043     ; 4.158      ;
; 35.788 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.041     ; 4.158      ;
; 35.797 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.037     ; 4.153      ;
; 35.799 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdemp_eq_comp_msb_aeb                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a14 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 4.139      ;
; 35.799 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.043     ; 4.145      ;
; 35.802 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.041     ; 4.144      ;
; 35.804 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.033     ; 4.150      ;
; 35.810 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.041     ; 4.136      ;
; 35.814 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdemp_eq_comp_msb_aeb                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a12 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 4.124      ;
; 35.817 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|out_address_reg_b[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.044     ; 4.126      ;
; 35.831 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdemp_eq_comp_msb_aeb                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a13 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.049     ; 4.107      ;
; 35.843 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdemp_eq_comp_msb_aeb                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.055      ; 4.167      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'vga_clk'                                                                                                                                        ;
+--------+------------------------------------------------------------------+----------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node  ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+----------+--------------------------------+-------------+--------------+------------+------------+
; 38.069 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[18] ; VGA_R[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.019     ; 3.822      ;
; 38.130 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[3]  ; VGA_B[3] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.019     ; 3.761      ;
; 38.198 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[10] ; VGA_G[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.019     ; 3.693      ;
; 38.266 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[6]  ; VGA_B[6] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.012     ; 3.632      ;
; 38.275 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[5]  ; VGA_B[5] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.019     ; 3.616      ;
; 38.280 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[7]  ; VGA_B[7] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.019     ; 3.611      ;
; 38.281 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[16] ; VGA_R[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.019     ; 3.610      ;
; 38.287 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[12] ; VGA_G[4] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.029     ; 3.594      ;
; 38.305 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[8]  ; VGA_G[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.019     ; 3.586      ;
; 38.310 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[21] ; VGA_R[5] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.012     ; 3.588      ;
; 38.313 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[0]  ; VGA_B[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.019     ; 3.578      ;
; 38.322 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[2]  ; VGA_B[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.019     ; 3.569      ;
; 38.325 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[1]  ; VGA_B[1] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.019     ; 3.566      ;
; 38.330 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[19] ; VGA_R[3] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.019     ; 3.561      ;
; 38.340 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[15] ; VGA_G[7] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.019     ; 3.551      ;
; 38.346 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[23] ; VGA_R[7] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.012     ; 3.552      ;
; 38.350 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[20] ; VGA_R[4] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.019     ; 3.541      ;
; 38.357 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[22] ; VGA_R[6] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.019     ; 3.534      ;
; 38.371 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[13] ; VGA_G[5] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.012     ; 3.527      ;
; 38.381 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[14] ; VGA_G[6] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.019     ; 3.510      ;
; 38.382 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[11] ; VGA_G[3] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.019     ; 3.509      ;
; 38.391 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[17] ; VGA_R[1] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.029     ; 3.490      ;
; 38.439 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[9]  ; VGA_G[1] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.019     ; 3.452      ;
; 38.445 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[4]  ; VGA_B[4] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 40.000       ; -0.019     ; 3.446      ;
+--------+------------------------------------------------------------------+----------+--------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.060 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[27]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.412      ;
; 0.061 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[11]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.413      ;
; 0.063 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[60]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.415      ;
; 0.063 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[43]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.415      ;
; 0.064 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[28]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.416      ;
; 0.064 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.417      ;
; 0.067 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[59]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.419      ;
; 0.069 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[47]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.421      ;
; 0.070 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[29]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.422      ;
; 0.071 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[63]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.423      ;
; 0.073 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[26]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.425      ;
; 0.073 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[42]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.425      ;
; 0.109 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.247      ; 0.460      ;
; 0.109 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.462      ;
; 0.111 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[17]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.457      ;
; 0.112 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.465      ;
; 0.112 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[34]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.465      ;
; 0.113 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[43]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.463      ;
; 0.113 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[39]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.247      ; 0.464      ;
; 0.114 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[0]                                                                                ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.460      ;
; 0.114 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[106]                         ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.458      ;
; 0.114 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.467      ;
; 0.115 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.462      ;
; 0.115 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[53]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.247      ; 0.466      ;
; 0.116 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[88]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.462      ;
; 0.117 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[94]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.470      ;
; 0.117 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[73]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.462      ;
; 0.117 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[78]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.237      ; 0.458      ;
; 0.117 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.470      ;
; 0.117 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                           ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.470      ;
; 0.118 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.471      ;
; 0.118 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.471      ;
; 0.119 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.245      ; 0.468      ;
; 0.119 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.472      ;
; 0.119 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                           ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.466      ;
; 0.119 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.463      ;
; 0.120 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[47]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.472      ;
; 0.120 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.467      ;
; 0.121 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[24]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.465      ;
; 0.121 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[1]                                                                                ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.467      ;
; 0.121 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[76]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.467      ;
; 0.121 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[35]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.247      ; 0.472      ;
; 0.122 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[18]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.466      ;
; 0.122 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[66]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.468      ;
; 0.122 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[18]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.468      ;
; 0.122 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.469      ;
; 0.122 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[54]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.245      ; 0.471      ;
; 0.123 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[55]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.467      ;
; 0.123 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.470      ;
; 0.123 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.476      ;
; 0.123 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.469      ;
; 0.123 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.469      ;
; 0.124 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[2]                                                                                ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.474      ;
; 0.124 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[13]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.470      ;
; 0.124 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[27]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.457      ;
; 0.124 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]                           ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.476      ;
; 0.124 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.245      ; 0.473      ;
; 0.124 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.477      ;
; 0.124 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                           ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.245      ; 0.473      ;
; 0.124 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                           ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.468      ;
; 0.124 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.476      ;
; 0.125 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[69]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.471      ;
; 0.125 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[81]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.471      ;
; 0.125 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[25]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.471      ;
; 0.125 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.477      ;
; 0.125 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.472      ;
; 0.125 ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|write_address[2]                                                                                                                     ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a40~porta_address_reg0                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.223      ; 0.452      ;
; 0.126 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[23]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.470      ;
; 0.126 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[8]                                                                                ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.459      ;
; 0.126 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[14]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.472      ;
; 0.126 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[46]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.478      ;
; 0.126 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[85]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.471      ;
; 0.126 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.479      ;
; 0.126 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                           ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.473      ;
; 0.126 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[75]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.478      ;
; 0.127 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.480      ;
; 0.127 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                           ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.471      ;
; 0.127 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[48]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.247      ; 0.478      ;
; 0.127 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[75]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.473      ;
; 0.128 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[4]                                                                                ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.478      ;
; 0.128 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[22]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.474      ;
; 0.128 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_address_reg0                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.478      ;
; 0.128 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                           ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.472      ;
; 0.128 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.472      ;
; 0.128 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.474      ;
; 0.129 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[44]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.481      ;
; 0.129 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.479      ;
; 0.129 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.482      ;
; 0.129 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[73]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.481      ;
; 0.130 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[22]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.474      ;
; 0.130 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[95]                                                                               ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.483      ;
; 0.130 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_address_reg0                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.251      ; 0.485      ;
; 0.130 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[2] ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_address_reg0                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.480      ;
; 0.130 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                       ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a0~porta_bytena_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.470      ;
; 0.130 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[80]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.480      ;
; 0.130 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[79]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.482      ;
; 0.130 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[36]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.247      ; 0.481      ;
; 0.131 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|cplram_data_out_reg[19]                                                                              ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_84h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.462      ;
; 0.131 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                           ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.250      ; 0.485      ;
; 0.131 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:modular_sgdma_dispatcher_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32]                          ; de2i_150_qsys:u0|dispatcher:modular_sgdma_dispatcher|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_30d1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.484      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_qsys|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.112 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][12]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 0.457      ;
; 0.113 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][25]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 0.458      ;
; 0.114 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][29]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 0.459      ;
; 0.116 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][21]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a8~porta_datain_reg0                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 0.461      ;
; 0.118 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][11]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 0.463      ;
; 0.118 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][10]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 0.463      ;
; 0.121 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][23]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 0.466      ;
; 0.121 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][8]                                                                                                                                                                                                                               ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.462      ;
; 0.123 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][15]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a8~porta_datain_reg0                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 0.468      ;
; 0.123 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[10]                                                                                                                                                                                                           ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a23~porta_datain_reg0                       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 0.466      ;
; 0.125 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][26]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 0.470      ;
; 0.125 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_1r|hr[0][2]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a32~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.462      ;
; 0.126 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][14]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a8~porta_datain_reg0                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 0.471      ;
; 0.127 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][7]                                                                                                                                                                                                                               ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 0.472      ;
; 0.127 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][6]                                                                                                                                                                                                                               ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.468      ;
; 0.128 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][24]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 0.473      ;
; 0.129 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_1r|hr[0][25]                                                                                                                                                                                                                             ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a32~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.466      ;
; 0.131 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][28]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 0.464      ;
; 0.131 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[6]                                                                                                                                                                                                            ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a23~porta_datain_reg0                       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 0.474      ;
; 0.132 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[7]                                                                                                                                                                                                            ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a23~porta_datain_reg0                       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 0.475      ;
; 0.133 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][31]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 0.466      ;
; 0.133 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][9]                                                                                                                                                                                                                               ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 0.466      ;
; 0.135 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_1r|hr[0][31]                                                                                                                                                                                                                             ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a32~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.472      ;
; 0.138 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_1r|hr[0][0]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a32~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 0.477      ;
; 0.138 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[12]                                                                                                                                                                                                           ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a0~porta_datain_reg0                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.475      ;
; 0.139 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][22]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a8~porta_datain_reg0                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 0.484      ;
; 0.139 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][5]                                                                                                                                                                                                                               ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 0.472      ;
; 0.139 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[9]                                                                                                                                                                                                            ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a23~porta_datain_reg0                       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 0.482      ;
; 0.139 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[1] ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a9~porta_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 0.478      ;
; 0.140 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_1r|hr[0][1]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a32~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 0.479      ;
; 0.141 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[1]                                                                                                                                                                                                                                                                 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 0.489      ;
; 0.142 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][13]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a17~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 0.490      ;
; 0.142 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[6]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.476      ;
; 0.142 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[5]                                                                                                                                                                                                                                                                 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 0.490      ;
; 0.143 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][30]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.469      ;
; 0.143 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[4]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.477      ;
; 0.145 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[0]                      ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a23~porta_address_reg0                      ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 0.490      ;
; 0.145 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[0] ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a0~porta_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 0.495      ;
; 0.146 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_1r|hr[0][17]                                                                                                                                                                                                                             ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a44~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 0.486      ;
; 0.146 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[5]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.480      ;
; 0.146 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[8]                                                                                                                                                                                                            ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a23~porta_datain_reg0                       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 0.489      ;
; 0.147 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][27]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 0.480      ;
; 0.148 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[11]                                                                                                                                                                                                           ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_sll1:auto_generated|ram_block1a23~porta_datain_reg0                       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 0.491      ;
; 0.148 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[0] ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a18~porta_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.489      ;
; 0.149 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[0]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.483      ;
; 0.149 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[10]                                                                                                                                                                                                                                                                ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 0.497      ;
; 0.149 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|wrptr_g[3]                                                                                                                                                                              ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~porta_address_reg0                                                                                                                                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.483      ;
; 0.149 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[6] ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a9~porta_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 0.488      ;
; 0.150 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[3]                                                                                                                                                                                                                                                                 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 0.498      ;
; 0.150 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[8]                                                                                                                                                                                                                                                                 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 0.498      ;
; 0.150 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[1] ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a0~porta_address_reg0  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 0.500      ;
; 0.151 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[4]                                                                                                                                                                                                                                                                 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 0.499      ;
; 0.152 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_1r|hr[0][26]                                                                                                                                                                                                                             ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a32~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.486      ;
; 0.152 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[0]                                                                                                                                                                                                                                                                 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 0.500      ;
; 0.152 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[7]                                                                                                                                                                                                                                                                 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 0.500      ;
; 0.153 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][16]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a8~porta_datain_reg0                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 0.486      ;
; 0.153 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[2]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.487      ;
; 0.153 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[0]                                                                                                                                                                                                                                                                 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 0.501      ;
; 0.154 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[9]                                                                                                                                                                                                                                                                 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a10~portb_address_reg0                                                                                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.489      ;
; 0.154 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[12]                                                                                                                                                                                                                                                                ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a10~portb_address_reg0                                                                                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.489      ;
; 0.155 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][0]                                                                                                                                                                                                                               ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a26~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.214      ; 0.473      ;
; 0.155 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|cntr_qdb:wr_ptr|counter_reg_bit[1]                                                                                                       ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.489      ;
; 0.155 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[11]                                                                                                                                                                                                                                                                ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 0.503      ;
; 0.155 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|wrptr_g[5]                                                                                                                                                                              ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~porta_address_reg0                                                                                                                                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 0.488      ;
; 0.157 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[10]                                                                                                                                                                                                                                                                ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a10~portb_address_reg0                                                                                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.492      ;
; 0.158 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][18]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a8~porta_datain_reg0                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.206      ; 0.468      ;
; 0.158 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][2]                                                                                                                                                                                                                               ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a26~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.483      ;
; 0.158 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|wr_ptr[2]                                                                                                                                                                                                                                                                 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|altsyncram:mem_rtl_0|altsyncram_edh1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 0.506      ;
; 0.159 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][3]                                                                                                                                                                                                                               ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a26~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.214      ; 0.477      ;
; 0.159 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|wrptr_g[1]                                                                                                                                                                              ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~porta_address_reg0                                                                                                                                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 0.492      ;
; 0.159 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[1] ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_22m1:auto_generated|ram_block1a18~porta_address_reg0 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.237      ; 0.500      ;
; 0.161 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][1]                                                                                                                                                                                                                               ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a26~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.214      ; 0.479      ;
; 0.162 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][17]                                                                                                                                                                                                                              ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a8~porta_datain_reg0                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.206      ; 0.472      ;
; 0.162 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|hr[0][4]                                                                                                                                                                                                                               ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|shift:row_2|altshift_taps:hr_rtl_0|shift_taps_uum:auto_generated|altsyncram_cr81:altsyncram2|ram_block3a26~porta_datain_reg0                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.214      ; 0.480      ;
; 0.165 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]                                                                                                                         ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.307      ;
; 0.165 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[0]                                                                                                                         ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[0]                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.307      ;
; 0.165 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[14]                                                                                                                    ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[14]                                                                                                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.307      ;
; 0.165 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[15]                                                                                                                    ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[15]                                                                                                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.307      ;
; 0.165 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_write:video_dma_write|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[26]                                                                                                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_write:video_dma_write|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[26]                                                                                                                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.307      ;
; 0.165 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|wrptr_g[7]                                                                                                                                                                              ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~porta_address_reg0                                                                                                                                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 0.498      ;
; 0.166 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[3]                                                                                                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[3]                                                                                                                                                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[1]                                                                                                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[1]                                                                                                                                                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[2]                                                                                                                                                                                             ; de2i_150_qsys:u0|de2i_150_qsys_video_dma_read:video_dma_read|altera_up_video_dma_to_stream:From_Memory_to_Stream|pending_reads[2]                                                                                                                                                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[6]                                                                                                                          ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[6]                                                                                                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[8]                                                                                                                          ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[8]                                                                                                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[9]                                                                                                                          ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[9]                                                                                                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[11]                                                                                                                         ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[11]                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[14]                                                                                                                         ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[14]                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.167 ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|register:r_11|r[30]                                                                                                                                                                                                                                ; de2i_150_qsys:u0|avalon_filter_3x3:avalon_stream_filter_3x3|conv:conv_unit|register:r_11|r[30]                                                                                                                                                                                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[11]                                                                                                                                                                                                                                                                ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[11]                                                                                                                                                                                                                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[1]                                                                                                                                                          ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[2]                                                                                                                                                          ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[3]                                                                                                                                                          ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[3]                                                                                                                                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[3]                                                                                                                                                         ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[3]                                                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[4]                                                                                                                                                          ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[4]                                                                                                                                                         ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[5]                                                                                                                                                         ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[6]                                                                                                                                                          ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[7]                                                                                                                                                         ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[7]                                                                                                                                                          ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_read_avalon_dma_control_slave_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_qsys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                            ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.167 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a11                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a11                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a10                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a10                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a9                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a9                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a8                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a8                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a7                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a7                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a6                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a6                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.307      ;
; 0.174 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[8]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[8]  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.315      ;
; 0.175 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[0]                                                                                                                              ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[0]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                           ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a0                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a0                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a1                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a1                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a5                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a5                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a4                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a4                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a12                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a12                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a14                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a14                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a13                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a13                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a2                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a2                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a3                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a3                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.INSERT_ANC                                                                            ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.INSERT_ANC                                                                            ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                             ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.SYNCHED                                                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.SYNCHED                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                        ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]                                                                                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 0.307      ;
; 0.183 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[0]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[0]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]                                                                                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg                                                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 0.314      ;
; 0.184 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[1]                                                                                                                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_reg                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 0.315      ;
; 0.185 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[1]                                                                                                                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_reg                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 0.316      ;
; 0.189 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[10]                                              ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[10]                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.321      ;
; 0.190 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_pipeline[0]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.323      ;
; 0.192 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[9]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[9]                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.324      ;
; 0.192 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|parity6                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a1                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.324      ;
; 0.194 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|parity6                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a0                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.326      ;
; 0.205 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a13                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[13]                                                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.337      ;
; 0.205 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a3                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.189      ; 0.498      ;
; 0.206 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a14                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|sub_parity7a[3]                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.338      ;
; 0.206 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a14                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[14]                                                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.338      ;
; 0.206 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a14                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|addr_store_b[0]                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.338      ;
; 0.214 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a12                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a14                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.346      ;
; 0.214 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a12                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a13                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.346      ;
; 0.220 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a4                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.189      ; 0.513      ;
; 0.241 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|out_address_reg_b[0]                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[0]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.373      ;
; 0.242 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[0]                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[0]                                ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.374      ;
; 0.243 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|sub_parity7a[1]                  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|parity6                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.375      ;
; 0.245 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[0]                                                                                                                         ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[1]                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 0.379      ;
; 0.245 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|addr_store_b[0]                     ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|address_reg_b[0]                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.377      ;
; 0.246 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[13] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[13]                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.378      ;
; 0.247 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|out_address_reg_b[0]                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[3]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.379      ;
; 0.251 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[11] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[11] ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.391      ;
; 0.251 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[7]                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[5]                                ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.383      ;
; 0.251 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[7]                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[7]                                ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.383      ;
; 0.251 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[5]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[5]  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.383      ;
; 0.251 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[3]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[3]  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.383      ;
; 0.252 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|out_address_reg_b[0]                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[2]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.384      ;
; 0.253 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|out_address_reg_b[0]                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[7]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.385      ;
; 0.253 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a5                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.385      ;
; 0.254 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|out_address_reg_b[0]                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[20]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.386      ;
; 0.254 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync0[0]                                                                                        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync1[0]                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 0.385      ;
; 0.255 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_valid                                                                                                                             ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.388      ;
; 0.256 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[11] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[11]                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.396      ;
; 0.257 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[5]                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_bwp|dffe16a[4]                                ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.389      ;
; 0.257 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[4]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[4]  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.389      ;
; 0.258 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[0]                                                                                                                      ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[1]                                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.390      ;
; 0.259 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[14]                                                  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[11]                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.391      ;
; 0.259 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[10] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[10]                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.391      ;
; 0.259 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[2]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[2]                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.391      ;
; 0.259 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe14a[0]                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0]                                ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.391      ;
; 0.260 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[4]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[4]                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.392      ;
; 0.261 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[14]                                                  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[12]                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.393      ;
; 0.261 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[5]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[5]                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.393      ;
; 0.262 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[8]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[8]                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.402      ;
; 0.262 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[1]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[1]                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.394      ;
; 0.262 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[7]  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[7]                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.394      ;
; 0.263 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[10]                                                  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[10]                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.395      ;
; 0.263 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[10]                                                  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_te9:rs_brp|dffe16a[9]                                ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.395      ;
; 0.265 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a4                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.397      ;
; 0.267 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a1                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.399      ;
; 0.268 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                               ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_pipeline[0]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.401      ;
; 0.273 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a0                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[0]                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.405      ;
; 0.274 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a2                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a3                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.406      ;
; 0.279 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a3                       ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.411      ;
; 0.287 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync1[0]                                                                                        ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.420      ;
; 0.287 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|sub_parity7a[2]                  ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|parity6                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.419      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_50_1'                                                                                                                 ;
+-------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.182 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[0]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.314      ;
; 0.193 ; heart_beat:heart_beat_clk50|cnt[25] ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.325      ;
; 0.284 ; heart_beat:heart_beat_clk50|cnt[12] ; heart_beat:heart_beat_clk50|cnt[12] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.416      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[14] ; heart_beat:heart_beat_clk50|cnt[14] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.417      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[10] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.417      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[8]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.417      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[4]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.417      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[2]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.417      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[24] ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[22] ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[20] ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[18] ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[16] ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[13] ; heart_beat:heart_beat_clk50|cnt[13] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[11] ; heart_beat:heart_beat_clk50|cnt[11] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[6]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.418      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[5]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.418      ;
; 0.287 ; heart_beat:heart_beat_clk50|cnt[23] ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.419      ;
; 0.287 ; heart_beat:heart_beat_clk50|cnt[21] ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.419      ;
; 0.287 ; heart_beat:heart_beat_clk50|cnt[19] ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.419      ;
; 0.287 ; heart_beat:heart_beat_clk50|cnt[17] ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.419      ;
; 0.287 ; heart_beat:heart_beat_clk50|cnt[15] ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.419      ;
; 0.287 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[9]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.419      ;
; 0.287 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[7]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.419      ;
; 0.291 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[1]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.423      ;
; 0.348 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[3]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.480      ;
; 0.353 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[1]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.485      ;
; 0.434 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[11] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.566      ;
; 0.434 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[5]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.566      ;
; 0.434 ; heart_beat:heart_beat_clk50|cnt[14] ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.566      ;
; 0.434 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[9]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.566      ;
; 0.434 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[3]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.566      ;
; 0.435 ; heart_beat:heart_beat_clk50|cnt[24] ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.567      ;
; 0.435 ; heart_beat:heart_beat_clk50|cnt[22] ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.567      ;
; 0.435 ; heart_beat:heart_beat_clk50|cnt[20] ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.567      ;
; 0.435 ; heart_beat:heart_beat_clk50|cnt[18] ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.567      ;
; 0.435 ; heart_beat:heart_beat_clk50|cnt[16] ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.567      ;
; 0.435 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[7]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.567      ;
; 0.436 ; heart_beat:heart_beat_clk50|cnt[12] ; heart_beat:heart_beat_clk50|cnt[13] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.045      ; 0.565      ;
; 0.444 ; heart_beat:heart_beat_clk50|cnt[11] ; heart_beat:heart_beat_clk50|cnt[12] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.576      ;
; 0.444 ; heart_beat:heart_beat_clk50|cnt[13] ; heart_beat:heart_beat_clk50|cnt[14] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.576      ;
; 0.444 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[2]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.576      ;
; 0.444 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[6]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.576      ;
; 0.445 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[10] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.577      ;
; 0.445 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[8]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.577      ;
; 0.445 ; heart_beat:heart_beat_clk50|cnt[23] ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.577      ;
; 0.445 ; heart_beat:heart_beat_clk50|cnt[21] ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.577      ;
; 0.445 ; heart_beat:heart_beat_clk50|cnt[19] ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.577      ;
; 0.445 ; heart_beat:heart_beat_clk50|cnt[17] ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.577      ;
; 0.445 ; heart_beat:heart_beat_clk50|cnt[15] ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.577      ;
; 0.447 ; heart_beat:heart_beat_clk50|cnt[13] ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.579      ;
; 0.447 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[3]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.579      ;
; 0.447 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[7]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.579      ;
; 0.448 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[11] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.580      ;
; 0.448 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[9]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.580      ;
; 0.448 ; heart_beat:heart_beat_clk50|cnt[23] ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.580      ;
; 0.448 ; heart_beat:heart_beat_clk50|cnt[21] ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.580      ;
; 0.448 ; heart_beat:heart_beat_clk50|cnt[19] ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.580      ;
; 0.448 ; heart_beat:heart_beat_clk50|cnt[17] ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.580      ;
; 0.448 ; heart_beat:heart_beat_clk50|cnt[15] ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.580      ;
; 0.450 ; heart_beat:heart_beat_clk50|cnt[11] ; heart_beat:heart_beat_clk50|cnt[13] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.045      ; 0.579      ;
; 0.497 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[4]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.629      ;
; 0.497 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[12] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.629      ;
; 0.497 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[6]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.629      ;
; 0.497 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[10] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.629      ;
; 0.497 ; heart_beat:heart_beat_clk50|cnt[14] ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.629      ;
; 0.498 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[8]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.630      ;
; 0.498 ; heart_beat:heart_beat_clk50|cnt[22] ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.630      ;
; 0.498 ; heart_beat:heart_beat_clk50|cnt[20] ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.630      ;
; 0.498 ; heart_beat:heart_beat_clk50|cnt[18] ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.630      ;
; 0.498 ; heart_beat:heart_beat_clk50|cnt[16] ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.630      ;
; 0.499 ; heart_beat:heart_beat_clk50|cnt[12] ; heart_beat:heart_beat_clk50|cnt[14] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.045      ; 0.628      ;
; 0.500 ; heart_beat:heart_beat_clk50|cnt[2]  ; heart_beat:heart_beat_clk50|cnt[5]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.632      ;
; 0.500 ; heart_beat:heart_beat_clk50|cnt[4]  ; heart_beat:heart_beat_clk50|cnt[7]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.632      ;
; 0.500 ; heart_beat:heart_beat_clk50|cnt[8]  ; heart_beat:heart_beat_clk50|cnt[11] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.632      ;
; 0.500 ; heart_beat:heart_beat_clk50|cnt[14] ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.632      ;
; 0.501 ; heart_beat:heart_beat_clk50|cnt[6]  ; heart_beat:heart_beat_clk50|cnt[9]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.633      ;
; 0.501 ; heart_beat:heart_beat_clk50|cnt[22] ; heart_beat:heart_beat_clk50|cnt[25] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.633      ;
; 0.501 ; heart_beat:heart_beat_clk50|cnt[20] ; heart_beat:heart_beat_clk50|cnt[23] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.633      ;
; 0.501 ; heart_beat:heart_beat_clk50|cnt[18] ; heart_beat:heart_beat_clk50|cnt[21] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.633      ;
; 0.501 ; heart_beat:heart_beat_clk50|cnt[16] ; heart_beat:heart_beat_clk50|cnt[19] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.633      ;
; 0.502 ; heart_beat:heart_beat_clk50|cnt[12] ; heart_beat:heart_beat_clk50|cnt[15] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.045      ; 0.631      ;
; 0.503 ; heart_beat:heart_beat_clk50|cnt[10] ; heart_beat:heart_beat_clk50|cnt[13] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.045      ; 0.632      ;
; 0.505 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[2]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.637      ;
; 0.506 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[4]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.638      ;
; 0.508 ; heart_beat:heart_beat_clk50|cnt[0]  ; heart_beat:heart_beat_clk50|cnt[3]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.640      ;
; 0.509 ; heart_beat:heart_beat_clk50|cnt[3]  ; heart_beat:heart_beat_clk50|cnt[5]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.641      ;
; 0.510 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[4]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.642      ;
; 0.510 ; heart_beat:heart_beat_clk50|cnt[13] ; heart_beat:heart_beat_clk50|cnt[16] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.642      ;
; 0.510 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[8]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.642      ;
; 0.511 ; heart_beat:heart_beat_clk50|cnt[9]  ; heart_beat:heart_beat_clk50|cnt[12] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.643      ;
; 0.511 ; heart_beat:heart_beat_clk50|cnt[7]  ; heart_beat:heart_beat_clk50|cnt[10] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.643      ;
; 0.511 ; heart_beat:heart_beat_clk50|cnt[21] ; heart_beat:heart_beat_clk50|cnt[24] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.643      ;
; 0.511 ; heart_beat:heart_beat_clk50|cnt[19] ; heart_beat:heart_beat_clk50|cnt[22] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.643      ;
; 0.511 ; heart_beat:heart_beat_clk50|cnt[17] ; heart_beat:heart_beat_clk50|cnt[20] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.643      ;
; 0.511 ; heart_beat:heart_beat_clk50|cnt[15] ; heart_beat:heart_beat_clk50|cnt[18] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.643      ;
; 0.513 ; heart_beat:heart_beat_clk50|cnt[11] ; heart_beat:heart_beat_clk50|cnt[14] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.045      ; 0.642      ;
; 0.513 ; heart_beat:heart_beat_clk50|cnt[1]  ; heart_beat:heart_beat_clk50|cnt[5]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.645      ;
; 0.513 ; heart_beat:heart_beat_clk50|cnt[13] ; heart_beat:heart_beat_clk50|cnt[17] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.645      ;
; 0.513 ; heart_beat:heart_beat_clk50|cnt[5]  ; heart_beat:heart_beat_clk50|cnt[9]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.645      ;
+-------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'vga_clk'                                                                                                                                        ;
+-------+------------------------------------------------------------------+----------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node  ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+----------+--------------------------------+-------------+--------------+------------+------------+
; 0.955 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[9]  ; VGA_G[1] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.178      ; 3.193      ;
; 0.965 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[4]  ; VGA_B[4] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.178      ; 3.203      ;
; 1.000 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[22] ; VGA_R[6] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.178      ; 3.238      ;
; 1.002 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[17] ; VGA_R[1] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.168      ; 3.230      ;
; 1.002 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[13] ; VGA_G[5] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.184      ; 3.246      ;
; 1.007 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[14] ; VGA_G[6] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.178      ; 3.245      ;
; 1.008 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[11] ; VGA_G[3] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.178      ; 3.246      ;
; 1.030 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[20] ; VGA_R[4] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.178      ; 3.268      ;
; 1.033 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[23] ; VGA_R[7] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.184      ; 3.277      ;
; 1.033 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[15] ; VGA_G[7] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.178      ; 3.271      ;
; 1.038 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[8]  ; VGA_G[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.178      ; 3.276      ;
; 1.044 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[19] ; VGA_R[3] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.178      ; 3.282      ;
; 1.050 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[21] ; VGA_R[5] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.184      ; 3.294      ;
; 1.050 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[1]  ; VGA_B[1] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.178      ; 3.288      ;
; 1.059 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[2]  ; VGA_B[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.178      ; 3.297      ;
; 1.071 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[16] ; VGA_R[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.178      ; 3.309      ;
; 1.071 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[0]  ; VGA_B[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.178      ; 3.309      ;
; 1.079 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[12] ; VGA_G[4] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.168      ; 3.307      ;
; 1.084 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[7]  ; VGA_B[7] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.178      ; 3.322      ;
; 1.089 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[5]  ; VGA_B[5] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.178      ; 3.327      ;
; 1.098 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[6]  ; VGA_B[6] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.184      ; 3.342      ;
; 1.127 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[10] ; VGA_G[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.178      ; 3.365      ;
; 1.183 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[3]  ; VGA_B[3] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.178      ; 3.421      ;
; 1.228 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[18] ; VGA_R[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; vga_clk     ; 0.000        ; 0.178      ; 3.466      ;
+-------+------------------------------------------------------------------+----------+--------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                     ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 2.671 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.387     ; 0.284      ;
; 2.671 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.387     ; 0.284      ;
; 2.671 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.387     ; 0.284      ;
; 2.671 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.387     ; 0.284      ;
; 2.689 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.387     ; 0.302      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|altpll_qsys|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                             ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 3.653 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[8]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.098     ; 2.853      ;
; 3.653 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[12]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.098     ; 2.853      ;
; 3.654 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[6]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.091     ; 2.859      ;
; 3.654 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[5]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.091     ; 2.859      ;
; 3.654 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[4]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.091     ; 2.859      ;
; 3.654 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[3]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.091     ; 2.859      ;
; 3.654 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[15]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.092     ; 2.858      ;
; 3.654 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[25]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.093     ; 2.857      ;
; 3.655 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[7]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.091     ; 2.858      ;
; 3.655 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[2]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.091     ; 2.858      ;
; 3.655 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[1]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.097     ; 2.852      ;
; 3.655 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[0]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.097     ; 2.852      ;
; 3.655 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[23]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.095     ; 2.854      ;
; 3.655 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[22]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.095     ; 2.854      ;
; 3.655 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[21]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.106     ; 2.843      ;
; 3.655 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[20]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.106     ; 2.843      ;
; 3.655 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[19]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.108     ; 2.841      ;
; 3.655 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[18]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.108     ; 2.841      ;
; 3.655 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[17]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.108     ; 2.841      ;
; 3.655 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[16]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.111     ; 2.838      ;
; 3.655 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[14]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.106     ; 2.843      ;
; 3.655 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[13]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.106     ; 2.843      ;
; 3.655 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[11]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.112     ; 2.837      ;
; 3.655 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[10]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.112     ; 2.837      ;
; 3.655 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[27]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.095     ; 2.854      ;
; 3.655 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[24]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.112     ; 2.837      ;
; 3.655 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[31]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.110     ; 2.839      ;
; 3.655 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[30]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.110     ; 2.839      ;
; 3.655 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[29]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.110     ; 2.839      ;
; 3.655 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[28]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.096     ; 2.853      ;
; 3.656 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[9]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.114     ; 2.834      ;
; 3.656 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|za_data[26]              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.114     ; 2.834      ;
; 3.704 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[8]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.045     ; 2.856      ;
; 3.704 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[12]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.045     ; 2.856      ;
; 3.704 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_dqm[2]                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.035     ; 2.866      ;
; 3.704 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[2]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.045     ; 2.856      ;
; 3.704 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[3]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.045     ; 2.856      ;
; 3.705 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[3]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.038     ; 2.862      ;
; 3.705 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[4]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.038     ; 2.862      ;
; 3.705 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[5]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.038     ; 2.862      ;
; 3.705 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[6]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.038     ; 2.862      ;
; 3.705 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[15]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.039     ; 2.861      ;
; 3.705 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[25]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.040     ; 2.860      ;
; 3.705 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_bank[1]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.038     ; 2.862      ;
; 3.705 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_dqm[1]                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.039     ; 2.861      ;
; 3.705 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[6]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.039     ; 2.861      ;
; 3.705 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[7]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.039     ; 2.861      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[0]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.044     ; 2.855      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[1]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.044     ; 2.855      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[2]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.038     ; 2.861      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[7]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.038     ; 2.861      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[10]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.059     ; 2.840      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[11]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.059     ; 2.840      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[13]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.053     ; 2.846      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[14]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.053     ; 2.846      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[16]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.058     ; 2.841      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[17]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.055     ; 2.844      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[18]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.055     ; 2.844      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[19]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.055     ; 2.844      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[20]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.053     ; 2.846      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[21]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.053     ; 2.846      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[22]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.042     ; 2.857      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[23]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.042     ; 2.857      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[24]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.059     ; 2.840      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[27]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.042     ; 2.857      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[28]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.043     ; 2.856      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[29]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.057     ; 2.842      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[30]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.057     ; 2.842      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[31]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.057     ; 2.842      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_bank[0]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.047     ; 2.852      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_dqm[0]                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.040     ; 2.859      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[0]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.043     ; 2.856      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[1]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.042     ; 2.857      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[9]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.059     ; 2.840      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[10]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.049     ; 2.850      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[11]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.044     ; 2.855      ;
; 3.706 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[12]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.040     ; 2.859      ;
; 3.707 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[9]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.061     ; 2.837      ;
; 3.707 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_data[26]               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.061     ; 2.837      ;
; 3.707 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_dqm[3]                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.061     ; 2.837      ;
; 3.707 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[8]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.061     ; 2.837      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_valid       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.048     ; 2.897      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[6]       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.048     ; 2.897      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|rd_ptr[7]       ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.048     ; 2.897      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[27] ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.048     ; 2.897      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[0]  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.048     ; 2.897      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[3]  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.048     ; 2.897      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[5]  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.048     ; 2.897      ;
; 3.708 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|altera_avalon_sc_fifo:buffer_write|out_payload[11] ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.048     ; 2.897      ;
; 3.710 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[4]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.025     ; 2.870      ;
; 3.710 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|m_addr[5]                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.025     ; 2.870      ;
; 3.796 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_8          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.047     ; 2.751      ;
; 3.796 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_12         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.047     ; 2.751      ;
; 3.797 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_3          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.040     ; 2.757      ;
; 3.797 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_4          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.040     ; 2.757      ;
; 3.797 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_5          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.040     ; 2.757      ;
; 3.797 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_6          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.040     ; 2.757      ;
; 3.797 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_15         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.041     ; 2.756      ;
; 3.797 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_25         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.042     ; 2.755      ;
; 3.798 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_sdram:sdram|oe~_Duplicate_31         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 6.666        ; -0.059     ; 2.737      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|altpll_qsys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                                            ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 3.840  ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe14a[0]                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 6.670        ; -0.110     ; 2.707      ;
; 3.840  ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0]                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 6.670        ; -0.110     ; 2.707      ;
; 3.841  ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 6.670        ; -0.117     ; 2.699      ;
; 37.011 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[1]                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.074     ; 2.902      ;
; 37.024 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[3]                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.066     ; 2.897      ;
; 37.024 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[7]                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.066     ; 2.897      ;
; 37.024 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[6]                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.066     ; 2.897      ;
; 37.024 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[4]                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.066     ; 2.897      ;
; 37.024 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[5]                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.066     ; 2.897      ;
; 37.024 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rdptr_g[8]                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.066     ; 2.897      ;
; 37.168 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.052      ; 2.839      ;
; 37.168 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.082      ; 2.869      ;
; 37.169 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.049      ; 2.835      ;
; 37.169 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.075      ; 2.861      ;
; 37.170 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.040      ; 2.825      ;
; 37.170 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.023      ; 2.808      ;
; 37.170 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.062      ; 2.847      ;
; 37.170 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.079      ; 2.864      ;
; 37.170 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.072      ; 2.857      ;
; 37.170 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.046      ; 2.831      ;
; 37.170 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.052      ; 2.837      ;
; 37.171 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.045      ; 2.829      ;
; 37.171 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.010      ; 2.794      ;
; 37.171 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.057      ; 2.841      ;
; 37.171 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.033      ; 2.817      ;
; 37.171 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.030      ; 2.814      ;
; 37.171 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.034      ; 2.818      ;
; 37.171 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.068      ; 2.852      ;
; 37.172 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.010      ; 2.793      ;
; 37.172 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.026      ; 2.809      ;
; 37.172 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.003      ; 2.786      ;
; 37.173 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.019      ; 2.801      ;
; 37.173 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.003     ; 2.779      ;
; 37.173 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.020      ; 2.802      ;
; 37.173 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.004     ; 2.778      ;
; 37.181 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.078      ; 2.852      ;
; 37.181 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.094      ; 2.868      ;
; 37.181 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.100      ; 2.874      ;
; 37.182 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a29                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.091      ; 2.864      ;
; 37.182 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a45                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.051      ; 2.824      ;
; 37.182 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a30                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.058      ; 2.831      ;
; 37.182 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a5                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.064      ; 2.837      ;
; 37.182 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a18                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.097      ; 2.870      ;
; 37.183 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a1                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.071      ; 2.843      ;
; 37.183 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a26                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.086      ; 2.858      ;
; 37.183 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a4                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.069      ; 2.841      ;
; 37.183 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a32                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.042      ; 2.814      ;
; 37.183 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a9                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.081      ; 2.853      ;
; 37.183 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a14                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.036      ; 2.808      ;
; 37.183 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a47                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.059      ; 2.831      ;
; 37.184 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a20                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.045      ; 2.816      ;
; 37.184 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a7                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.049      ; 2.820      ;
; 37.184 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a34                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.076      ; 2.847      ;
; 37.184 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a39                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.029      ; 2.800      ;
; 37.184 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a40                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.029      ; 2.800      ;
; 37.184 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a22                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.053      ; 2.824      ;
; 37.185 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a0                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.065      ; 2.835      ;
; 37.185 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a15                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.038      ; 2.808      ;
; 37.185 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a24                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.039      ; 2.809      ;
; 37.186 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a49                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.007      ; 2.776      ;
; 37.203 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a9                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.123      ; 2.907      ;
; 37.203 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a11                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.123      ; 2.907      ;
; 37.203 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a10                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.123      ; 2.907      ;
; 37.203 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a7                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.123      ; 2.907      ;
; 37.203 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a6                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.123      ; 2.907      ;
; 37.203 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|a_graycounter_4b7:rdptr_g1p|counter5a8                       ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.123      ; 2.907      ;
; 37.203 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[8]  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.123      ; 2.907      ;
; 37.203 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[8]  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.123      ; 2.907      ;
; 37.203 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[11] ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.123      ; 2.907      ;
; 37.203 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe19a[11] ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.123      ; 2.907      ;
; 37.203 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[8]                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.123      ; 2.907      ;
; 37.203 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|rs_dgwp_reg[11]                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.123      ; 2.907      ;
; 37.204 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a27~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.052      ; 2.857      ;
; 37.204 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a38~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.082      ; 2.887      ;
; 37.205 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a28~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.049      ; 2.853      ;
; 37.205 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a44~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.075      ; 2.879      ;
; 37.206 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a2~portb_address_reg0    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.040      ; 2.843      ;
; 37.206 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a6~portb_address_reg0    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.023      ; 2.826      ;
; 37.206 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a8~portb_address_reg0    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.062      ; 2.865      ;
; 37.206 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a13~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.079      ; 2.882      ;
; 37.206 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a46~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.072      ; 2.875      ;
; 37.206 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a48~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.046      ; 2.849      ;
; 37.206 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a23~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.052      ; 2.855      ;
; 37.207 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a3~portb_address_reg0    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.045      ; 2.847      ;
; 37.207 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a31~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.010      ; 2.812      ;
; 37.207 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a33~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.057      ; 2.859      ;
; 37.207 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a37~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.033      ; 2.835      ;
; 37.207 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a42~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.030      ; 2.832      ;
; 37.207 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a17~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.034      ; 2.836      ;
; 37.207 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a21~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.068      ; 2.870      ;
; 37.208 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a36~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.010      ; 2.811      ;
; 37.208 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a12~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.026      ; 2.827      ;
; 37.208 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a16~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.003      ; 2.804      ;
; 37.209 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a35~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.019      ; 2.819      ;
; 37.209 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a10~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.003     ; 2.797      ;
; 37.209 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a11~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.020      ; 2.820      ;
; 37.209 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a41~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; -0.004     ; 2.796      ;
; 37.217 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a25~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.078      ; 2.870      ;
; 37.217 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a19~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.094      ; 2.886      ;
; 37.217 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|altsyncram_a671:fifo_ram|ram_block11a43~portb_address_reg0   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 40.000       ; 0.100      ; 2.892      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                 ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 5.705 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_dev_ctrl[17] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 2.197      ;
; 5.705 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_dev_ctrl[16] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 2.197      ;
; 5.705 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_dev_ctrl[23] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 2.197      ;
; 5.705 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_dev_ctrl[20] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 2.197      ;
; 5.711 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|cfg_dev_ctrl[19] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 2.191      ;
; 5.729 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 2.152      ;
; 5.729 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 2.152      ;
; 5.729 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 2.152      ;
; 5.729 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 2.152      ;
; 5.729 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 2.152      ;
; 5.729 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 2.152      ;
; 5.729 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 2.152      ;
; 5.729 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 2.152      ;
; 5.729 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 2.152      ;
; 5.729 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 2.152      ;
; 5.736 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 2.162      ;
; 5.736 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.159     ; 2.092      ;
; 5.739 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.118     ; 2.130      ;
; 5.748 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[145]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.126      ;
; 5.748 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[144]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.126      ;
; 5.748 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.126      ;
; 5.748 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.126      ;
; 5.748 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.126      ;
; 5.748 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.126      ;
; 5.748 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.126      ;
; 5.748 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.126      ;
; 5.748 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.126      ;
; 5.749 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 2.161      ;
; 5.749 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 2.161      ;
; 5.749 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 2.161      ;
; 5.749 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 2.161      ;
; 5.749 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 2.161      ;
; 5.749 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 2.161      ;
; 5.749 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 2.161      ;
; 5.749 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 2.161      ;
; 5.749 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 2.161      ;
; 5.749 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 2.161      ;
; 5.749 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 2.161      ;
; 5.749 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 2.161      ;
; 5.749 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 2.161      ;
; 5.750 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[147]                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 2.159      ;
; 5.750 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[147]                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 2.159      ;
; 5.750 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 2.159      ;
; 5.750 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 2.159      ;
; 5.750 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 2.159      ;
; 5.750 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 2.159      ;
; 5.750 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 2.159      ;
; 5.750 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 2.159      ;
; 5.750 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 2.159      ;
; 5.751 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 2.162      ;
; 5.751 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.156      ;
; 5.751 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.156      ;
; 5.751 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 2.162      ;
; 5.751 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.156      ;
; 5.751 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 2.162      ;
; 5.751 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.156      ;
; 5.751 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 2.162      ;
; 5.751 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.156      ;
; 5.751 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 2.162      ;
; 5.751 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 2.162      ;
; 5.751 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.156      ;
; 5.751 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 2.162      ;
; 5.751 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 2.165      ;
; 5.751 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 2.165      ;
; 5.751 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.156      ;
; 5.751 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.156      ;
; 5.751 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.156      ;
; 5.751 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 2.162      ;
; 5.751 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 2.165      ;
; 5.751 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 2.162      ;
; 5.751 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 2.162      ;
; 5.754 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[10]                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 2.159      ;
; 5.754 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[25]                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 2.159      ;
; 5.754 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[15]                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 2.159      ;
; 5.754 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[18]                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 2.159      ;
; 5.754 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_ip_bar2_translator|address_register[20]                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 2.159      ;
; 5.754 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_rsp_width_adapter|data_reg[19]                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.157     ; 2.076      ;
; 5.754 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_rsp_width_adapter|data_reg[3]                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.157     ; 2.076      ;
; 5.754 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_rsp_width_adapter|data_reg[18]                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.157     ; 2.076      ;
; 5.754 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_rsp_width_adapter|data_reg[17]                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.157     ; 2.076      ;
; 5.754 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_rsp_width_adapter|data_reg[30]                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.157     ; 2.076      ;
; 5.754 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_rsp_width_adapter|data_reg[29]                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.157     ; 2.076      ;
; 5.754 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pcie_ip_txs_rsp_width_adapter|data_reg[28]                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.157     ; 2.076      ;
; 5.755 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 2.128      ;
; 5.755 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 2.128      ;
; 5.755 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 2.128      ;
; 5.755 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[117]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.119      ;
; 5.755 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[118]                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.119      ;
; 5.755 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.119      ;
; 5.755 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.119      ;
; 5.755 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 2.128      ;
; 5.755 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.119      ;
; 5.755 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 2.128      ;
; 5.755 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.119      ;
; 5.755 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 2.128      ;
; 5.755 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.119      ;
; 5.755 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 2.128      ;
; 5.755 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 2.128      ;
; 5.755 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 2.123      ;
; 5.755 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 2.119      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|altpll_qsys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                                            ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.488 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_reg                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 0.619      ;
; 0.488 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[1]                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 0.619      ;
; 0.488 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_reg                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 0.619      ;
; 0.488 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[1]                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 0.619      ;
; 0.703 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.INSERT_ANC                                                                            ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 0.840      ;
; 0.703 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_ANC                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 0.840      ;
; 0.703 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|start_of_ap                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 0.840      ;
; 0.703 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.SYNCHED                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 0.840      ;
; 0.703 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WAIT_FOR_SYNCH                                                                        ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 0.840      ;
; 0.787 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.926      ;
; 0.787 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.926      ;
; 0.787 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[0]                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.926      ;
; 0.788 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field_valid                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.928      ;
; 0.788 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|field_prediction                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.928      ;
; 0.788 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|reset_counters                                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.928      ;
; 0.788 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|sync_lost                                                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.928      ;
; 0.788 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.928      ;
; 0.788 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_pipeline[0]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.928      ;
; 0.788 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.928      ;
; 0.788 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync|data_out_sync1[0]                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.928      ;
; 0.793 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[1]                                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.931      ;
; 0.793 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_SOP                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.931      ;
; 0.793 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.FIND_MODE                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.931      ;
; 0.793 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_datavalid_pipeline[0]                                                                                                                      ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.931      ;
; 0.793 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|sop_reg                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.931      ;
; 0.794 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|anc_valid_word_pipeline[1]                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.933      ;
; 0.794 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|request_data_valid                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.933      ;
; 0.794 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_3                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.933      ;
; 0.794 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_1                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.933      ;
; 0.794 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_2                                                                               ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.933      ;
; 0.946 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[10]                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.080      ;
; 0.946 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[11]                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.080      ;
; 0.946 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_v_sync_pipeline[0]                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.050      ; 1.080      ;
; 0.994 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[12]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 1.139      ;
; 0.994 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[17]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 1.139      ;
; 1.016 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[1]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.151      ;
; 1.016 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[4]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.151      ;
; 1.016 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[8]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.151      ;
; 1.016 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[14]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.151      ;
; 1.016 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[18]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.151      ;
; 1.016 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[19]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.151      ;
; 1.016 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field[3]                                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.151      ;
; 1.016 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|interlaced_field[2]                                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.151      ;
; 1.057 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[0]                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.185      ;
; 1.057 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[0]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.185      ;
; 1.057 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[6]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.185      ;
; 1.057 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[7]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.185      ;
; 1.057 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[8]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.185      ;
; 1.057 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.185      ;
; 1.057 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[5]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.185      ;
; 1.058 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[1]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 1.190      ;
; 1.058 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[9]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 1.190      ;
; 1.058 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[2]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 1.190      ;
; 1.058 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[4]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 1.190      ;
; 1.062 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[6]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.190      ;
; 1.062 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[13]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.190      ;
; 1.062 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[21]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.190      ;
; 1.062 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[23]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 1.190      ;
; 1.064 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[10]                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.188      ;
; 1.064 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[11]                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.188      ;
; 1.064 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[8]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.188      ;
; 1.064 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[0]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.188      ;
; 1.064 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[1]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.188      ;
; 1.064 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.188      ;
; 1.064 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[4]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.188      ;
; 1.064 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[2]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.188      ;
; 1.076 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[6]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 1.199      ;
; 1.076 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[9]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 1.199      ;
; 1.076 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[7]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 1.199      ;
; 1.076 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[5]                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 1.199      ;
; 1.138 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[15]                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 1.270      ;
; 1.138 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[14]                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 1.270      ;
; 1.138 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[13]                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 1.270      ;
; 1.138 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[12]                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 1.270      ;
; 1.138 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[11]                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 1.270      ;
; 1.138 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[10]                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 1.270      ;
; 1.138 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[9]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 1.270      ;
; 1.138 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[8]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 1.270      ;
; 1.138 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[7]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 1.270      ;
; 1.138 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[6]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 1.270      ;
; 1.138 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[5]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 1.270      ;
; 1.138 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[4]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 1.270      ;
; 1.138 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[3]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 1.270      ;
; 1.138 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[2]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 1.270      ;
; 1.138 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[1]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 1.270      ;
; 1.138 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[0]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 1.270      ;
; 1.169 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[0]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.304      ;
; 1.169 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[2]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.304      ;
; 1.169 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[3]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.304      ;
; 1.169 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[5]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.304      ;
; 1.169 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[7]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.304      ;
; 1.169 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[9]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.304      ;
; 1.169 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[10]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.304      ;
; 1.169 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[11]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.304      ;
; 1.169 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[15]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.304      ;
; 1.169 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[16]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.304      ;
; 1.169 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[20]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.304      ;
; 1.169 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|vid_data[22]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 1.304      ;
; 2.107 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[10] ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.247      ; 2.438      ;
; 2.107 ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|dffpipe_3dc:rdaclr|dffe15a[0] ; de2i_150_qsys:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_vok1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a[13] ; u0|altpll_qsys|sd1|pll7|clk[2] ; u0|altpll_qsys|sd1|pll7|clk[2] ; 0.000        ; 0.247      ; 2.438      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                            ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.567 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.696      ;
; 0.567 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.696      ;
; 0.567 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.696      ;
; 0.567 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.696      ;
; 0.567 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.696      ;
; 0.567 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.696      ;
; 0.567 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.696      ;
; 0.567 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.696      ;
; 0.567 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.696      ;
; 0.567 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.696      ;
; 0.567 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.696      ;
; 0.567 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.696      ;
; 0.567 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.696      ;
; 0.567 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.696      ;
; 0.567 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.696      ;
; 0.581 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.710      ;
; 0.581 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.710      ;
; 0.581 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.710      ;
; 0.581 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.710      ;
; 0.581 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.710      ;
; 0.581 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.710      ;
; 0.581 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.710      ;
; 0.581 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.710      ;
; 0.581 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.710      ;
; 0.581 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.710      ;
; 0.581 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.710      ;
; 0.643 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.772      ;
; 0.643 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.772      ;
; 0.643 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.772      ;
; 0.643 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.772      ;
; 0.643 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.772      ;
; 0.643 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.772      ;
; 0.643 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.772      ;
; 0.643 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.772      ;
; 0.646 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.775      ;
; 0.646 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.775      ;
; 0.646 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.775      ;
; 0.646 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.775      ;
; 0.646 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.775      ;
; 0.669 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.038      ; 0.791      ;
; 0.669 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.038      ; 0.791      ;
; 0.669 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.038      ; 0.791      ;
; 0.669 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.038      ; 0.791      ;
; 0.669 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.038      ; 0.791      ;
; 0.798 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.038      ; 0.920      ;
; 0.798 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.038      ; 0.920      ;
; 0.798 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                    ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.038      ; 0.920      ;
; 0.968 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[2]                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.097      ;
; 0.968 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[0]                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.097      ;
; 0.968 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[1]                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.097      ;
; 0.968 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.097      ;
; 0.991 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.041      ; 1.116      ;
; 0.991 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.041      ; 1.116      ;
; 0.991 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[7]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.041      ; 1.116      ;
; 0.991 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[6]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.041      ; 1.116      ;
; 0.991 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[5]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.041      ; 1.116      ;
; 0.991 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[4]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.041      ; 1.116      ;
; 0.991 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[3]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.041      ; 1.116      ;
; 0.991 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[2]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.041      ; 1.116      ;
; 0.991 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[1]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.041      ; 1.116      ;
; 0.991 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[0]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.041      ; 1.116      ;
; 0.991 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_sent_pipe[0]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.041      ; 1.116      ;
; 0.991 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|non_posted_hold                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.041      ; 1.116      ;
; 1.031 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[11]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.036      ; 1.151      ;
; 1.031 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[4]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.036      ; 1.151      ;
; 1.031 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[5]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.036      ; 1.151      ;
; 1.031 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[6]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.036      ; 1.151      ;
; 1.031 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[7]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.036      ; 1.151      ;
; 1.031 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[8]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.036      ; 1.151      ;
; 1.031 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[10]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.036      ; 1.151      ;
; 1.031 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[9]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.036      ; 1.151      ;
; 1.039 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[12]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.039      ; 1.162      ;
; 1.039 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[13]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.039      ; 1.162      ;
; 1.039 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[14]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.039      ; 1.162      ;
; 1.039 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[31]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.039      ; 1.162      ;
; 1.039 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[19]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.039      ; 1.162      ;
; 1.039 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[26]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.039      ; 1.162      ;
; 1.039 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[12]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.168      ;
; 1.039 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[14]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.168      ;
; 1.039 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[13]                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.168      ;
; 1.039 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[5]                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.168      ;
; 1.039 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[7]                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.168      ;
; 1.039 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[22]                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.039      ; 1.162      ;
; 1.039 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_dev_csr[6]                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.168      ;
; 1.075 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[3]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.035      ; 1.194      ;
; 1.075 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[2]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.035      ; 1.194      ;
; 1.084 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[4]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.025      ; 1.193      ;
; 1.084 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[5]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.025      ; 1.193      ;
; 1.084 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[6]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.025      ; 1.193      ;
; 1.084 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[7]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.025      ; 1.193      ;
; 1.084 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[8]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.025      ; 1.193      ;
; 1.084 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[9]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.025      ; 1.193      ;
; 1.084 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[1]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.025      ; 1.193      ;
; 1.084 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[2]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.025      ; 1.193      ;
; 1.084 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[11]                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.025      ; 1.193      ;
; 1.084 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[3]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.025      ; 1.193      ;
; 1.084 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[12]                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.025      ; 1.193      ;
; 1.084 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[8]                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.025      ; 1.193      ;
; 1.084 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[10]                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.025      ; 1.193      ;
; 1.084 ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[0]                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.025      ; 1.193      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|altpll_qsys|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 2.108 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[15]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.294      ; 2.486      ;
; 2.108 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[14]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.294      ; 2.486      ;
; 2.108 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.294      ; 2.486      ;
; 2.108 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid                                                                                                                                            ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.294      ; 2.486      ;
; 2.108 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[0]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.294      ; 2.486      ;
; 2.108 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[3]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.294      ; 2.486      ;
; 2.108 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[4]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.294      ; 2.486      ;
; 2.108 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[5]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.294      ; 2.486      ;
; 2.108 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[9]_NEW1339_OTERM2445                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.294      ; 2.486      ;
; 2.110 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.272      ; 2.466      ;
; 2.110 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.272      ; 2.466      ;
; 2.110 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.272      ; 2.466      ;
; 2.110 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.272      ; 2.466      ;
; 2.110 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.272      ; 2.466      ;
; 2.110 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.272      ; 2.466      ;
; 2.110 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.272      ; 2.466      ;
; 2.110 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.272      ; 2.466      ;
; 2.110 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.260      ; 2.454      ;
; 2.110 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.260      ; 2.454      ;
; 2.110 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.260      ; 2.454      ;
; 2.110 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.260      ; 2.454      ;
; 2.110 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.260      ; 2.454      ;
; 2.110 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.260      ; 2.454      ;
; 2.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.447      ;
; 2.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|count[0]                                                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.447      ;
; 2.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|use_reg                                                                                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.447      ;
; 2.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 2.441      ;
; 2.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[114]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 2.441      ;
; 2.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[115]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 2.441      ;
; 2.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[117]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 2.441      ;
; 2.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[119]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 2.441      ;
; 2.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.447      ;
; 2.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_slave_cmd_width_adapter|data_reg[24]                                                                                                                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 2.446      ;
; 2.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_eop                                                                                                                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 2.453      ;
; 2.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|int_valid_reg                                                                                                                                                                                                                             ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 2.453      ;
; 2.111 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_sop                                                                                                                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 2.453      ;
; 2.112 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.255      ; 2.451      ;
; 2.112 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 2.450      ;
; 2.112 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.271      ; 2.467      ;
; 2.112 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.271      ; 2.467      ;
; 2.112 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.271      ; 2.467      ;
; 2.112 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.271      ; 2.467      ;
; 2.112 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.271      ; 2.467      ;
; 2.113 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 2.450      ;
; 2.113 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[147]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 2.450      ;
; 2.114 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.465      ;
; 2.114 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.465      ;
; 2.114 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.465      ;
; 2.114 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.465      ;
; 2.114 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.465      ;
; 2.114 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[144]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.465      ;
; 2.114 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.465      ;
; 2.114 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.465      ;
; 2.114 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.465      ;
; 2.114 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.465      ;
; 2.114 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.465      ;
; 2.114 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.267      ; 2.465      ;
; 2.115 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[1]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.287      ; 2.486      ;
; 2.115 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[8]_NEW1337_OTERM2443                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.287      ; 2.486      ;
; 2.115 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[10]_OTERM1611                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.287      ; 2.486      ;
; 2.116 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[6]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.288      ; 2.488      ;
; 2.116 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[6]~0_OTERM2204                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.288      ; 2.488      ;
; 2.116 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[8]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.288      ; 2.488      ;
; 2.116 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[8]~2_OTERM2507                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.288      ; 2.488      ;
; 2.116 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.259      ; 2.459      ;
; 2.118 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.263      ; 2.465      ;
; 2.118 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|de2i_150_qsys_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.263      ; 2.465      ;
; 2.118 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.263      ; 2.465      ;
; 2.118 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.263      ; 2.465      ;
; 2.119 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.257      ; 2.460      ;
; 2.120 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[9]                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.282      ; 2.486      ;
; 2.120 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|new_cmd.len_be[9]~3_OTERM2509                                                                                                                          ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.282      ; 2.486      ;
; 2.120 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[11]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.282      ; 2.486      ;
; 2.120 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[14]                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.282      ; 2.486      ;
; 2.122 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_empty_reg                                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.280      ; 2.486      ;
; 2.122 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[17]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.280      ; 2.486      ;
; 2.122 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[16]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.280      ; 2.486      ;
; 2.122 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[18]                                                                                                                              ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.280      ; 2.486      ;
; 2.123 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|have_active_cmd                                                                                                                                        ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.279      ; 2.486      ;
; 2.123 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.mode[0]                                                                                                                                     ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.279      ; 2.486      ;
; 2.125 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 2.442      ;
; 2.125 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[145]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 2.449      ;
; 2.125 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[144]                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 2.449      ;
; 2.125 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 2.442      ;
; 2.125 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                    ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 2.449      ;
; 2.126 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[6]_NEW1333_OTERM2439                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.276      ; 2.486      ;
; 2.126 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[7]_NEW1335_OTERM2441                                                                                                                 ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.276      ; 2.486      ;
; 2.127 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[0]                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.275      ; 2.486      ;
; 2.127 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[1]                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.275      ; 2.486      ;
; 2.127 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[2]                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.275      ; 2.486      ;
; 2.127 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[3]                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.275      ; 2.486      ;
; 2.127 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[4]                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.275      ; 2.486      ;
; 2.127 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[5]                                                                                                                                         ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.275      ; 2.486      ;
; 2.127 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[31]                                                                                                                                                                  ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.265      ; 2.476      ;
; 2.127 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[7]                                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.265      ; 2.476      ;
; 2.127 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[5]                                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.265      ; 2.476      ;
; 2.127 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[4]                                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.265      ; 2.476      ;
; 2.127 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_write_avalon_dma_control_slave_rsp_width_adapter|data_reg[3]                                                                                                                                                                   ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.265      ; 2.476      ;
; 2.128 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.265      ; 2.477      ;
; 2.128 ; de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150_qsys:u0|de2i_150_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                                                               ; u0|altpll_qsys|sd1|pll7|clk[0] ; u0|altpll_qsys|sd1|pll7|clk[0] ; 0.000        ; 0.265      ; 2.477      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 99
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.232
Worst Case Available Settling Time: 9.427 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                                                                              ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                                                   ; -4.844    ; 0.060 ; 0.920    ; 0.488   ; 2.000               ;
;  clock_50_1                                                                                                        ; 16.681    ; 0.182 ; N/A      ; N/A     ; 9.312               ;
;  clock_50_2                                                                                                        ; N/A       ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  clock_50_3                                                                                                        ; N/A       ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  n/a                                                                                                               ; 14.376    ; 2.671 ; N/A      ; N/A     ; N/A                 ;
;  pcie_ref_clk                                                                                                      ; N/A       ; N/A   ; N/A      ; N/A     ; 4.570               ;
;  u0|altpll_qsys|sd1|pll7|clk[0]                                                                                    ; -0.937    ; 0.112 ; 0.920    ; 2.108   ; 2.933               ;
;  u0|altpll_qsys|sd1|pll7|clk[2]                                                                                    ; 29.656    ; 0.167 ; 1.303    ; 0.488   ; 19.609              ;
;  u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout ; N/A       ; N/A   ; N/A      ; N/A     ; 2.000               ;
;  u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout    ; N/A       ; N/A   ; N/A      ; N/A     ; 2.000               ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                       ; -4.844    ; 0.060 ; 3.670    ; 0.567   ; 3.491               ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                          ; N/A       ; N/A   ; N/A      ; N/A     ; 3.971               ;
;  vga_clk                                                                                                           ; 34.802    ; 0.955 ; N/A      ; N/A     ; 35.790              ;
; Design-wide TNS                                                                                                    ; -3354.232 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clock_50_1                                                                                                        ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clock_50_2                                                                                                        ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clock_50_3                                                                                                        ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  n/a                                                                                                               ; 0.000     ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  pcie_ref_clk                                                                                                      ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u0|altpll_qsys|sd1|pll7|clk[0]                                                                                    ; -52.964   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|altpll_qsys|sd1|pll7|clk[2]                                                                                    ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout    ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                       ; -3301.268 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                          ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  vga_clk                                                                                                           ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DRAM_ADDR[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RESET_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[16]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[17]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[18]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[19]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[20]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[21]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[22]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[23]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[24]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[25]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[26]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_SCLK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT0    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_I2C_SCLK   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PCIE_WAKE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMA_CLKOUT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADSC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADSP_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADV_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_GW_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_OE_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_WE_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM0_CE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM1_CE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_RTS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FAN_CTRL        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[20]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[21]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[22]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[23]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[24]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[25]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[26]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[27]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[28]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[29]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[30]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[31]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_SDAT   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_N1  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_N2  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_P1  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_P2  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_I2C_SDAT   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; CLOCK2_50           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_INT_N          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_LINK100        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_CLK         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_COL         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_CRS         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_DATA[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_DATA[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_DATA[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_DATA[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_DV          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_ER          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_TX_CLK         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_RY               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT1       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN0         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN_N1       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN_N2       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN_P1       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN_P2       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IRDA_RXD            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_WP_N             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_CTS            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_MDIO           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FAN_CTRL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_SDAT       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HSMC_CLKOUT_N1      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKOUT_N2      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKOUT_P1      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKOUT_P2      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_I2C_SDAT       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[4]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[5]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[6]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[7]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[8]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[9]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[10]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[11]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[12]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[13]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[14]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[15]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[16]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[4]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[5]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[6]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[7]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[8]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[9]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[10]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[11]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[12]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[13]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[14]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[15]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[16]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[4]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[5]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[6]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[7]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[8]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[9]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[10]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[11]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[12]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[13]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[14]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[15]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[16]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[4]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[5]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[6]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[7]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[8]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[9]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[10]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[11]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[12]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[13]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[14]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[15]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[16]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PCIE_PERST_N        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_ADDR[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_ADDR[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; G_SENSOR_SCLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX0[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HSMC_CLKOUT0    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HSMC_I2C_SCLK   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_EN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_ON          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_RW          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PCIE_WAKE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SD_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SMA_CLKOUT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADSC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADSP_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADV_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_GW_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_OE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_WE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM0_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM1_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TD_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; UART_RTS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; UART_TXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FAN_CTRL        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FS_DQ[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_DQ[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[22]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_DQ[23]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[24]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[25]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[26]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[27]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[28]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[29]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[30]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[31]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; G_SENSOR_SDAT   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HSMC_CLKOUT_N1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_N2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_I2C_SDAT   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; LCD_DATA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQ[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_ADDR[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_ADDR[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; G_SENSOR_SCLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX0[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT0    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_I2C_SCLK   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_EN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_ON          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_RW          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PCIE_WAKE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SD_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SMA_CLKOUT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADSC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADSP_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADV_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_GW_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_OE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_WE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM0_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM1_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; TD_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; UART_RTS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; UART_TXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FAN_CTRL        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FS_DQ[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_DQ[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[22]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_DQ[23]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[24]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[25]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[26]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[27]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[28]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[29]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[30]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[31]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; G_SENSOR_SDAT   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HSMC_CLKOUT_N1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_N2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_I2C_SDAT   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CMD          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CKE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EEP_I2C_SCLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_ADDR[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_ADDR[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; G_SENSOR_SCLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX0[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX1[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT0    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_I2C_SCLK   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_EN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_ON          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_RS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_RW          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PCIE_WAKE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SD_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SMA_CLKOUT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADSC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADSP_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADV_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_GW_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_OE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_WE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM0_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM1_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TD_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UART_RTS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UART_TXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EEP_I2C_SDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FAN_CTRL        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FS_DQ[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_DQ[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[22]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_DQ[23]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[24]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[25]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[26]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[27]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[28]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[29]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[30]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[31]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; G_SENSOR_SDAT   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HSMC_CLKOUT_N1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_CLKOUT_N2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_CLKOUT_P1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_CLKOUT_P2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_I2C_SDAT   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_DATA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQ[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; clock_50_1                                                                  ; clock_50_1                                                                  ; 351      ; 0        ; 0        ; 0        ;
; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; 249526   ; 0        ; 0        ; 0        ;
; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; 15       ; 0        ; 0        ; 0        ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; 382      ; 0        ; 0        ; 0        ;
; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; 15       ; 0        ; 0        ; 0        ;
; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; 11296    ; 0        ; 0        ; 0        ;
; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 242      ; 0        ; 0        ; 0        ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 11119944 ; 0        ; 0        ; 0        ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 33       ; 0        ; 0        ; 0        ;
; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; vga_clk                                                                     ; 24       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; clock_50_1                                                                  ; clock_50_1                                                                  ; 351      ; 0        ; 0        ; 0        ;
; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; 249526   ; 0        ; 0        ; 0        ;
; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; 15       ; 0        ; 0        ; 0        ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; 382      ; 0        ; 0        ; 0        ;
; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; 15       ; 0        ; 0        ; 0        ;
; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; 11296    ; 0        ; 0        ; 0        ;
; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 242      ; 0        ; 0        ; 0        ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 11119944 ; 0        ; 0        ; 0        ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 33       ; 0        ; 0        ; 0        ;
; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; vga_clk                                                                     ; 24       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; 3751     ; 0        ; 0        ; 0        ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; 3        ; 0        ; 0        ; 0        ;
; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; 4        ; 0        ; 0        ; 0        ;
; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; 310      ; 0        ; 0        ; 0        ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4844     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; 3751     ; 0        ; 0        ; 0        ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; 3        ; 0        ; 0        ; 0        ;
; u0|altpll_qsys|sd1|pll7|clk[0]                                              ; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; 4        ; 0        ; 0        ; 0        ;
; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; u0|altpll_qsys|sd1|pll7|clk[2]                                              ; 310      ; 0        ; 0        ; 0        ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4844     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 40    ; 40   ;
; Unconstrained Input Port Paths  ; 238   ; 238  ;
; Unconstrained Output Ports      ; 59    ; 59   ;
; Unconstrained Output Port Paths ; 91    ; 91   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                                                   ; Clock                                                                                                                    ; Type      ; Status      ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------+-------------+
; CLOCK2_50                                                                                                                ; clock_50_2                                                                                                               ; Base      ; Constrained ;
; CLOCK3_50                                                                                                                ; clock_50_3                                                                                                               ; Base      ; Constrained ;
; CLOCK_50                                                                                                                 ; clock_50_1                                                                                                               ; Base      ; Constrained ;
; PCIE_REFCLK_P                                                                                                            ; pcie_ref_clk                                                                                                             ; Base      ; Constrained ;
; VGA_CLK                                                                                                                  ; vga_clk                                                                                                                  ; Base      ; Constrained ;
; u0|altpll_qsys|sd1|pll7|clk[0]                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[0]                                                                                           ; Generated ; Constrained ;
; u0|altpll_qsys|sd1|pll7|clk[1]                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[1]                                                                                           ; Generated ; Constrained ;
; u0|altpll_qsys|sd1|pll7|clk[2]                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[2]                                                                                           ; Generated ; Constrained ;
; u0|altpll_qsys|sd1|pll7|clk[3]                                                                                           ; u0|altpll_qsys|sd1|pll7|clk[3]                                                                                           ; Generated ; Constrained ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[0]  ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[0]  ; Generated ; Constrained ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[1]  ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[1]  ; Generated ; Constrained ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[2]  ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[2]  ; Generated ; Constrained ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|icdrclk ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|icdrclk ; Generated ; Constrained ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pma0|clockout            ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pma0|clockout            ; Generated ; Constrained ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout        ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout        ; Generated ; Constrained ;
; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout           ; u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout           ; Generated ; Constrained ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                              ; Generated ; Constrained ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                 ; Generated ; Constrained ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCIE_PERST_N ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PCIE_PERST_N ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Tue Oct 23 08:18:16 2018
Info: Command: quartus_sta de2i_150_qsys_pcie -c de2i_150_qsys_pcie
Info: qsta_default_script.tcl version: #3
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_vipitc131_common_sync
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
    Info (332165): Entity dcfifo_vok1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe20|dffe21a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ue9:dffpipe17|dffe18a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'de2i_150_qsys_pcie.out.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332104): Reading SDC File: 'de2i_150_qsys_pcie.sdc'
Warning (332174): Ignored filter at de2i_150_qsys_pcie.sdc(17): *central_clk_div0* could not be matched with a clock File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys_pcie.sdc Line: 17
Warning (332174): Ignored filter at de2i_150_qsys_pcie.sdc(17): *_hssi_pcie_hip* could not be matched with a clock File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys_pcie.sdc Line: 17
Warning (332049): Ignored set_clock_groups at de2i_150_qsys_pcie.sdc(17): Argument -group with value [get_clocks { *central_clk_div0* }] contains zero elements File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys_pcie.sdc Line: 17
    Info (332050): set_clock_groups -exclusive -group [get_clocks { *central_clk_div0* }] -group [get_clocks { *_hssi_pcie_hip* }] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys_pcie.sdc Line: 17
Warning (332049): Ignored set_clock_groups at de2i_150_qsys_pcie.sdc(17): Argument -group with value [get_clocks { *_hssi_pcie_hip* }] contains zero elements File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys_pcie.sdc Line: 17
Warning (332174): Ignored filter at de2i_150_qsys_pcie.sdc(18): refclk*clkout could not be matched with a clock File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys_pcie.sdc Line: 18
Warning (332174): Ignored filter at de2i_150_qsys_pcie.sdc(18): *div0*coreclkout could not be matched with a clock File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys_pcie.sdc Line: 18
Warning (332049): Ignored set_clock_groups at de2i_150_qsys_pcie.sdc(18): Argument -group with value [get_clocks { refclk*clkout }] contains zero elements File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys_pcie.sdc Line: 18
    Info (332050): set_clock_groups -exclusive -group [get_clocks { refclk*clkout }] -group [get_clocks { *div0*coreclkout}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys_pcie.sdc Line: 18
Warning (332049): Ignored set_clock_groups at de2i_150_qsys_pcie.sdc(18): Argument -group with value [get_clocks { *div0*coreclkout}] contains zero elements File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys_pcie.sdc Line: 18
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout} {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout} -divide_by 2 -duty_cycle 50.00 -name {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0}
    Info (332110): create_generated_clock -source {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} -duty_cycle 50.00 -name {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout} {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}
    Info (332110): create_generated_clock -source {u0|altpll_qsys|sd1|pll7|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {u0|altpll_qsys|sd1|pll7|clk[0]} {u0|altpll_qsys|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {u0|altpll_qsys|sd1|pll7|inclk[0]} -multiply_by 3 -phase -101.25 -duty_cycle 50.00 -name {u0|altpll_qsys|sd1|pll7|clk[1]} {u0|altpll_qsys|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {u0|altpll_qsys|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u0|altpll_qsys|sd1|pll7|clk[2]} {u0|altpll_qsys|sd1|pll7|clk[2]}
    Info (332110): create_generated_clock -source {u0|altpll_qsys|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u0|altpll_qsys|sd1|pll7|clk[3]} {u0|altpll_qsys|sd1|pll7|clk[3]}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[1]} -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout} {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|icdrclk} -divide_by 5 -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pma0|clockout} {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pma0|clockout}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|icdrclk} {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|icdrclk}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[0]} {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[1]} {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[2]} {u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1|clk[2]}
    Info (332110): set_max_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc'
Warning (332174): Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc Line: 14
Warning (332049): Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc Line: 14
    Info (332050): create_clock -period "100 MHz" -name {refclk_pci_express} {*refclk_export} File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc Line: 14
Warning (332174): Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc Line: 16
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc Line: 16
    Info (332050): set_false_path -to {*tx_digitalreset_reg0c[0]} File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc Line: 16
Warning (332174): Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc Line: 17
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc Line: 17
    Info (332050): set_false_path -to {*rx_digitalreset_reg0c[0]} File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc Line: 17
Warning (332174): Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc Line: 18
Warning (332054): Assignment set_clock_groups is accepted but has some problems at altera_pci_express.sdc(18): Argument -group with value [get_clocks { *central_clk_div0* }] contains zero elements File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc Line: 18
    Info (332050): set_clock_groups -exclusive -group [get_clocks { *central_clk_div0* }] -group [get_clocks { *_hssi_pcie_hip* }] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc Line: 18
Info (332104): Reading SDC File: 'de2i_150_qsys/synthesis/submodules/alt_vipvfr131_vfr.sdc'
Info (332104): Reading SDC File: 'de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc'
Info: Adding SDC requirements for alt_vipitc131_IS2Vid instance u0|alt_vip_itc_0
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(64): u0|alt_vip_itc_0|mode_banks|u_calculate_mode_dynamic|* could not be matched with a net File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 64
Warning (332049): Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 64
    Info (332050): set_multicycle_path -setup -start -through [get_nets "${inst}|mode_banks|u_calculate_mode_dynamic|*"] 2 File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 64
Warning (332049): Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 65
    Info (332050): set_multicycle_path -hold -start -through [get_nets "${inst}|mode_banks|u_calculate_mode_dynamic|*"] 1 File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 65
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*|is_mode_match[*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 68
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 68
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_mode_match[*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 68
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*|is_interlaced[*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 69
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 69
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_interlaced[*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 69
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*|is_serial_output[*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 70
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 70
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_serial_output[*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 70
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*|is_sample_count[*][*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 71
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 71
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sample_count[*][*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 71
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*|is_line_count_f0[*][*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 72
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 72
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_line_count_f0[*][*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 72
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*|is_line_count_f1[*][*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 73
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 73
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_line_count_f1[*][*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 73
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*|is_h_front_porch[*][*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 74
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 74
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_h_front_porch[*][*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 74
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*|is_h_sync_length[*][*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 75
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 75
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_h_sync_length[*][*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 75
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*|is_h_blank[*][*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 76
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 76
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_h_blank[*][*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 76
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*|is_v_front_porch[*][*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 77
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 77
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v_front_porch[*][*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 77
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*|is_v_sync_length[*][*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 78
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 78
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v_sync_length[*][*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 78
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*|is_v_blank[*][*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 79
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 79
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v_blank[*][*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 79
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*|is_v1_front_porch[*][*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 80
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 80
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_front_porch[*][*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 80
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*|is_v1_sync_length[*][*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 81
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 81
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_sync_length[*][*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 81
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*|is_v1_blank[*][*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 82
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 82
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_blank[*][*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 82
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*|is_ap_line[*][*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 83
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 83
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_ap_line[*][*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 83
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*|is_v1_rising_edge[*][*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 84
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 84
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_rising_edge[*][*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 84
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*|is_f_rising_edge[*][*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 85
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 85
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_f_rising_edge[*][*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 85
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*|is_f_falling_edge[*][*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 86
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 86
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_f_falling_edge[*][*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 86
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*|is_standard[*][* could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 87
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 87
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_standard[*][*}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 87
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*|is_sof_sample[*][* could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 88
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 88
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sof_sample[*][*}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 88
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*|is_sof_subsample[*][* could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 89
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 89
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sof_subsample[*][*}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 89
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*|is_sof_line[*][* could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 90
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 90
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_sof_line[*][*}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 90
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*|is_vcoclk_divider_value[*][* could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 91
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 91
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_vcoclk_divider_value[*][*}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 91
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*|is_anc_line[*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 92
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 92
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_anc_line[*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 92
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*|is_v1_anc_line[*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 93
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 93
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_v1_anc_line[*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 93
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*|is_valid_mode[*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 94
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 94
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|is_valid_mode[*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 94
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*|dirty_mode[*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 95
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 95
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|dirty_mode[*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 95
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:clear_underflow_sticky_sync|data_out_sync0[*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 98
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 98
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:clear_underflow_sticky_sync|data_out_sync0[*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 98
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:enable_resync_sync|data_out_sync0[*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 99
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 99
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:enable_resync_sync|data_out_sync0[*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 99
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlocked_sync|data_out_sync0[*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 101
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 101
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlocked_sync|data_out_sync0[*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 101
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync0[*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 102
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 102
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync0[*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 102
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:underflow_sync|data_out_sync0[*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 103
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 103
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:underflow_sync|data_out_sync0[*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 103
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 104
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 104
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 104
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 105
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 105
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 105
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 106
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 106
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync|data_out_sync0[*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 106
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync|data_out_sync0[*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 107
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 107
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync|data_out_sync0[*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 107
Warning (332174): Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync|data_out_sync0[*] could not be matched with a keeper File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 108
Warning (332049): Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 108
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc131_IS2Vid:*|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync|data_out_sync0[*]}] File: C:/Users/TungLT/Desktop/PCIE_Display/de2i_150_qsys/synthesis/submodules/alt_vipitc131_cvo.sdc Line: 108
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.844
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.844           -3301.268 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    -0.937             -52.964 u0|altpll_qsys|sd1|pll7|clk[0] 
    Info (332119):    14.376               0.000 n/a 
    Info (332119):    16.681               0.000 clock_50_1 
    Info (332119):    29.656               0.000 u0|altpll_qsys|sd1|pll7|clk[2] 
    Info (332119):    34.802               0.000 vga_clk 
Info (332146): Worst-case hold slack is 0.216
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.216               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.296               0.000 u0|altpll_qsys|sd1|pll7|clk[0] 
    Info (332119):     0.376               0.000 u0|altpll_qsys|sd1|pll7|clk[2] 
    Info (332119):     0.398               0.000 clock_50_1 
    Info (332119):     3.757               0.000 vga_clk 
    Info (332119):     5.307               0.000 n/a 
Info (332146): Worst-case recovery slack is 0.920
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.920               0.000 u0|altpll_qsys|sd1|pll7|clk[0] 
    Info (332119):     1.303               0.000 u0|altpll_qsys|sd1|pll7|clk[2] 
    Info (332119):     3.670               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
Info (332146): Worst-case removal slack is 1.029
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.029               0.000 u0|altpll_qsys|sd1|pll7|clk[2] 
    Info (332119):     1.212               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.991               0.000 u0|altpll_qsys|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 2.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.000               0.000 u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000               0.000 u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout 
    Info (332119):     2.938               0.000 u0|altpll_qsys|sd1|pll7|clk[0] 
    Info (332119):     3.561               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.977               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.813               0.000 pcie_ref_clk 
    Info (332119):     9.772               0.000 clock_50_1 
    Info (332119):    16.000               0.000 clock_50_2 
    Info (332119):    16.000               0.000 clock_50_3 
    Info (332119):    19.620               0.000 u0|altpll_qsys|sd1|pll7|clk[2] 
    Info (332119):    35.790               0.000 vga_clk 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 99 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.760
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.760           -2138.165 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    -0.433              -6.570 u0|altpll_qsys|sd1|pll7|clk[0] 
    Info (332119):    14.850               0.000 n/a 
    Info (332119):    17.026               0.000 clock_50_1 
    Info (332119):    30.519               0.000 u0|altpll_qsys|sd1|pll7|clk[2] 
    Info (332119):    35.365               0.000 vga_clk 
Info (332146): Worst-case hold slack is 0.216
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.216               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.303               0.000 u0|altpll_qsys|sd1|pll7|clk[0] 
    Info (332119):     0.329               0.000 u0|altpll_qsys|sd1|pll7|clk[2] 
    Info (332119):     0.356               0.000 clock_50_1 
    Info (332119):     3.259               0.000 vga_clk 
    Info (332119):     4.873               0.000 n/a 
Info (332146): Worst-case recovery slack is 1.413
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.413               0.000 u0|altpll_qsys|sd1|pll7|clk[0] 
    Info (332119):     1.787               0.000 u0|altpll_qsys|sd1|pll7|clk[2] 
    Info (332119):     4.081               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
Info (332146): Worst-case removal slack is 0.936
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.936               0.000 u0|altpll_qsys|sd1|pll7|clk[2] 
    Info (332119):     1.114               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.543               0.000 u0|altpll_qsys|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 2.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.000               0.000 u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000               0.000 u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout 
    Info (332119):     2.933               0.000 u0|altpll_qsys|sd1|pll7|clk[0] 
    Info (332119):     3.491               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.971               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.811               0.000 pcie_ref_clk 
    Info (332119):     9.769               0.000 clock_50_1 
    Info (332119):    16.000               0.000 clock_50_2 
    Info (332119):    16.000               0.000 clock_50_3 
    Info (332119):    19.609               0.000 u0|altpll_qsys|sd1|pll7|clk[2] 
    Info (332119):    35.790               0.000 vga_clk 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 99 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 99
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.232
    Info (332114): Worst Case Available Settling Time: 6.282 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.680
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.680               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     2.616               0.000 u0|altpll_qsys|sd1|pll7|clk[0] 
    Info (332119):    17.146               0.000 n/a 
    Info (332119):    18.346               0.000 clock_50_1 
    Info (332119):    34.790               0.000 u0|altpll_qsys|sd1|pll7|clk[2] 
    Info (332119):    38.069               0.000 vga_clk 
Info (332146): Worst-case hold slack is 0.060
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.060               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.112               0.000 u0|altpll_qsys|sd1|pll7|clk[0] 
    Info (332119):     0.167               0.000 u0|altpll_qsys|sd1|pll7|clk[2] 
    Info (332119):     0.182               0.000 clock_50_1 
    Info (332119):     0.955               0.000 vga_clk 
    Info (332119):     2.671               0.000 n/a 
Info (332146): Worst-case recovery slack is 3.653
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.653               0.000 u0|altpll_qsys|sd1|pll7|clk[0] 
    Info (332119):     3.840               0.000 u0|altpll_qsys|sd1|pll7|clk[2] 
    Info (332119):     5.705               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
Info (332146): Worst-case removal slack is 0.488
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.488               0.000 u0|altpll_qsys|sd1|pll7|clk[2] 
    Info (332119):     0.567               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     2.108               0.000 u0|altpll_qsys|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 2.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.000               0.000 u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000               0.000 u0|pcie_ip|altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|transmit_pma0|clockout 
    Info (332119):     3.061               0.000 u0|altpll_qsys|sd1|pll7|clk[0] 
    Info (332119):     3.673               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.994               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.570               0.000 pcie_ref_clk 
    Info (332119):     9.312               0.000 clock_50_1 
    Info (332119):    16.000               0.000 clock_50_2 
    Info (332119):    16.000               0.000 clock_50_3 
    Info (332119):    19.730               0.000 u0|altpll_qsys|sd1|pll7|clk[2] 
    Info (332119):    36.000               0.000 vga_clk 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 99 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 99
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.232
    Info (332114): Worst Case Available Settling Time: 9.427 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 102 warnings
    Info: Peak virtual memory: 997 megabytes
    Info: Processing ended: Tue Oct 23 08:18:36 2018
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:23


