Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 5f11f351e3dd4061af9b37bbeab77811 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot down_avg_2_tb_behav xil_defaultlib.down_avg_2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behv of entity xil_defaultlib.growing_avg [growing_avg_default]
Compiling module xil_defaultlib.down_avg_2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot down_avg_2_tb_behav
