Oh no...

Cycle: 6
MARS instruction number: 4	Instruction: addiu $17,$0,0
Expected:	Register Write to Reg: 0x11 Val: 0x00000000
Got     :	Register Write to Reg: 0x12 Val: 0x00000012
Incorrect write

Cycle: 8
MARS instruction number: 9	Instruction: lui $1,4097
Expected:	Register Write to Reg: 0x01 Val: 0x10010000
Got     :	Register Write to Reg: 0x11 Val: 0x00000000
Incorrect write

Cycle: 9
MARS instruction number: 13	Instruction: ori $23,$1,0
Expected:	Register Write to Reg: 0x17 Val: 0x10010000
Got     :	Register Write to Reg: 0x11 Val: 0x00000000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


