[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Sat Jan 13 14:09:37 2024
[*]
[dumpfile] "/home/ubuntu/lab_D/lab-sdram/testbench/counter_la/counter_la.vcd"
[dumpfile_mtime] "Sat Jan 13 14:08:17 2024"
[dumpfile_size] 261563269
[savefile] "/home/ubuntu/lab_D/lab-sdram/testbench/counter_la/waveform-2.gtkw"
[timestart] 1063980000
[size] 1848 903
[pos] -1 -1
*-22.846043 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] counter_la_tb.
[treeopen] counter_la_tb.uut.
[treeopen] counter_la_tb.uut.mprj.
[treeopen] counter_la_tb.uut.mprj.mprj.
[treeopen] counter_la_tb.uut.mprj.mprj.user_bram.
[treeopen] counter_la_tb.uut.padframe.
[treeopen] counter_la_tb.uut.padframe.mprj_pads.
[treeopen] counter_la_tb.uut.soc.
[treeopen] counter_la_tb.uut.soc.core.
[treeopen] counter_la_tb.uut.soc.core.VexRiscv.
[sst_width] 233
[signals_width] 262
[sst_expanded] 1
[sst_vpaned_height] 296
@200
-#counter_la_tb
@28
counter_la_tb.clock
counter_la_tb.RSTB
counter_la_tb.CSB
counter_la_tb.gpio
counter_la_tb.uart_tx
@22
counter_la_tb.mprj_io[37:0]
counter_la_tb.checkbits[15:0]
@28
counter_la_tb.flash_clk
counter_la_tb.flash_csb
counter_la_tb.flash_io0
counter_la_tb.flash_io1
@200
-
-#uut(caravel)
@28
counter_la_tb.uut.mprj_ack_i_core
counter_la_tb.uut.caravel_clk
counter_la_tb.uut.caravel_rstn
counter_la_tb.uut.clock
counter_la_tb.uut.gpio
counter_la_tb.uut.mprj_clock
@22
counter_la_tb.uut.mprj_dat_i_core[31:0]
counter_la_tb.uut.mprj_dat_i_user[31:0]
counter_la_tb.uut.mprj_dat_o_core[31:0]
counter_la_tb.uut.mprj_dat_o_user[31:0]
counter_la_tb.uut.mprj_io[37:0]
counter_la_tb.uut.user_io_out[37:0]
@200
-
-#soc
@28
counter_la_tb.uut.soc.mprj_ack_i
counter_la_tb.uut.soc.core.shared_ack
@22
counter_la_tb.uut.soc.core.shared_adr[29:0]
counter_la_tb.uut.soc.core.shared_dat_r[31:0]
counter_la_tb.uut.soc.core.shared_dat_w[31:0]
@28
counter_la_tb.uut.soc.core.mgmtsoc_dbus_dbus_ack
@22
counter_la_tb.uut.soc.core.mgmtsoc_dbus_dbus_adr[29:0]
counter_la_tb.uut.soc.core.mgmtsoc_dbus_dbus_dat_w[31:0]
@200
-
-
-#VexRiscV
@22
counter_la_tb.uut.soc.core.VexRiscv.execute_PC[31:0]
counter_la_tb.uut.soc.core.VexRiscv.iBusWishbone_ADR[29:0]
@28
counter_la_tb.uut.soc.core.VexRiscv.iBusWishbone_ACK
counter_la_tb.uut.soc.core.VexRiscv.iBusWishbone_CYC
@22
counter_la_tb.uut.soc.core.VexRiscv.iBusWishbone_DAT_MISO[31:0]
counter_la_tb.uut.soc.core.VexRiscv.iBusWishbone_DAT_MOSI[31:0]
counter_la_tb.uut.soc.core.VexRiscv.dBusWishbone_ADR[29:0]
@28
counter_la_tb.uut.soc.core.VexRiscv.dBusWishbone_ACK
counter_la_tb.uut.soc.core.VexRiscv.dBusWishbone_CYC
@22
counter_la_tb.uut.soc.core.VexRiscv.dBusWishbone_DAT_MISO[31:0]
counter_la_tb.uut.soc.core.VexRiscv.dBusWishbone_DAT_MOSI[31:0]
@28
counter_la_tb.uut.soc.core.VexRiscv.dBusWishbone_WE
@200
-
-mprj
@28
counter_la_tb.uut.mprj.mprj.clk
counter_la_tb.uut.mprj.mprj.valid
counter_la_tb.uut.mprj.mprj.wbs_ack_o
counter_la_tb.uut.mprj.mprj.wbs_we_i
counter_la_tb.uut.mprj.mprj.wbs_cyc_i
counter_la_tb.uut.mprj.mprj.wbs_stb_i
@22
counter_la_tb.uut.mprj.mprj.wbs_adr_i[31:0]
counter_la_tb.uut.mprj.mprj.wbs_dat_i[31:0]
counter_la_tb.uut.mprj.mprj.wbs_dat_o[31:0]
@200
-
-User Bram
-
-RAM256
@28
counter_la_tb.uut.soc.core.RAM256.CLK
@22
counter_la_tb.uut.soc.core.RAM256.A0[7:0]
@28
counter_la_tb.uut.soc.core.RAM256.EN0
@22
counter_la_tb.uut.soc.core.RAM256.WE0[3:0]
counter_la_tb.uut.soc.core.RAM256.Di0[31:0]
counter_la_tb.uut.soc.core.RAM256.Do0[31:0]
@200
-
-
@28
counter_la_tb.uut.mprj.mprj.clk
counter_la_tb.uut.mprj.mprj.wbs_stb_i
counter_la_tb.uut.mprj.mprj.wbs_we_i
@22
counter_la_tb.uut.mprj.mprj.wbs_adr_i[31:0]
@28
counter_la_tb.uut.mprj.mprj.wbs_ack_o
@200
-
@28
counter_la_tb.uut.mprj.mprj.user_sdram_controller.busy
@22
counter_la_tb.uut.mprj.mprj.sdram_a[12:0]
@28
counter_la_tb.uut.mprj.mprj.sdram_ba[1:0]
@24
[color] 6
counter_la_tb.uut.mprj.mprj.user_sdram_controller.state_q[3:0]
@28
counter_la_tb.uut.mprj.mprj.user_sdram_controller.precharge_bank_q[2:0]
@22
counter_la_tb.uut.mprj.mprj.user_bram.Row[12:0]
@29
[color] 2
counter_la_tb.uut.mprj.mprj.user_sdram_controller.out_valid
@22
[color] 2
counter_la_tb.uut.mprj.mprj.user_sdram_controller.data_out[31:0]
@200
-
@28
counter_la_tb.uut.mprj.mprj.user_bram.Burst_length_1
counter_la_tb.uut.mprj.mprj.user_bram.Mode_reg_enable
counter_la_tb.uut.mprj.mprj.user_bram.Burst_length_4
@22
counter_la_tb.uut.mprj.mprj.user_bram.Burst_counter[10:0]
counter_la_tb.uut.mprj.mprj.user_sdram_controller.sdram_dqi[31:0]
counter_la_tb.uut.mprj.mprj.user_bram.Col[10:0]
counter_la_tb.uut.mprj.mprj.user_bram.Col_temp[10:0]
counter_la_tb.uut.mprj.mprj.user_bram.Col_brst[10:0]
@200
-
@28
counter_la_tb.uut.mprj.mprj.user_sdram_controller.cmd_q[3:0]
counter_la_tb.uut.mprj.mprj.user_sdram_controller.a_q[12:0]
counter_la_tb.uut.mprj.mprj.user_bram.Addr[12:0]
counter_la_tb.uut.mprj.mprj.user_bram.Sys_clk
counter_la_tb.uut.mprj.mprj.user_bram.iCKe_f
counter_la_tb.uut.mprj.mprj.user_bram.iCKe_r
counter_la_tb.uut.mprj.mprj.user_bram.Cke
@200
-
-
@28
counter_la_tb.uut.mprj.mprj.user_bram.Bank0.re
@22
counter_la_tb.uut.mprj.mprj.user_bram.Bank0.raddr[10:0]
counter_la_tb.uut.mprj.mprj.user_bram.Bank0.q[31:0]
@28
counter_la_tb.uut.mprj.mprj.user_bram.Bank1.re
@22
counter_la_tb.uut.mprj.mprj.user_bram.Bank1.raddr[10:0]
counter_la_tb.uut.mprj.mprj.user_bram.Bank1.q[31:0]
@28
counter_la_tb.uut.mprj.mprj.user_bram.Bank2.re
@22
counter_la_tb.uut.mprj.mprj.user_bram.Bank2.raddr[10:0]
counter_la_tb.uut.mprj.mprj.user_bram.Bank2.q[31:0]
@200
-
-
@22
counter_la_tb.uut.mprj.mprj.user_bram.Dqi[31:0]
counter_la_tb.uut.mprj.mprj.user_bram.Dqo[31:0]
counter_la_tb.uut.mprj.mprj.user_bram.Addr[12:0]
@28
counter_la_tb.uut.mprj.mprj.user_bram.Ba[1:0]
counter_la_tb.uut.mprj.mprj.user_bram.Cke
counter_la_tb.uut.mprj.mprj.user_bram.Cs_n
counter_la_tb.uut.mprj.mprj.user_bram.Ras_n
counter_la_tb.uut.mprj.mprj.user_bram.Cas_n
counter_la_tb.uut.mprj.mprj.user_bram.We_n
@22
counter_la_tb.uut.mprj.mprj.user_bram.Dqm[3:0]
@28
counter_la_tb.uut.mprj.mprj.user_bram.Rst_n
@200
-
-
[pattern_trace] 1
[pattern_trace] 0
