{"Source Block": ["oh/elink/dv/elink_e16_model.v@1294:1306@HdlStmProcess", "\n   assign dstaddr_in[31:28] = burst_tran ? dstaddr_inc[31:28] : fifo_data_reg[3:0];\n   assign dstaddr_in[27:12] = burst_tran ? dstaddr_inc[27:12] : fifo_data_reg[2*LW-1:0];\n   assign dstaddr_in[11:0]  = burst_tran ? dstaddr_inc[11:0]  : fifo_data_reg[2*LW-1:4];\n\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & (start_tran | burst_tran))\n       dstaddr_int[31:28] <= dstaddr_in[31:28];\n\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & (dstaddr_2712_en | burst_tran))\n       dstaddr_int[27:12] <= dstaddr_in[27:12];\n\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@1290:1300", " \n   //# destination address is updated on the beginning of burst transaction\n   //# while datamode, write, access and control mode are unchanged\n   assign dstaddr_inc[AW-1:0] = dstaddr[AW-1:0] + {{(AW-4){1'b0}},byte0_inc8,3'b000};\n\n   assign dstaddr_in[31:28] = burst_tran ? dstaddr_inc[31:28] : fifo_data_reg[3:0];\n   assign dstaddr_in[27:12] = burst_tran ? dstaddr_inc[27:12] : fifo_data_reg[2*LW-1:0];\n   assign dstaddr_in[11:0]  = burst_tran ? dstaddr_inc[11:0]  : fifo_data_reg[2*LW-1:4];\n\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & (start_tran | burst_tran))\n"], ["oh/elink/dv/elink_e16_model.v@1292:1302", "   //# while datamode, write, access and control mode are unchanged\n   assign dstaddr_inc[AW-1:0] = dstaddr[AW-1:0] + {{(AW-4){1'b0}},byte0_inc8,3'b000};\n\n   assign dstaddr_in[31:28] = burst_tran ? dstaddr_inc[31:28] : fifo_data_reg[3:0];\n   assign dstaddr_in[27:12] = burst_tran ? dstaddr_inc[27:12] : fifo_data_reg[2*LW-1:0];\n   assign dstaddr_in[11:0]  = burst_tran ? dstaddr_inc[11:0]  : fifo_data_reg[2*LW-1:4];\n\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & (start_tran | burst_tran))\n       dstaddr_int[31:28] <= dstaddr_in[31:28];\n\n"], ["oh/elink/dv/elink_e16_model.v@1291:1301", "   //# destination address is updated on the beginning of burst transaction\n   //# while datamode, write, access and control mode are unchanged\n   assign dstaddr_inc[AW-1:0] = dstaddr[AW-1:0] + {{(AW-4){1'b0}},byte0_inc8,3'b000};\n\n   assign dstaddr_in[31:28] = burst_tran ? dstaddr_inc[31:28] : fifo_data_reg[3:0];\n   assign dstaddr_in[27:12] = burst_tran ? dstaddr_inc[27:12] : fifo_data_reg[2*LW-1:0];\n   assign dstaddr_in[11:0]  = burst_tran ? dstaddr_inc[11:0]  : fifo_data_reg[2*LW-1:4];\n\n   always @ (posedge rxi_lclk)\n     if(fifo_data_val & (start_tran | burst_tran))\n       dstaddr_int[31:28] <= dstaddr_in[31:28];\n"]], "Diff Content": {"Delete": [[1299, "   always @ (posedge rxi_lclk)\n"], [1300, "     if(fifo_data_val & (start_tran | burst_tran))\n"], [1301, "       dstaddr_int[31:28] <= dstaddr_in[31:28];\n"]], "Add": [[1301, "   input  clk; \n"], [1301, "   input  in;   \n"], [1301, "   output out;\n"]]}}