Analysis & Synthesis report for de10-nano-picorv32-wb-soc_0
Tue Aug 26 14:40:48 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state
  9. State Machine - |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_wordsize
 10. State Machine - |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state
 11. State Machine - |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate
 12. State Machine - |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state
 13. State Machine - |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state
 14. State Machine - |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state
 15. State Machine - |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state
 16. State Machine - |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state
 17. State Machine - |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Added for RAM Pass-Through Logic
 23. Registers Packed Into Inferred Megafunctions
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated
 26. Source assignments for picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated
 27. Source assignments for picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][31]__1|altsyncram_s9n1:auto_generated
 28. Source assignments for picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][23]__2|altsyncram_s9n1:auto_generated
 29. Source assignments for picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][15]__3|altsyncram_s9n1:auto_generated
 30. Source assignments for picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][7]__4|altsyncram_s9n1:auto_generated
 31. Source assignments for picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_d2k1:auto_generated
 32. Source assignments for picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_d2k1:auto_generated
 33. Source assignments for picorv32_wb_soc:soc|wb_bootrom:bootrom|altsyncram:mem_rtl_0|altsyncram_g1f1:auto_generated
 34. Parameter Settings for User Entity Instance: altera_pll_wb_clkgen:clkgen
 35. Parameter Settings for User Entity Instance: altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll
 36. Parameter Settings for User Entity Instance: altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll|altera_pll:altera_pll_i
 37. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc
 38. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_intercon:wb_intercon0|wb_mux:wb_mux_picorv32
 39. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0
 40. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl
 41. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter
 42. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port
 43. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram
 44. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera
 45. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo
 47. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port
 48. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram
 49. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera
 50. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo
 52. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_ram:sram0
 53. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0
 54. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][31]__1
 55. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][23]__2
 56. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][15]__3
 57. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][7]__4
 58. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_bootrom:bootrom
 59. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|uart_top:uart16550
 60. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs
 61. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter
 62. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx
 63. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo
 64. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops
 65. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver
 66. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx
 67. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo
 68. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|picorv32_wb:picorv32_wb
 69. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core
 70. Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul
 71. Parameter Settings for Inferred Entity Instance: picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0
 72. Parameter Settings for Inferred Entity Instance: picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1
 73. Parameter Settings for Inferred Entity Instance: picorv32_wb_soc:soc|wb_bootrom:bootrom|altsyncram:mem_rtl_0
 74. altsyncram Parameter Settings by Entity Instance
 75. Port Connectivity Checks: "picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"
 76. Port Connectivity Checks: "picorv32_wb_soc:soc|picorv32_wb:picorv32_wb"
 77. Port Connectivity Checks: "picorv32_wb_soc:soc|gpio:gpio0"
 78. Port Connectivity Checks: "picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver"
 79. Port Connectivity Checks: "picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops"
 80. Port Connectivity Checks: "picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx"
 81. Port Connectivity Checks: "picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface"
 82. Port Connectivity Checks: "picorv32_wb_soc:soc|uart_top:uart16550"
 83. Port Connectivity Checks: "picorv32_wb_soc:soc|wb_ram:sram0"
 84. Port Connectivity Checks: "picorv32_wb_soc:soc|wb_spimemio:spi0memio"
 85. Port Connectivity Checks: "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"
 86. Port Connectivity Checks: "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram"
 87. Port Connectivity Checks: "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0"
 88. Port Connectivity Checks: "picorv32_wb_soc:soc|wb_intercon:wb_intercon0"
 89. Port Connectivity Checks: "picorv32_wb_soc:soc"
 90. Port Connectivity Checks: "altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll|altera_pll:altera_pll_i"
 91. Port Connectivity Checks: "altera_pll_wb_clkgen:clkgen"
 92. Post-Synthesis Netlist Statistics for Top Partition
 93. Elapsed Time Per Partition
 94. Analysis & Synthesis Messages
 95. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Aug 26 14:40:48 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; de10-nano-picorv32-wb-soc_0                     ;
; Top-level Entity Name           ; de10_nano_picorv32_wb_soc                       ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 2211                                            ;
; Total pins                      ; 27                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 141,824                                         ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                             ;
+---------------------------------------------------------------------------------+---------------------------+-----------------------------+
; Option                                                                          ; Setting                   ; Default Value               ;
+---------------------------------------------------------------------------------+---------------------------+-----------------------------+
; Device                                                                          ; 5CSEBA6U23I7              ;                             ;
; Top-level entity name                                                           ; de10_nano_picorv32_wb_soc ; de10-nano-picorv32-wb-soc_0 ;
; Family name                                                                     ; Cyclone V                 ; Cyclone V                   ;
; Use smart compilation                                                           ; Off                       ; Off                         ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                        ; On                          ;
; Enable compact report table                                                     ; Off                       ; Off                         ;
; Restructure Multiplexers                                                        ; Auto                      ; Auto                        ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                       ; Off                         ;
; Create Debugging Nodes for IP Cores                                             ; Off                       ; Off                         ;
; Preserve fewer node names                                                       ; On                        ; On                          ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                    ; Enable                      ;
; Verilog Version                                                                 ; Verilog_2001              ; Verilog_2001                ;
; VHDL Version                                                                    ; VHDL_1993                 ; VHDL_1993                   ;
; State Machine Processing                                                        ; Auto                      ; Auto                        ;
; Safe State Machine                                                              ; Off                       ; Off                         ;
; Extract Verilog State Machines                                                  ; On                        ; On                          ;
; Extract VHDL State Machines                                                     ; On                        ; On                          ;
; Ignore Verilog initial constructs                                               ; Off                       ; Off                         ;
; Iteration limit for constant Verilog loops                                      ; 5000                      ; 5000                        ;
; Iteration limit for non-constant Verilog loops                                  ; 250                       ; 250                         ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                        ; On                          ;
; Infer RAMs from Raw Logic                                                       ; On                        ; On                          ;
; Parallel Synthesis                                                              ; On                        ; On                          ;
; DSP Block Balancing                                                             ; Auto                      ; Auto                        ;
; NOT Gate Push-Back                                                              ; On                        ; On                          ;
; Power-Up Don't Care                                                             ; On                        ; On                          ;
; Remove Redundant Logic Cells                                                    ; Off                       ; Off                         ;
; Remove Duplicate Registers                                                      ; On                        ; On                          ;
; Ignore CARRY Buffers                                                            ; Off                       ; Off                         ;
; Ignore CASCADE Buffers                                                          ; Off                       ; Off                         ;
; Ignore GLOBAL Buffers                                                           ; Off                       ; Off                         ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                       ; Off                         ;
; Ignore LCELL Buffers                                                            ; Off                       ; Off                         ;
; Ignore SOFT Buffers                                                             ; On                        ; On                          ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                       ; Off                         ;
; Optimization Technique                                                          ; Balanced                  ; Balanced                    ;
; Carry Chain Length                                                              ; 70                        ; 70                          ;
; Auto Carry Chains                                                               ; On                        ; On                          ;
; Auto Open-Drain Pins                                                            ; On                        ; On                          ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                       ; Off                         ;
; Auto ROM Replacement                                                            ; On                        ; On                          ;
; Auto RAM Replacement                                                            ; On                        ; On                          ;
; Auto DSP Block Replacement                                                      ; On                        ; On                          ;
; Auto Shift Register Replacement                                                 ; Auto                      ; Auto                        ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                      ; Auto                        ;
; Auto Clock Enable Replacement                                                   ; On                        ; On                          ;
; Strict RAM Replacement                                                          ; Off                       ; Off                         ;
; Allow Synchronous Control Signals                                               ; On                        ; On                          ;
; Force Use of Synchronous Clear Signals                                          ; Off                       ; Off                         ;
; Auto Resource Sharing                                                           ; Off                       ; Off                         ;
; Allow Any RAM Size For Recognition                                              ; Off                       ; Off                         ;
; Allow Any ROM Size For Recognition                                              ; Off                       ; Off                         ;
; Allow Any Shift Register Size For Recognition                                   ; Off                       ; Off                         ;
; Use LogicLock Constraints during Resource Balancing                             ; On                        ; On                          ;
; Ignore translate_off and synthesis_off directives                               ; Off                       ; Off                         ;
; Timing-Driven Synthesis                                                         ; On                        ; On                          ;
; Report Parameter Settings                                                       ; On                        ; On                          ;
; Report Source Assignments                                                       ; On                        ; On                          ;
; Report Connectivity Checks                                                      ; On                        ; On                          ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                       ; Off                         ;
; Synchronization Register Chain Length                                           ; 3                         ; 3                           ;
; Power Optimization During Synthesis                                             ; Normal compilation        ; Normal compilation          ;
; HDL message level                                                               ; Level2                    ; Level2                      ;
; Suppress Register Optimization Related Messages                                 ; Off                       ; Off                         ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                      ; 5000                        ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                      ; 5000                        ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                       ; 100                         ;
; Clock MUX Protection                                                            ; On                        ; On                          ;
; Auto Gated Clock Conversion                                                     ; Off                       ; Off                         ;
; Block Design Naming                                                             ; Auto                      ; Auto                        ;
; SDC constraint protection                                                       ; Off                       ; Off                         ;
; Synthesis Effort                                                                ; Auto                      ; Auto                        ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                        ; On                          ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                       ; Off                         ;
; Analysis & Synthesis Message Level                                              ; Medium                    ; Medium                      ;
; Disable Register Merging Across Hierarchies                                     ; Auto                      ; Auto                        ;
; Resource Aware Inference For Block RAM                                          ; On                        ; On                          ;
; Automatic Parallel Synthesis                                                    ; On                        ; On                          ;
; Partial Reconfiguration Bitstream ID                                            ; Off                       ; Off                         ;
+---------------------------------------------------------------------------------+---------------------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                        ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                                                ; Library ;
+-------------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; src/altera_clkgen_0/wrapped_altera_pll.v                                ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/altera_clkgen_0/wrapped_altera_pll.v                                ;         ;
; src/altera_clkgen_0/altera_pll_wb_clkgen.v                              ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/altera_clkgen_0/altera_pll_wb_clkgen.v                              ;         ;
; src/gpio_0/gpio.v                                                       ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/gpio_0/gpio.v                                                       ;         ;
; src/or1k_bootloaders_0.9/wb_bootrom.v                                   ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/or1k_bootloaders_0.9/wb_bootrom.v                                   ;         ;
; src/picorv32_0/picorv32.v                                               ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v                                               ;         ;
; src/uart16550_1.5.5-r1/rtl/verilog/raminfr.v                            ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/raminfr.v                            ;         ;
; src/uart16550_1.5.5-r1/rtl/verilog/uart_receiver.v                      ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_receiver.v                      ;         ;
; src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v                          ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v                          ;         ;
; src/uart16550_1.5.5-r1/rtl/verilog/uart_rfifo.v                         ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_rfifo.v                         ;         ;
; src/uart16550_1.5.5-r1/rtl/verilog/uart_sync_flops.v                    ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_sync_flops.v                    ;         ;
; src/uart16550_1.5.5-r1/rtl/verilog/uart_tfifo.v                         ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_tfifo.v                         ;         ;
; src/uart16550_1.5.5-r1/rtl/verilog/uart_top.v                           ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_top.v                           ;         ;
; src/uart16550_1.5.5-r1/rtl/verilog/uart_transmitter.v                   ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_transmitter.v                   ;         ;
; src/uart16550_1.5.5-r1/rtl/verilog/uart_wb.v                            ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_wb.v                            ;         ;
; src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v                    ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v                    ;         ;
; src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v                             ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v                             ;         ;
; src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v                       ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v                       ;         ;
; src/wb_sdram_ctrl_0-r4/rtl/verilog/dual_clock_fifo.v                    ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dual_clock_fifo.v                    ;         ;
; src/wb_sdram_ctrl_0-r4/rtl/verilog/sdram_ctrl.v                         ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/sdram_ctrl.v                         ;         ;
; src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v                            ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v                            ;         ;
; src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v                      ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v                      ;         ;
; src/wb_spimemio_0/wb_spimemio.v                                         ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_spimemio_0/wb_spimemio.v                                         ;         ;
; src/wb_intercon_1.0/rtl/verilog/wb_mux.v                                ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_intercon_1.0/rtl/verilog/wb_mux.v                                ;         ;
; src/wb_ram_1.0/rtl/verilog/wb_ram.v                                     ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_ram_1.0/rtl/verilog/wb_ram.v                                     ;         ;
; src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v                     ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v                     ;         ;
; src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.v             ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.v             ;         ;
; src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v ; yes             ; User Verilog HDL File                                 ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v ;         ;
; uart_defines.v                                                          ; yes             ; Auto-Found Verilog HDL File                           ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_defines.v                       ;         ;
; verilog_utils.vh                                                        ; yes             ; Auto-Found Unspecified File                           ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/verilog_utils_0/verilog_utils.vh                                    ;         ;
; wb_intercon.vh                                                          ; yes             ; Auto-Found Unspecified File                           ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh            ;         ;
; wb_common_params.v                                                      ; yes             ; Auto-Found Verilog HDL File                           ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_common_0/wb_common_params.v                                      ;         ;
; wb_common.v                                                             ; yes             ; Auto-Found Verilog HDL File                           ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_common_0/wb_common.v                                             ;         ;
; altera_pll.v                                                            ; yes             ; Megafunction                                          ; /home/ubuntu/altera_lite/24.1std/quartus/libraries/megafunctions/altera_pll.v                                                                                                               ;         ;
; altsyncram.tdf                                                          ; yes             ; Megafunction                                          ; /home/ubuntu/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                             ;         ;
; stratix_ram_block.inc                                                   ; yes             ; Megafunction                                          ; /home/ubuntu/altera_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                      ;         ;
; lpm_mux.inc                                                             ; yes             ; Megafunction                                          ; /home/ubuntu/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                ;         ;
; lpm_decode.inc                                                          ; yes             ; Megafunction                                          ; /home/ubuntu/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                             ;         ;
; aglobal241.inc                                                          ; yes             ; Megafunction                                          ; /home/ubuntu/altera_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc                                                                                                             ;         ;
; a_rdenreg.inc                                                           ; yes             ; Megafunction                                          ; /home/ubuntu/altera_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                              ;         ;
; altrom.inc                                                              ; yes             ; Megafunction                                          ; /home/ubuntu/altera_lite/24.1std/quartus/libraries/megafunctions/altrom.inc                                                                                                                 ;         ;
; altram.inc                                                              ; yes             ; Megafunction                                          ; /home/ubuntu/altera_lite/24.1std/quartus/libraries/megafunctions/altram.inc                                                                                                                 ;         ;
; altdpram.inc                                                            ; yes             ; Megafunction                                          ; /home/ubuntu/altera_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc                                                                                                               ;         ;
; db/altsyncram_cl22.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf                                                  ;         ;
; db/altsyncram_s9n1.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_s9n1.tdf                                                  ;         ;
; db/altsyncram_d2k1.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_d2k1.tdf                                                  ;         ;
; db/altsyncram_g1f1.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_g1f1.tdf                                                  ;         ;
; db/de10-nano-picorv32-wb-soc_0.ram0_wb_bootrom_3e682f33.hdl.mif         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/de10-nano-picorv32-wb-soc_0.ram0_wb_bootrom_3e682f33.hdl.mif         ;         ;
+-------------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                            ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                    ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1851                                                                                                     ;
;                                             ;                                                                                                          ;
; Combinational ALUT usage for logic          ; 2730                                                                                                     ;
;     -- 7 input functions                    ; 40                                                                                                       ;
;     -- 6 input functions                    ; 539                                                                                                      ;
;     -- 5 input functions                    ; 579                                                                                                      ;
;     -- 4 input functions                    ; 489                                                                                                      ;
;     -- <=3 input functions                  ; 1083                                                                                                     ;
;                                             ;                                                                                                          ;
; Dedicated logic registers                   ; 2211                                                                                                     ;
;                                             ;                                                                                                          ;
; I/O pins                                    ; 27                                                                                                       ;
; Total MLAB memory bits                      ; 0                                                                                                        ;
; Total block memory bits                     ; 141824                                                                                                   ;
;                                             ;                                                                                                          ;
; Total DSP Blocks                            ; 0                                                                                                        ;
;                                             ;                                                                                                          ;
; Total PLLs                                  ; 1                                                                                                        ;
;     -- PLLs                                 ; 1                                                                                                        ;
;                                             ;                                                                                                          ;
; Maximum fan-out node                        ; altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 2405                                                                                                     ;
; Total fan-out                               ; 22036                                                                                                    ;
; Average fan-out                             ; 4.23                                                                                                     ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                                 ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                        ; Entity Name               ; Library Name ;
+------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |de10_nano_picorv32_wb_soc                                 ; 2730 (1)            ; 2211 (0)                  ; 141824            ; 0          ; 27   ; 0            ; |de10_nano_picorv32_wb_soc                                                                                                                                                                                                                                 ; de10_nano_picorv32_wb_soc ; work         ;
;    |altera_pll_wb_clkgen:clkgen|                           ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|altera_pll_wb_clkgen:clkgen                                                                                                                                                                                                     ; altera_pll_wb_clkgen      ; work         ;
;       |wrapped_altera_pll:wrapped_altera_pll|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll                                                                                                                                                               ; wrapped_altera_pll        ; work         ;
;          |altera_pll:altera_pll_i|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll|altera_pll:altera_pll_i                                                                                                                                       ; altera_pll                ; work         ;
;    |picorv32_wb_soc:soc|                                   ; 2728 (0)            ; 2195 (0)                  ; 141824            ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc                                                                                                                                                                                                             ; picorv32_wb_soc           ; work         ;
;       |gpio:gpio0|                                         ; 15 (15)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|gpio:gpio0                                                                                                                                                                                                  ; gpio                      ; work         ;
;       |picorv32_wb:picorv32_wb|                            ; 1931 (15)           ; 1264 (104)                ; 2048              ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb                                                                                                                                                                                     ; picorv32_wb               ; work         ;
;          |picorv32:picorv32_core|                          ; 1916 (1447)         ; 1160 (705)                ; 2048              ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core                                                                                                                                                              ; picorv32                  ; work         ;
;             |altsyncram:cpuregs_rtl_0|                     ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0                                                                                                                                     ; altsyncram                ; work         ;
;                |altsyncram_d2k1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_d2k1:auto_generated                                                                                                      ; altsyncram_d2k1           ; work         ;
;             |altsyncram:cpuregs_rtl_1|                     ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1                                                                                                                                     ; altsyncram                ; work         ;
;                |altsyncram_d2k1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_d2k1:auto_generated                                                                                                      ; altsyncram_d2k1           ; work         ;
;             |picorv32_pcpi_div:pcpi_div|                   ; 333 (333)           ; 200 (200)                 ; 0                 ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div                                                                                                                                   ; picorv32_pcpi_div         ; work         ;
;             |picorv32_pcpi_mul:pcpi_mul|                   ; 136 (136)           ; 255 (255)                 ; 0                 ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul                                                                                                                                   ; picorv32_pcpi_mul         ; work         ;
;       |uart_top:uart16550|                                 ; 502 (0)             ; 544 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550                                                                                                                                                                                          ; uart_top                  ; work         ;
;          |uart_regs:regs|                                  ; 495 (147)           ; 518 (109)                 ; 0                 ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs                                                                                                                                                                           ; uart_regs                 ; work         ;
;             |uart_receiver:receiver|                       ; 241 (102)           ; 244 (54)                  ; 0                 ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver                                                                                                                                                    ; uart_receiver             ; work         ;
;                |uart_rfifo:fifo_rx|                        ; 139 (83)            ; 190 (62)                  ; 0                 ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx                                                                                                                                 ; uart_rfifo                ; work         ;
;                   |raminfr:rfifo|                          ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo                                                                                                                   ; raminfr                   ; work         ;
;             |uart_sync_flops:i_uart_sync_flops|            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops                                                                                                                                         ; uart_sync_flops           ; work         ;
;             |uart_transmitter:transmitter|                 ; 106 (32)            ; 163 (22)                  ; 0                 ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter                                                                                                                                              ; uart_transmitter          ; work         ;
;                |uart_tfifo:fifo_tx|                        ; 74 (18)             ; 141 (13)                  ; 0                 ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx                                                                                                                           ; uart_tfifo                ; work         ;
;                   |raminfr:tfifo|                          ; 56 (56)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo                                                                                                             ; raminfr                   ; work         ;
;          |uart_wb:wb_interface|                            ; 7 (7)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface                                                                                                                                                                     ; uart_wb                   ; work         ;
;       |wb_bootrom:bootrom|                                 ; 1 (1)               ; 1 (1)                     ; 8192              ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_bootrom:bootrom                                                                                                                                                                                          ; wb_bootrom                ; work         ;
;          |altsyncram:mem_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_bootrom:bootrom|altsyncram:mem_rtl_0                                                                                                                                                                     ; altsyncram                ; work         ;
;             |altsyncram_g1f1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_bootrom:bootrom|altsyncram:mem_rtl_0|altsyncram_g1f1:auto_generated                                                                                                                                      ; altsyncram_g1f1           ; work         ;
;       |wb_intercon:wb_intercon0|                           ; 89 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_intercon:wb_intercon0                                                                                                                                                                                    ; wb_intercon               ; work         ;
;          |wb_mux:wb_mux_picorv32|                          ; 89 (89)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_intercon:wb_intercon0|wb_mux:wb_mux_picorv32                                                                                                                                                             ; wb_mux                    ; work         ;
;       |wb_ram:sram0|                                       ; 7 (0)               ; 13 (0)                    ; 131072            ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0                                                                                                                                                                                                ; wb_ram                    ; work         ;
;          |wb_ram_generic:wb_ram_generic.ram0|              ; 7 (7)               ; 13 (13)                   ; 131072            ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0                                                                                                                                                             ; wb_ram_generic            ; work         ;
;             |altsyncram:mem[0][15]__3|                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][15]__3                                                                                                                                    ; altsyncram                ; work         ;
;                |altsyncram_s9n1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][15]__3|altsyncram_s9n1:auto_generated                                                                                                     ; altsyncram_s9n1           ; work         ;
;             |altsyncram:mem[0][23]__2|                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][23]__2                                                                                                                                    ; altsyncram                ; work         ;
;                |altsyncram_s9n1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][23]__2|altsyncram_s9n1:auto_generated                                                                                                     ; altsyncram_s9n1           ; work         ;
;             |altsyncram:mem[0][31]__1|                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][31]__1                                                                                                                                    ; altsyncram                ; work         ;
;                |altsyncram_s9n1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][31]__1|altsyncram_s9n1:auto_generated                                                                                                     ; altsyncram_s9n1           ; work         ;
;             |altsyncram:mem[0][7]__4|                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][7]__4                                                                                                                                     ; altsyncram                ; work         ;
;                |altsyncram_s9n1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][7]__4|altsyncram_s9n1:auto_generated                                                                                                      ; altsyncram_s9n1           ; work         ;
;       |wb_sdram_ctrl:wb_sdram_ctrl0|                       ; 152 (0)             ; 282 (0)                   ; 512               ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0                                                                                                                                                                                ; wb_sdram_ctrl             ; work         ;
;          |wb_port_arbiter:wb_port_arbiter|                 ; 152 (0)             ; 282 (120)                 ; 512               ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter                                                                                                                                                ; wb_port_arbiter           ; work         ;
;             |wb_port:wbports[0].wb_port|                   ; 76 (70)             ; 81 (77)                   ; 256               ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port                                                                                                                     ; wb_port                   ; work         ;
;                |bufram:bufram|                             ; 1 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram                                                                                                       ; bufram                    ; work         ;
;                   |dpram_altera:dpram_altera.dpram_altera| ; 1 (1)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera                                                                ; dpram_altera              ; work         ;
;                      |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component                                ; altsyncram                ; work         ;
;                         |altsyncram_cl22:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated ; altsyncram_cl22           ; work         ;
;                |dual_clock_fifo:wrfifo|                    ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo                                                                                              ; dual_clock_fifo           ; work         ;
;             |wb_port:wbports[1].wb_port|                   ; 76 (70)             ; 81 (77)                   ; 256               ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port                                                                                                                     ; wb_port                   ; work         ;
;                |bufram:bufram|                             ; 1 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram                                                                                                       ; bufram                    ; work         ;
;                   |dpram_altera:dpram_altera.dpram_altera| ; 1 (1)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera                                                                ; dpram_altera              ; work         ;
;                      |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component                                ; altsyncram                ; work         ;
;                         |altsyncram_cl22:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated ; altsyncram_cl22           ; work         ;
;                |dual_clock_fifo:wrfifo|                    ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo                                                                                              ; dual_clock_fifo           ; work         ;
;       |wb_spimemio:spi0memio|                              ; 31 (31)             ; 71 (71)                   ; 0                 ; 0          ; 0    ; 0            ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_spimemio:spi0memio                                                                                                                                                                                       ; wb_spimemio               ; work         ;
+------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------------+
; Name                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------------+
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_d2k1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                                            ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_d2k1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                                            ;
; picorv32_wb_soc:soc|wb_bootrom:bootrom|altsyncram:mem_rtl_0|altsyncram_g1f1:auto_generated|ALTSYNCRAM                                                                                                                                      ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192  ; db/de10-nano-picorv32-wb-soc_0.ram0_wb_bootrom_3e682f33.hdl.mif ;
; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][15]__3|altsyncram_s9n1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None                                                            ;
; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][23]__2|altsyncram_s9n1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None                                                            ;
; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][31]__1|altsyncram_s9n1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None                                                            ;
; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][7]__4|altsyncram_s9n1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None                                                            ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 16           ; 32           ; 16           ; 32           ; 512   ; None                                                            ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 16           ; 32           ; 16           ; 32           ; 512   ; None                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|state ;
+---------------+------------+-------------+---------------------------------------------------+
; Name          ; state.IDLE ; state.WBEND ; state.WBSTART                                     ;
+---------------+------------+-------------+---------------------------------------------------+
; state.IDLE    ; 0          ; 0           ; 0                                                 ;
; state.WBSTART ; 1          ; 0           ; 1                                                 ;
; state.WBEND   ; 1          ; 1           ; 0                                                 ;
+---------------+------------+-------------+---------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_wordsize ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------+
; Name            ; mem_wordsize.00 ; mem_wordsize.10 ; mem_wordsize.01                                                      ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------+
; mem_wordsize.00 ; 0               ; 0               ; 0                                                                    ;
; mem_wordsize.01 ; 1               ; 0               ; 1                                                                    ;
; mem_wordsize.10 ; 1               ; 1               ; 0                                                                    ;
+-----------------+-----------------+-----------------+----------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state                                                                                                                                    ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+
; Name                       ; cpu_state.cpu_state_trap ; cpu_state.cpu_state_fetch ; cpu_state.cpu_state_ld_rs1 ; cpu_state.cpu_state_ld_rs2 ; cpu_state.cpu_state_exec ; cpu_state.cpu_state_shift ; cpu_state.cpu_state_stmem ; cpu_state.cpu_state_ldmem ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+
; cpu_state.cpu_state_trap   ; 0                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_stmem  ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 1                         ; 0                         ;
; cpu_state.cpu_state_shift  ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 1                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_exec   ; 1                        ; 0                         ; 0                          ; 0                          ; 1                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_ld_rs2 ; 1                        ; 0                         ; 0                          ; 1                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_ld_rs1 ; 1                        ; 0                         ; 1                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_fetch  ; 1                        ; 1                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_ldmem  ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 1                         ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate ;
+------------+------------+------------+------------+------------------------------------------------------------+
; Name       ; wbstate.11 ; wbstate.10 ; wbstate.01 ; wbstate.00                                                 ;
+------------+------------+------------+------------+------------------------------------------------------------+
; wbstate.00 ; 0          ; 0          ; 0          ; 0                                                          ;
; wbstate.01 ; 0          ; 0          ; 1          ; 1                                                          ;
; wbstate.10 ; 0          ; 1          ; 0          ; 1                                                          ;
; wbstate.11 ; 1          ; 0          ; 0          ; 1                                                          ;
+------------+------------+------------+------------+------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state ;
+-------------------+------------------+-------------------+---------------------------------------------------------------------------------------------------------+
; Name              ; sdram_state.IDLE ; sdram_state.WRITE ; sdram_state.READ                                                                                        ;
+-------------------+------------------+-------------------+---------------------------------------------------------------------------------------------------------+
; sdram_state.IDLE  ; 0                ; 0                 ; 0                                                                                                       ;
; sdram_state.READ  ; 1                ; 0                 ; 1                                                                                                       ;
; sdram_state.WRITE ; 1                ; 1                 ; 0                                                                                                       ;
+-------------------+------------------+-------------------+---------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state ;
+-----------------+-----------------+----------------+---------------+--------------------------------------------------------------------------------------------+
; Name            ; wb_state.REFILL ; wb_state.WRITE ; wb_state.READ ; wb_state.IDLE                                                                              ;
+-----------------+-----------------+----------------+---------------+--------------------------------------------------------------------------------------------+
; wb_state.IDLE   ; 0               ; 0              ; 0             ; 0                                                                                          ;
; wb_state.READ   ; 0               ; 0              ; 1             ; 1                                                                                          ;
; wb_state.WRITE  ; 0               ; 1              ; 0             ; 1                                                                                          ;
; wb_state.REFILL ; 1               ; 0              ; 0             ; 1                                                                                          ;
+-----------------+-----------------+----------------+---------------+--------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state ;
+-------------------+------------------+-------------------+---------------------------------------------------------------------------------------------------------+
; Name              ; sdram_state.IDLE ; sdram_state.WRITE ; sdram_state.READ                                                                                        ;
+-------------------+------------------+-------------------+---------------------------------------------------------------------------------------------------------+
; sdram_state.IDLE  ; 0                ; 0                 ; 0                                                                                                       ;
; sdram_state.READ  ; 1                ; 0                 ; 1                                                                                                       ;
; sdram_state.WRITE ; 1                ; 1                 ; 0                                                                                                       ;
+-------------------+------------------+-------------------+---------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state ;
+-----------------+-----------------+----------------+---------------+--------------------------------------------------------------------------------------------+
; Name            ; wb_state.REFILL ; wb_state.WRITE ; wb_state.READ ; wb_state.IDLE                                                                              ;
+-----------------+-----------------+----------------+---------------+--------------------------------------------------------------------------------------------+
; wb_state.IDLE   ; 0               ; 0              ; 0             ; 0                                                                                          ;
; wb_state.READ   ; 0               ; 0              ; 1             ; 1                                                                                          ;
; wb_state.WRITE  ; 0               ; 1              ; 0             ; 1                                                                                          ;
; wb_state.REFILL ; 1               ; 0              ; 0             ; 1                                                                                          ;
+-----------------+-----------------+----------------+---------------+--------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state ;
+---------------------+-----------------+-----------------+----------------+---------------------------------------------------+
; Name                ; next_state.READ ; next_state.IDLE ; next_state.PRE ; next_state.ACTIVATE                               ;
+---------------------+-----------------+-----------------+----------------+---------------------------------------------------+
; next_state.IDLE     ; 0               ; 0               ; 0              ; 0                                                 ;
; next_state.READ     ; 1               ; 1               ; 0              ; 0                                                 ;
; next_state.ACTIVATE ; 0               ; 1               ; 0              ; 1                                                 ;
; next_state.PRE      ; 0               ; 1               ; 1              ; 0                                                 ;
+---------------------+-----------------+-----------------+----------------+---------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state                                                                           ;
+---------------------+-----------+---------------+-----------+----------------+-------------+------------+------------+---------------------+----------------+----------------+--------------------+
; Name                ; state.REF ; state.PRE_ALL ; state.PRE ; state.ACTIVATE ; state.WRITE ; state.READ ; state.IDLE ; state.INIT_PGM_MODE ; state.INIT_REF ; state.INIT_PRE ; state.INIT_POWERUP ;
+---------------------+-----------+---------------+-----------+----------------+-------------+------------+------------+---------------------+----------------+----------------+--------------------+
; state.INIT_POWERUP  ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 0                  ;
; state.INIT_PRE      ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 1              ; 1                  ;
; state.INIT_REF      ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 1              ; 0              ; 1                  ;
; state.INIT_PGM_MODE ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 1                   ; 0              ; 0              ; 1                  ;
; state.IDLE          ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 1          ; 0                   ; 0              ; 0              ; 1                  ;
; state.READ          ; 0         ; 0             ; 0         ; 0              ; 0           ; 1          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.WRITE         ; 0         ; 0             ; 0         ; 0              ; 1           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.ACTIVATE      ; 0         ; 0             ; 0         ; 1              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.PRE           ; 0         ; 0             ; 1         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.PRE_ALL       ; 0         ; 1             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.REF           ; 1         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
+---------------------+-----------+---------------+-----------+----------------+-------------+------------+------------+---------------------+----------------+----------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                 ; Reason for Removal                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_retirq                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_waitirq                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_j[0]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_getq                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_setq                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_maskirq                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_timer                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|do_waitirq                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|irq_state[0,1]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|rdx[0..3,5..7,9..11,13..15,17..19,21..23,25..27,29..31,33..35,37..39,41..43,45..47,49..51,53..55,57..59,61..63] ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|is_last_r                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][31]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][30]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][29]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][28]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][27]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][26]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][25]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_enc[0]                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][28]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][29]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][30]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][31]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_sel[0,1]                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[1..4,10..19]                                                                              ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[19..31]                                                                                     ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_req_sdram                                                                                    ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_req                                                                                          ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[16..18]                                                                                     ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[20..24]                                                                                   ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_write_bufram                                                                                ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[0..7]                                                                                   ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done_ack                                                                                     ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[0..31]                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[0..31]                                                                                ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|we_o                                                                                              ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|acc_o                                                                                             ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[0..7]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0]                                                            ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[0]                                                       ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0]                                                         ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|empty_o                                                                    ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[2]                                                       ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[2]                                                         ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[1]                                                       ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1]                                                         ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[36..65]                                                          ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1,2]                                                          ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[0..2]                                                              ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0..2]                                                      ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|adr_o_r[1..4,10..19]                                                                              ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[19..31]                                                                                     ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_req_sdram                                                                                    ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_req                                                                                          ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[16..18]                                                                                     ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|adr_o_r[20..24]                                                                                   ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_write_bufram                                                                                ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[0..7]                                                                                   ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done_ack                                                                                     ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[0..31]                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[0..31]                                                                                ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|we_o                                                                                              ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|acc_o                                                                                             ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[0..7]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0]                                                            ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[0]                                                       ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0]                                                         ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|empty_o                                                                    ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[2]                                                       ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[2]                                                         ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[1]                                                       ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1]                                                         ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[36..65]                                                          ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1,2]                                                          ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0..2]                                                              ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0..2]                                                      ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dat_o[0..15]                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[0..31]                                                                                                                ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1..4]                                                                                                                            ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0..3]                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[0..31]                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[0..3]                                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|we_r                                                                                                                                   ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[0..31]                                                                                                                     ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|ack_o                                                                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|valid_r                                                                                                                                   ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][27]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][26]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][25]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_wb[0..7]                                                                                ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[0..2]                                                    ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[0..7]                                                                                ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[0..2]                                                    ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_req_wb                                                                                       ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[0..2]                                                         ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_req_wb                                                                                       ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[0..2]                                                         ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_addr[0,1]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_adr_o[1]                                                                                                                                                      ; Merged with picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_adr_o[0]                                                                ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_j[20..30]                                                                                                                      ; Merged with picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm_j[31]                                    ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|pcpi_ready                                                                                                      ; Merged with picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|pcpi_wr                   ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|pcpi_ready                                                                                                      ; Merged with picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul|pcpi_wr                   ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[0]                                                                                                                             ; Merged with picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[0]                                            ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_stb_o                                                                                                                                                         ; Merged with picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_cyc_o                                                                   ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_adr[26..31]                                                                                   ; Merged with picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_adr[25] ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[26..31]                                                                                   ; Merged with picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[25] ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_adr[26..31]                                                                                    ; Merged with picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_adr[25]  ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_adr[26..31]                                                                                    ; Merged with picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_adr[25]  ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[1..3]                                                                                                                                               ; Merged with picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msr[0]                                                            ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|delayed_modem_signals[1..3]                                                                                                                             ; Merged with picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|delayed_modem_signals[0]                                          ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_write_bufram                                                                                   ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_read_ack                                                                                       ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_write_bufram                                                                                   ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_read_ack                                                                                       ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_sel[0..3]                                                                                      ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_adr[2..4]                                                                                      ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_sel[0..3]                                                                                      ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_adr[2..4]                                                                                      ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_adr_o[0]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_pc[0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_adr[25]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_adr[25]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_adr[25]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[25]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_spimemio:spi0memio|buffer[0]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_spimemio:spi0memio|wb_dat_o[24]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_spimemio:spi0memio|buffer[1]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|wb_spimemio:spi0memio|wb_dat_o[25]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|is_lbu_lhu_lw                                                                                                                              ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_is_lu                                                                                                                              ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.WRITE                                                                                 ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                 ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.IDLE                                                                                  ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.READ                                                                                     ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                                                                                  ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state.READ                                                                                     ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate~8                                                                                                                                         ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate~9                                                                                                                                         ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state.READ                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state~5                                                                                     ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state~6                                                                                        ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state~7                                                                                        ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state~8                                                                                        ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                                                                                  ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state~5                                                                                     ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state~6                                                                                        ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state~7                                                                                        ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state~8                                                                                        ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state~6                                                                                                                           ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.ACTIVATE                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.PRE                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state~9                                                                                                                           ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.IDLE                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state.READ                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state~10                                                                                                                               ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state~11                                                                                                                               ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state~12                                                                                                                               ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state~13                                                                                                                               ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_POWERUP                                                                                                                     ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_PRE                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_REF                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.INIT_PGM_MODE                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.IDLE                                                                                                                             ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.WRITE                                                                                                                            ; Lost fanout                                                                                                                         ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.READ                                                                                                                             ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.ACTIVATE                                                                                                                         ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE                                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.PRE_ALL                                                                                                                          ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.REF                                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate.01                                                                                                                                        ; Merged with picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_ack_o                                                    ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state.cpu_state_ld_rs2                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wbstate.00                                                                                                                                        ; Merged with picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                                         ;
; Total Number of Removed Registers = 690                                                                                                                                                                       ;                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_sel[0]                                                            ; Stuck at GND              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[31],                                   ;
;                                                                                                                                                         ; due to stuck port clock   ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[30],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[29],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[28],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[27],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[26],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[25],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[24],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[23],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[22],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[21],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[20],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[19],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[18],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[17],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dat_r[16],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_write_bufram,                          ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[0],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[1],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[2],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[3],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[4],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[5],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[6],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean[7],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done,                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_done_ack,                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[0],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[1],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[2],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[3],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[4],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[5],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[6],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[7],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[8],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[9],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[10],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[11],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[12],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[13],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[14],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[15],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[16],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[17],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[18],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[19],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[20],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[21],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[22],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[23],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[24],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[25],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[26],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[27],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[28],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[29],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[30],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[31],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[0],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[1],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[2],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[3],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[4],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[5],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[6],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[7],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[8],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[9],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[10],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[11],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[12],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[13],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[14],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[15],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[16],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[17],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[18],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[19],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[20],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[21],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[22],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[23],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[24],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[25],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[26],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[27],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[28],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[29],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[30],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[31],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[0],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[1],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[2],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[3],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[4],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[5],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[6],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_r[7],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[0],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[1],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[2],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[3],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[4],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[5],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[6],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[7],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_sel[0]                                    ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_sel[1]                                                            ; Stuck at GND              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[31],                                   ;
;                                                                                                                                                         ; due to stuck port clock   ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[30],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[29],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[28],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[27],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[26],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[25],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[24],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[23],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[22],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[21],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[20],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[19],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[18],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[17],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dat_r[16],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_write_bufram,                          ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[0],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[1],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[2],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[3],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[4],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[5],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[6],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean[7],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done,                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_done_ack,                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[0],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[1],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[2],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[3],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[4],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[5],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[6],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[7],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[8],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[9],                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[10],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[11],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[12],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[13],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[14],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[15],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[16],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[17],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[18],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[19],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[20],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[21],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[22],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[23],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[24],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[25],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[26],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[27],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[28],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[29],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[30],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[31],                               ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[0],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[1],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[2],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[3],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[4],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[5],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[6],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[7],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[8],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[9],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[10],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[11],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[12],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[13],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[14],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[15],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[16],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[17],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[18],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[19],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[20],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[21],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[22],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[23],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[24],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[25],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[26],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[27],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[28],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[29],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[30],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[31],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[0],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[1],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[2],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[3],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[4],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[5],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[6],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_r[7],                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_wb[0],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_wb[1],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_wb[2],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_wb[3],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_wb[4],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_wb[5],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_wb[6],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_clean_wb[7],                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_sel[0]                                    ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[19]                                 ; Stuck at GND              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[0],                                                              ;
;                                                                                                                                                         ; due to stuck port clock   ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[1],                                                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[2],                                                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[3],                                                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[4],                                                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[5],                                                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[6],                                                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[7],                                                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[8],                                                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[9],                                                              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[10],                                                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[11],                                                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[12],                                                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[13],                                                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[14],                                                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[15],                                                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[16],                                                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[17],                                                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[18],                                                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[19],                                                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[20],                                                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[21],                                                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[22],                                                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[23],                                                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[24],                                                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[25],                                                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[26],                                                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[27],                                                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[28],                                                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[29],                                                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[30],                                                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[31],                                                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[1],                                                                         ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2],                                                                         ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3],                                                                         ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[4],                                                                         ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|we_r,                                                                             ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[0],                                                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[1],                                                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[2],                                                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[3],                                                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[4],                                                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[5],                                                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[6],                                                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[7],                                                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[8],                                                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[9],                                                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[10],                                                                  ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[11],                                                                  ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[12],                                                                  ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[13],                                                                  ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[14],                                                                  ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[15],                                                                  ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[16],                                                                  ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[17],                                                                  ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[18],                                                                  ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[19],                                                                  ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[20],                                                                  ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[21],                                                                  ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[22],                                                                  ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[23],                                                                  ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[24],                                                                  ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[25],                                                                  ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[26],                                                                  ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[27],                                                                  ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[28],                                                                  ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|ack_o                                                                             ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|we_o                                        ; Stuck at GND              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[0],                                                                   ;
;                                                                                                                                                         ; due to stuck port clock   ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[1],                                                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2],                                                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[3],                                                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[0],                                                                 ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[1],                                                                 ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[2],                                                                 ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[3],                                                                 ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[4],                                                                 ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[5],                                                                 ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[6],                                                                 ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[7],                                                                 ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[8],                                                                 ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[9],                                                                 ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[10],                                                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[11],                                                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[12],                                                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[13],                                                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[14],                                                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[15],                                                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[16],                                                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[17],                                                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[18],                                                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[19],                                                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[20],                                                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[21],                                                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[22],                                                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[23],                                                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[24],                                                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[25],                                                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[26],                                                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[27],                                                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[28],                                                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[29],                                                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[30],                                                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|refresh_count[31],                                                                ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[0],                                                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[1],                                                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[2],                                                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|bank_active[3],                                                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[29],                                                                  ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[30],                                                                  ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[31]                                                                   ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[0] ; Stuck at GND              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0],   ;
;                                                                                                                                                         ; due to stuck port clock   ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|empty_o,              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[2], ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[2],   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[1], ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1],   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[0],      ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[1],      ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2]       ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[0] ; Stuck at GND              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0],   ;
;                                                                                                                                                         ; due to stuck port clock   ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|empty_o,              ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[2], ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[2],   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[1], ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1],   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[0],      ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[1],      ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2]       ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_req_sdram                              ; Stuck at GND              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_req,                                    ;
;                                                                                                                                                         ; due to stuck port clock   ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[20],                                 ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[21],                                 ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[22],                                 ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[23],                                 ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[24],                                 ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|acc_o,                                       ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|read_req_wb                                  ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_req_sdram                              ; Stuck at GND              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_req,                                    ;
;                                                                                                                                                         ; due to stuck port clock   ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|adr_o_r[20],                                 ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|adr_o_r[21],                                 ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|adr_o_r[22],                                 ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|adr_o_r[23],                                 ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|adr_o_r[24],                                 ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|acc_o,                                       ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|read_req_wb                                  ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][31]                                                      ; Stuck at GND              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_sel[1],                                   ;
;                                                                                                                                                         ; due to stuck port data_in ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_sel[2],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_sel[3],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_adr[2],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_adr[3],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_adr[4]                                    ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][28]                                                      ; Stuck at GND              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_sel[1],                                   ;
;                                                                                                                                                         ; due to stuck port data_in ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_sel[2],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_sel[3],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_adr[2],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_adr[3],                                   ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_adr[4]                                    ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_addr[0]                                                                          ; Stuck at GND              ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_adr_o[0],                                                                                                ;
;                                                                                                                                                         ; due to stuck port data_in ; picorv32_wb_soc:soc|wb_spimemio:spi0memio|buffer[1],                                                                                                     ;
;                                                                                                                                                         ;                           ; picorv32_wb_soc:soc|wb_spimemio:spi0memio|wb_dat_o[25]                                                                                                   ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]      ; Stuck at GND              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2],   ;
;                                                                                                                                                         ; due to stuck port clock   ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[2]  ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_read_ack                                 ; Stuck at GND              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_adr[25],                                  ;
;                                                                                                                                                         ; due to stuck port data_in ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|buf_adr[25]                                  ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_read_ack                                 ; Stuck at GND              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_adr[25],                                  ;
;                                                                                                                                                         ; due to stuck port data_in ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|buf_adr[25]                                  ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]      ; Stuck at GND              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2],   ;
;                                                                                                                                                         ; due to stuck port clock   ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[2]  ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]      ; Stuck at GND              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1],   ;
;                                                                                                                                                         ; due to stuck port clock   ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[1]  ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0]      ; Stuck at GND              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0],   ;
;                                                                                                                                                         ; due to stuck port clock   ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[0]  ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]      ; Stuck at GND              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1],   ;
;                                                                                                                                                         ; due to stuck port clock   ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[1]  ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0]      ; Stuck at GND              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0],   ;
;                                                                                                                                                         ; due to stuck port clock   ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[0]  ;
; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|is_last_r                                                                           ; Stuck at VCC              ; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|valid_r                                                                              ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                          ;
; picorv32_wb_soc:soc|wb_spimemio:spi0memio|buffer[0]                                                                                                     ; Stuck at GND              ; picorv32_wb_soc:soc|wb_spimemio:spi0memio|wb_dat_o[24]                                                                                                   ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                          ;
; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state~12                                                                         ; Lost Fanouts              ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state.WRITE                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2211  ;
; Number of registers using Synchronous Clear  ; 916   ;
; Number of registers using Synchronous Load   ; 468   ;
; Number of registers using Asynchronous Clear ; 288   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1601  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                    ;
+-------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                     ; Fan out ;
+-------------------------------------------------------------------------------------------------------+---------+
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp          ; 3       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wre                                       ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[1]                                          ; 12      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lcr[0]                                          ; 14      ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|iir[0]                                          ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|fcr[1]                                          ; 1       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|fcr[0]                                          ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|msi_reset                                       ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6r                                           ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5r                                           ; 6       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops|sync_dat_o[0] ; 1       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[3]             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[2]             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[1]             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[0]             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[7]             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[4]             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[6]             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[5]             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[0]             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[9]             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[4]             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[3]             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[2]             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[1]             ; 2       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr6_d                                          ; 1       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|lsr5_d                                          ; 1       ;
; picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops|flop_0[0]     ; 1       ;
; Total number of inverted registers = 28                                                               ;         ;
+-------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                     ;
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Register Name                                                                               ; RAM Name                                                                         ;
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[0]  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[1]  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[2]  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[3]  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[4]  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[5]  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[6]  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[7]  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[8]  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[9]  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[10] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[11] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[12] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[13] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[14] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[15] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[16] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[17] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[18] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[19] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[20] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[21] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[22] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[23] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[24] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[25] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[26] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[27] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[28] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[29] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[30] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[31] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[32] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[33] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[34] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[35] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[36] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[37] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[38] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[39] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[40] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[41] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0_bypass[42] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[0]  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[1]  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[2]  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[3]  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[4]  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[5]  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[6]  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[7]  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[8]  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[9]  ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[10] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[11] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[12] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[13] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[14] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[15] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[16] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[17] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[18] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[19] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[20] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[21] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[22] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[23] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[24] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[25] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[26] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[27] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[28] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[29] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[30] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[31] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[32] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[33] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[34] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[35] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[36] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[37] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[38] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[39] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[40] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[41] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1_bypass[42] ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1 ;
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                     ;
+--------------------------------------------------------+--------------------------------------------------+------+
; Register Name                                          ; Megafunction                                     ; Type ;
+--------------------------------------------------------+--------------------------------------------------+------+
; picorv32_wb_soc:soc|wb_bootrom:bootrom|wb_dat_o[0..31] ; picorv32_wb_soc:soc|wb_bootrom:bootrom|mem_rtl_0 ; RAM  ;
+--------------------------------------------------------+--------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 95 bits   ; 190 LEs       ; 0 LEs                ; 190 LEs                ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|count_instr[5]                                                             ;
; 3:1                ; 52 bits   ; 104 LEs       ; 0 LEs                ; 104 LEs                ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_adr[11]                        ;
; 3:1                ; 52 bits   ; 104 LEs       ; 0 LEs                ; 104 LEs                ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[9]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr[0] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr[1] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[18]                                                            ;
; 3:1                ; 66 bits   ; 132 LEs       ; 0 LEs                ; 132 LEs                ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|wbm_dat_o[11]                                                                                     ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|instr_addi                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|pcpi_timeout_counter[3]                                                    ;
; 3:1                ; 62 bits   ; 124 LEs       ; 0 LEs                ; 124 LEs                ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[13]                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|gpio:gpio0|gpio_o[3]                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_wstrb[0]                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|pcpi_rd[13]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|gpio:gpio0|gpio_dir_o[4]                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[1]                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|block_cnt[6]                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[6]                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[7]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_wdata[24]                                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[24]                                                                                     ;
; 8:1                ; 22 bits   ; 110 LEs       ; 66 LEs               ; 44 LEs                 ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[16]                                                                                     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|mem_rdata[7]                                                                                      ;
; 4:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_next_pc[24]                                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_spimemio:spi0memio|buffer[29]                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_spimemio:spi0memio|buffer[26]                                                                                          ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_spimemio:spi0memio|buffer[9]                                                                                           ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|divisor[41]                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div|dividend[21]                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|latched_rd[0]                                                              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|shift_out[4]                                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom[2]                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom[0]                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[0]                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[5]                                                             ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[15]                                                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]                                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                        ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|alu_out_q[10]                                                              ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[7]                                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[0]                                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[3]                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[0]                                      ;
; 17:1               ; 2 bits    ; 22 LEs        ; 2 LEs                ; 20 LEs                 ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_imm[1]                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[7]                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[11]                                                            ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op2[20]                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|counter[3]                                                 ;
; 18:1               ; 9 bits    ; 108 LEs       ; 0 LEs                ; 108 LEs                ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rf_data_in[10]                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][1]                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][0]                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][1]                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][0]                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][0]                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][0]                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[6][0]                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][1]                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[8][0]                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[9][2]                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[10][2]                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[11][1]                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][0]                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][2]                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][2]                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[15][0]                                   ;
; 18:1               ; 4 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rcounter16[2]                                                    ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|rshift[3]                                                        ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface|wb_dat_o[2]                                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|tstate[2]                                                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_state[1]                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_sh[1]                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_sh[4]                                                                  ;
; 14:1               ; 3 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[28]                                                                ;
; 15:1               ; 3 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[2]                                                                 ;
; 15:1               ; 24 bits   ; 240 LEs       ; 120 LEs              ; 120 LEs                ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_op1[9]                                                                 ;
; 10:1               ; 8 bits    ; 48 LEs        ; 64 LEs               ; -16 LEs                ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[8]                                                                 ;
; 19:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_rd[2]                                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_q[21]                                                            ;
; 12:1               ; 16 bits   ; 128 LEs       ; 144 LEs              ; -16 LEs                ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[18]                                                                ;
; 15:1               ; 7 bits    ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|reg_out[5]                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[0]                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_b[3]                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[1]                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|counter_t[9]                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched[31]                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rs2[3]                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Selector42                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_rdata_latched[5]                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|Mux71                                                                      ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|Mux61                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_intercon:wb_intercon0|wb_mux:wb_mux_picorv32|slave_sel[1]                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|mem_wordsize                                                               ;
; 15:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; No         ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|decoded_rs2                                                                ;
; 17:1               ; 3 bits    ; 33 LEs        ; 18 LEs               ; 15 LEs                 ; No         ; |de10_nano_picorv32_wb_soc|picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpu_state                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][31]__1|altsyncram_s9n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][23]__2|altsyncram_s9n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][15]__3|altsyncram_s9n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][7]__4|altsyncram_s9n1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_d2k1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_d2k1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for picorv32_wb_soc:soc|wb_bootrom:bootrom|altsyncram:mem_rtl_0|altsyncram_g1f1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_pll_wb_clkgen:clkgen ;
+------------------+----------+--------------------------------------------+
; Parameter Name   ; Value    ; Type                                       ;
+------------------+----------+--------------------------------------------+
; INPUT_FREQUENCY  ; 50.0 MHz ; String                                     ;
; WB_CLK_FREQUENCY ; 24.0 MHz ; String                                     ;
+------------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll ;
+-------------------------+----------+---------------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                                      ;
+-------------------------+----------+---------------------------------------------------------------------------+
; INPUT_FREQUENCY         ; 50.0 MHz ; String                                                                    ;
; OUTPUT_CLOCK0_FREQUENCY ; 24.0 MHz ; String                                                                    ;
+-------------------------+----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                   ;
+--------------------------------------+------------------------+------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                 ;
; fractional_vco_multiplier            ; false                  ; String                                                                 ;
; pll_type                             ; General                ; String                                                                 ;
; pll_subtype                          ; General                ; String                                                                 ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                         ;
; operation_mode                       ; normal                 ; String                                                                 ;
; deserialization_factor               ; 4                      ; Signed Integer                                                         ;
; data_rate                            ; 0                      ; Signed Integer                                                         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                         ;
; output_clock_frequency0              ; 24.0 MHz               ; String                                                                 ;
; phase_shift0                         ; 0 ps                   ; String                                                                 ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                 ;
; phase_shift1                         ; 0 ps                   ; String                                                                 ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                 ;
; phase_shift2                         ; 0 ps                   ; String                                                                 ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                 ;
; phase_shift3                         ; 0 ps                   ; String                                                                 ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                 ;
; phase_shift4                         ; 0 ps                   ; String                                                                 ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                 ;
; phase_shift5                         ; 0 ps                   ; String                                                                 ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                 ;
; phase_shift6                         ; 0 ps                   ; String                                                                 ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                 ;
; phase_shift7                         ; 0 ps                   ; String                                                                 ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                 ;
; phase_shift8                         ; 0 ps                   ; String                                                                 ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                 ;
; phase_shift9                         ; 0 ps                   ; String                                                                 ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                 ;
; phase_shift10                        ; 0 ps                   ; String                                                                 ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                 ;
; phase_shift11                        ; 0 ps                   ; String                                                                 ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                 ;
; phase_shift12                        ; 0 ps                   ; String                                                                 ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                 ;
; phase_shift13                        ; 0 ps                   ; String                                                                 ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                 ;
; phase_shift14                        ; 0 ps                   ; String                                                                 ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                 ;
; phase_shift15                        ; 0 ps                   ; String                                                                 ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                 ;
; phase_shift16                        ; 0 ps                   ; String                                                                 ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                         ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                 ;
; phase_shift17                        ; 0 ps                   ; String                                                                 ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                         ;
; clock_name_0                         ;                        ; String                                                                 ;
; clock_name_1                         ;                        ; String                                                                 ;
; clock_name_2                         ;                        ; String                                                                 ;
; clock_name_3                         ;                        ; String                                                                 ;
; clock_name_4                         ;                        ; String                                                                 ;
; clock_name_5                         ;                        ; String                                                                 ;
; clock_name_6                         ;                        ; String                                                                 ;
; clock_name_7                         ;                        ; String                                                                 ;
; clock_name_8                         ;                        ; String                                                                 ;
; clock_name_global_0                  ; false                  ; String                                                                 ;
; clock_name_global_1                  ; false                  ; String                                                                 ;
; clock_name_global_2                  ; false                  ; String                                                                 ;
; clock_name_global_3                  ; false                  ; String                                                                 ;
; clock_name_global_4                  ; false                  ; String                                                                 ;
; clock_name_global_5                  ; false                  ; String                                                                 ;
; clock_name_global_6                  ; false                  ; String                                                                 ;
; clock_name_global_7                  ; false                  ; String                                                                 ;
; clock_name_global_8                  ; false                  ; String                                                                 ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                         ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                         ;
; m_cnt_bypass_en                      ; false                  ; String                                                                 ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                 ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                         ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                         ;
; n_cnt_bypass_en                      ; false                  ; String                                                                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                 ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                         ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                         ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                         ;
; pll_slf_rst                          ; false                  ; String                                                                 ;
; pll_bw_sel                           ; low                    ; String                                                                 ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                 ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                         ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                         ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                         ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                 ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                 ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                         ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                 ;
+--------------------------------------+------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc              ;
+---------------------+---------------------------------------+-----------------+
; Parameter Name      ; Value                                 ; Type            ;
+---------------------+---------------------------------------+-----------------+
; SIM                 ; 0                                     ; Signed Integer  ;
; PROGADDR_RESET      ; 00000000000000000000000000000000      ; Unsigned Binary ;
; BOOTROM_MEMFILE     ; nmon_picorv32-wb-soc_24MHz_115200.txt ; String          ;
; BOOTROM_MEMDEPTH    ; 1024                                  ; Signed Integer  ;
; SRAM0_TECHNOLOGY    ; GENERIC                               ; String          ;
; SRAM0_MEMDEPTH      ; 16384                                 ; Signed Integer  ;
; SDRAM_CLK_FREQ_MHZ  ; 100                                   ; Signed Integer  ;
; SDRAM_POWERUP_DELAY ; 200                                   ; Signed Integer  ;
; SDRAM_REFRESH_MS    ; 64                                    ; Signed Integer  ;
; SDRAM_BURST_LENGTH  ; 8                                     ; Signed Integer  ;
; SDRAM_WB_PORTS      ; 2                                     ; Signed Integer  ;
; SDRAM_BUF_WIDTH     ; 3                                     ; Signed Integer  ;
; SDRAM_ROW_WIDTH     ; 13                                    ; Signed Integer  ;
; SDRAM_COL_WIDTH     ; 9                                     ; Signed Integer  ;
; SDRAM_BA_WIDTH      ; 2                                     ; Signed Integer  ;
; SDRAM_tCAC          ; 2                                     ; Signed Integer  ;
; SDRAM_tRAC          ; 5                                     ; Signed Integer  ;
; SDRAM_tRP           ; 2                                     ; Signed Integer  ;
; SDRAM_tRC           ; 7                                     ; Signed Integer  ;
; SDRAM_tMRD          ; 2                                     ; Signed Integer  ;
+---------------------+---------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_intercon:wb_intercon0|wb_mux:wb_mux_picorv32                                                                                                                                                    ;
+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                                                                                                                                                                            ; Type            ;
+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; dw             ; 32                                                                                                                                                                                                                               ; Signed Integer  ;
; aw             ; 32                                                                                                                                                                                                                               ; Signed Integer  ;
; num_slaves     ; 7                                                                                                                                                                                                                                ; Signed Integer  ;
; MATCH_ADDR     ; 00000000000000000000000000000000001100000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000100100000000000000000000000000001001000100000000000000000000000010100000000000000000000000000000 ; Unsigned Binary ;
; MATCH_MASK     ; 11111111111111110000000000000000111111110000000000000000000000001111111111111111000000000000000011111110000000000000000000000000111111111111111111111111111000001111111111111111111111111111100011111110000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0 ;
+----------------+--------+---------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                ;
+----------------+--------+---------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                              ;
; CLK_FREQ_MHZ   ; 100    ; Signed Integer                                                      ;
; POWERUP_DELAY  ; 200    ; Signed Integer                                                      ;
; REFRESH_MS     ; 64     ; Signed Integer                                                      ;
; BURST_LENGTH   ; 8      ; Signed Integer                                                      ;
; WB_PORTS       ; 2      ; Signed Integer                                                      ;
; BUF_WIDTH      ; 3      ; Signed Integer                                                      ;
; ROW_WIDTH      ; 13     ; Signed Integer                                                      ;
; COL_WIDTH      ; 9      ; Signed Integer                                                      ;
; BA_WIDTH       ; 2      ; Signed Integer                                                      ;
; tCAC           ; 2      ; Signed Integer                                                      ;
; tRAC           ; 5      ; Signed Integer                                                      ;
; tRP            ; 2      ; Signed Integer                                                      ;
; tRC            ; 7      ; Signed Integer                                                      ;
; tMRD           ; 2      ; Signed Integer                                                      ;
+----------------+--------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; CLK_FREQ_MHZ   ; 100   ; Signed Integer                                                                             ;
; POWERUP_DELAY  ; 200   ; Signed Integer                                                                             ;
; REFRESH_MS     ; 64    ; Signed Integer                                                                             ;
; BURST_LENGTH   ; 8     ; Signed Integer                                                                             ;
; ROW_WIDTH      ; 13    ; Signed Integer                                                                             ;
; COL_WIDTH      ; 9     ; Signed Integer                                                                             ;
; BA_WIDTH       ; 2     ; Signed Integer                                                                             ;
; tCAC           ; 2     ; Signed Integer                                                                             ;
; tRAC           ; 5     ; Signed Integer                                                                             ;
; tRP            ; 2     ; Signed Integer                                                                             ;
; tRC            ; 7     ; Signed Integer                                                                             ;
; tMRD           ; 2     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter ;
+----------------+--------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                              ;
; WB_PORTS       ; 2      ; Signed Integer                                                                                      ;
; BUF_WIDTH      ; 3      ; Signed Integer                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                                                         ;
; BUF_WIDTH      ; 3      ; Signed Integer                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                                                                       ;
; ADDR_WIDTH     ; 3      ; Signed Integer                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                    ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                    ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                    ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                    ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_cl22      ; Untyped                                                                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH     ; 72    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                                                         ;
; BUF_WIDTH      ; 3      ; Signed Integer                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                                                                       ;
; ADDR_WIDTH     ; 3      ; Signed Integer                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                    ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                    ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                    ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                                    ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_cl22      ; Untyped                                                                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH     ; 72    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_ram:sram0 ;
+----------------+---------+----------------------------------------------------+
; Parameter Name ; Value   ; Type                                               ;
+----------------+---------+----------------------------------------------------+
; TECHNOLOGY     ; GENERIC ; String                                             ;
; dw             ; 32      ; Signed Integer                                     ;
; depth          ; 16384   ; Signed Integer                                     ;
; aw             ; 14      ; Signed Integer                                     ;
; memfile        ;         ; String                                             ;
+----------------+---------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                          ;
; depth          ; 16384 ; Signed Integer                                                                          ;
; aw             ; 14    ; Signed Integer                                                                          ;
; memfile        ;       ; String                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][31]__1 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                       ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                       ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_s9n1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][23]__2 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                       ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                       ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_s9n1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][15]__3 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                       ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                       ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_s9n1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][7]__4 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                      ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                      ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                      ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_s9n1      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|wb_bootrom:bootrom ;
+----------------+---------------------------------------+----------------------------+
; Parameter Name ; Value                                 ; Type                       ;
+----------------+---------------------------------------+----------------------------+
; DEPTH          ; 1024                                  ; Signed Integer             ;
; WB_AW          ; 10                                    ; Signed Integer             ;
; MEMFILE        ; nmon_picorv32-wb-soc_24MHz_115200.txt ; String                     ;
+----------------+---------------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|uart_top:uart16550 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; SIM            ; 0     ; Signed Integer                                             ;
; debug          ; 0     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; SIM            ; 0     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; SIM            ; 0     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; fifo_width     ; 8     ; Signed Integer                                                                                                            ;
; fifo_depth     ; 16    ; Signed Integer                                                                                                            ;
; fifo_pointer_w ; 4     ; Signed Integer                                                                                                            ;
; fifo_counter_w ; 5     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; addr_width     ; 4     ; Signed Integer                                                                                                                          ;
; data_width     ; 8     ; Signed Integer                                                                                                                          ;
; depth          ; 16    ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                              ;
; init_value     ; 1     ; Unsigned Binary                                                                                             ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver ;
+-----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------+
; sr_idle         ; 0000  ; Unsigned Binary                                                                                 ;
; sr_rec_start    ; 0001  ; Unsigned Binary                                                                                 ;
; sr_rec_bit      ; 0010  ; Unsigned Binary                                                                                 ;
; sr_rec_parity   ; 0011  ; Unsigned Binary                                                                                 ;
; sr_rec_stop     ; 0100  ; Unsigned Binary                                                                                 ;
; sr_check_parity ; 0101  ; Unsigned Binary                                                                                 ;
; sr_rec_prepare  ; 0110  ; Unsigned Binary                                                                                 ;
; sr_end_bit      ; 0111  ; Unsigned Binary                                                                                 ;
; sr_ca_lc_parity ; 1000  ; Unsigned Binary                                                                                 ;
; sr_wait1        ; 1001  ; Unsigned Binary                                                                                 ;
; sr_push         ; 1010  ; Unsigned Binary                                                                                 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; fifo_width     ; 11    ; Signed Integer                                                                                                      ;
; fifo_depth     ; 16    ; Signed Integer                                                                                                      ;
; fifo_pointer_w ; 4     ; Signed Integer                                                                                                      ;
; fifo_counter_w ; 5     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; addr_width     ; 4     ; Signed Integer                                                                                                                    ;
; data_width     ; 8     ; Signed Integer                                                                                                                    ;
; depth          ; 16    ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|picorv32_wb:picorv32_wb ;
+----------------------+----------------------------------+--------------------------------+
; Parameter Name       ; Value                            ; Type                           ;
+----------------------+----------------------------------+--------------------------------+
; ENABLE_COUNTERS      ; 1                                ; Unsigned Binary                ;
; ENABLE_COUNTERS64    ; 1                                ; Unsigned Binary                ;
; ENABLE_REGS_16_31    ; 1                                ; Unsigned Binary                ;
; ENABLE_REGS_DUALPORT ; 1                                ; Unsigned Binary                ;
; TWO_STAGE_SHIFT      ; 1                                ; Unsigned Binary                ;
; BARREL_SHIFTER       ; 0                                ; Unsigned Binary                ;
; TWO_CYCLE_COMPARE    ; 0                                ; Unsigned Binary                ;
; TWO_CYCLE_ALU        ; 0                                ; Unsigned Binary                ;
; COMPRESSED_ISA       ; 1                                ; Signed Integer                 ;
; CATCH_MISALIGN       ; 1                                ; Unsigned Binary                ;
; CATCH_ILLINSN        ; 1                                ; Unsigned Binary                ;
; ENABLE_PCPI          ; 0                                ; Unsigned Binary                ;
; ENABLE_MUL           ; 1                                ; Signed Integer                 ;
; ENABLE_FAST_MUL      ; 0                                ; Unsigned Binary                ;
; ENABLE_DIV           ; 1                                ; Signed Integer                 ;
; ENABLE_IRQ           ; 0                                ; Unsigned Binary                ;
; ENABLE_IRQ_QREGS     ; 1                                ; Unsigned Binary                ;
; ENABLE_IRQ_TIMER     ; 1                                ; Unsigned Binary                ;
; ENABLE_TRACE         ; 0                                ; Unsigned Binary                ;
; REGS_INIT_ZERO       ; 0                                ; Unsigned Binary                ;
; MASKED_IRQ           ; 00000000000000000000000000000000 ; Unsigned Binary                ;
; LATCHED_IRQ          ; 11111111111111111111111111111111 ; Unsigned Binary                ;
; PROGADDR_RESET       ; 00000000000000000000000000000000 ; Unsigned Binary                ;
; PROGADDR_IRQ         ; 00000000000000000000000000010000 ; Unsigned Binary                ;
; STACKADDR            ; 11111111111111111111111111111111 ; Unsigned Binary                ;
+----------------------+----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core ;
+----------------------+----------------------------------+-------------------------------------------------------+
; Parameter Name       ; Value                            ; Type                                                  ;
+----------------------+----------------------------------+-------------------------------------------------------+
; ENABLE_COUNTERS      ; 1                                ; Unsigned Binary                                       ;
; ENABLE_COUNTERS64    ; 1                                ; Unsigned Binary                                       ;
; ENABLE_REGS_16_31    ; 1                                ; Unsigned Binary                                       ;
; ENABLE_REGS_DUALPORT ; 1                                ; Unsigned Binary                                       ;
; LATCHED_MEM_RDATA    ; 0                                ; Unsigned Binary                                       ;
; TWO_STAGE_SHIFT      ; 1                                ; Unsigned Binary                                       ;
; BARREL_SHIFTER       ; 0                                ; Unsigned Binary                                       ;
; TWO_CYCLE_COMPARE    ; 0                                ; Unsigned Binary                                       ;
; TWO_CYCLE_ALU        ; 0                                ; Unsigned Binary                                       ;
; COMPRESSED_ISA       ; 1                                ; Unsigned Binary                                       ;
; CATCH_MISALIGN       ; 1                                ; Unsigned Binary                                       ;
; CATCH_ILLINSN        ; 1                                ; Unsigned Binary                                       ;
; ENABLE_PCPI          ; 0                                ; Unsigned Binary                                       ;
; ENABLE_MUL           ; 1                                ; Unsigned Binary                                       ;
; ENABLE_FAST_MUL      ; 0                                ; Unsigned Binary                                       ;
; ENABLE_DIV           ; 1                                ; Unsigned Binary                                       ;
; ENABLE_IRQ           ; 0                                ; Unsigned Binary                                       ;
; ENABLE_IRQ_QREGS     ; 1                                ; Unsigned Binary                                       ;
; ENABLE_IRQ_TIMER     ; 1                                ; Unsigned Binary                                       ;
; ENABLE_TRACE         ; 0                                ; Unsigned Binary                                       ;
; REGS_INIT_ZERO       ; 0                                ; Unsigned Binary                                       ;
; MASKED_IRQ           ; 00000000000000000000000000000000 ; Unsigned Binary                                       ;
; LATCHED_IRQ          ; 11111111111111111111111111111111 ; Unsigned Binary                                       ;
; PROGADDR_RESET       ; 00000000000000000000000000000000 ; Unsigned Binary                                       ;
; PROGADDR_IRQ         ; 00000000000000000000000000010000 ; Unsigned Binary                                       ;
; STACKADDR            ; 11111111111111111111111111111111 ; Unsigned Binary                                       ;
+----------------------+----------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; STEPS_AT_ONCE  ; 1     ; Signed Integer                                                                                                    ;
; CARRY_CHAIN    ; 4     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                          ;
; WIDTH_A                            ; 32                   ; Untyped                                                                          ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                          ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 32                   ; Untyped                                                                          ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                          ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_d2k1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                          ;
; WIDTH_A                            ; 32                   ; Untyped                                                                          ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                          ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 32                   ; Untyped                                                                          ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                          ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_d2k1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picorv32_wb_soc:soc|wb_bootrom:bootrom|altsyncram:mem_rtl_0          ;
+------------------------------------+-----------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                           ; Type           ;
+------------------------------------+-----------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                               ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                              ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                             ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                              ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                             ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                               ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                             ; Untyped        ;
; WIDTH_A                            ; 32                                                              ; Untyped        ;
; WIDTHAD_A                          ; 8                                                               ; Untyped        ;
; NUMWORDS_A                         ; 256                                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                            ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                            ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                            ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                            ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                            ; Untyped        ;
; WIDTH_B                            ; 1                                                               ; Untyped        ;
; WIDTHAD_B                          ; 1                                                               ; Untyped        ;
; NUMWORDS_B                         ; 1                                                               ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                          ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                          ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                          ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                          ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                    ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                          ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                            ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                            ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                            ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                            ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                            ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                            ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                               ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                               ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                            ; Untyped        ;
; INIT_FILE                          ; db/de10-nano-picorv32-wb-soc_0.ram0_wb_bootrom_3e682f33.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                          ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                 ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                           ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                           ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                               ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_g1f1                                                 ; Untyped        ;
+------------------------------------+-----------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                             ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                                                                                                                                ;
; Entity Instance                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                        ;
; Entity Instance                           ; picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                        ;
; Entity Instance                           ; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][31]__1                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                         ;
; Entity Instance                           ; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][23]__2                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                         ;
; Entity Instance                           ; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][15]__3                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                         ;
; Entity Instance                           ; picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][7]__4                                                                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                         ;
; Entity Instance                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0                                                                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                        ;
; Entity Instance                           ; picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1                                                                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                        ;
; Entity Instance                           ; picorv32_wb_soc:soc|wb_bootrom:bootrom|altsyncram:mem_rtl_0                                                                                                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core"                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; mem_la_read  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mem_la_write ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mem_la_addr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mem_la_wdata ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mem_la_wstrb ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picorv32_wb_soc:soc|picorv32_wb:picorv32_wb"                                                                                                        ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; trap        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_insn   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_rs1    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_rs2    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_wr     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pcpi_rd     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pcpi_wait   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pcpi_ready  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; irq         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; eoi         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; trace_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; trace_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mem_instr   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picorv32_wb_soc:soc|gpio:gpio0"                                                                                                                                                        ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wb_dat_i ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wb_dat_o ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND.            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver"         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rstate ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops" ;
+-----------------+-------+----------+--------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                        ;
+-----------------+-------+----------+--------------------------------------------------------------------------------+
; stage1_rst_i    ; Input ; Info     ; Stuck at GND                                                                   ;
; stage1_clk_en_i ; Input ; Info     ; Stuck at VCC                                                                   ;
+-----------------+-------+----------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------+
; overrun ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface" ;
+------------+-------+----------+---------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                 ;
+------------+-------+----------+---------------------------------------------------------+
; wb_dat32_o ; Input ; Info     ; Stuck at GND                                            ;
; wb_sel_i   ; Input ; Info     ; Stuck at GND                                            ;
+------------+-------+----------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picorv32_wb_soc:soc|uart_top:uart16550"                                                                                                                                                 ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wb_dat_i  ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wb_dat_o  ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND.            ;
; int_o     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; rts_pad_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; cts_pad_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; dtr_pad_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; dsr_pad_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; ri_pad_i  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; dcd_pad_i ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picorv32_wb_soc:soc|wb_ram:sram0"                                                                                                                                                      ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wb_adr_i ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (14 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picorv32_wb_soc:soc|wb_spimemio:spi0memio"                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wb_adr_i ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; wr_data_i[71..66] ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; rd_data_o[71..66] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram" ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; do_b ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0" ;
+------------------+-------+----------+----------------------------------------+
; Port             ; Type  ; Severity ; Details                                ;
+------------------+-------+----------+----------------------------------------+
; wb_adr_i[63..57] ; Input ; Info     ; Stuck at GND                           ;
; wb_adr_i[31..25] ; Input ; Info     ; Stuck at GND                           ;
+------------------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picorv32_wb_soc:soc|wb_intercon:wb_intercon0"                                                                  ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; wb_picorv32_cti_i               ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_picorv32_err_o               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_picorv32_rty_o               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_rom0_dat_o                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_rom0_sel_o                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_rom0_we_o                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_rom0_cti_o                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_rom0_bte_o                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_spi0memio_adr_o[31..24]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_spi0memio_dat_o              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_spi0memio_sel_o              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_spi0memio_we_o               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_spi0memio_cti_o              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_spi0memio_bte_o              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_sram0_adr_o[31..14]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_sdram_adr_o[31..25]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_uart0_adr_o[31..5]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_uart0_adr_o[1..0]            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_uart0_dat_o[31..8]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_uart0_cti_o                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_uart0_bte_o                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_gpio0_adr_o[31..3]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_gpio0_adr_o[1..0]            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_gpio0_dat_o[31..8]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_gpio0_sel_o                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_sdram_reserved_adr_o[31..25] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picorv32_wb_soc:soc"                                                                                                                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; gpio0_o[7..4]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; gpio0_o[1]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; gpio0_dir_o      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; wb_iadr_o        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sdram_clk        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sdram_rst        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sdram_ba_pad_o   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sdram_a_pad_o    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sdram_cs_n_pad_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sdram_ras_pad_o  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sdram_cas_pad_o  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sdram_we_pad_o   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sdram_dq_o       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sdram_dq_i       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; sdram_dq_oe      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sdram_dqm_pad_o  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sdram_cke_pad_o  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spi0_cs0         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spi0_sclk        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spi0_mosi        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; spi0_miso        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll|altera_pll:altera_pll_i"                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_pll_wb_clkgen:clkgen"                                                                                                                                                                  ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst_n_pad_i     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst_n_pad_i[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; async_rst_o     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2211                        ;
;     CLR               ; 111                         ;
;     CLR SCLR          ; 4                           ;
;     ENA               ; 515                         ;
;     ENA CLR           ; 132                         ;
;     ENA CLR SCLR      ; 24                          ;
;     ENA CLR SLD       ; 17                          ;
;     ENA SCLR          ; 564                         ;
;     ENA SCLR SLD      ; 52                          ;
;     ENA SLD           ; 297                         ;
;     SCLR              ; 271                         ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 101                         ;
;     plain             ; 122                         ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 2730                        ;
;     arith             ; 547                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 261                         ;
;         2 data inputs ; 66                          ;
;         3 data inputs ; 36                          ;
;         4 data inputs ; 106                         ;
;         5 data inputs ; 77                          ;
;     extend            ; 40                          ;
;         7 data inputs ; 40                          ;
;     normal            ; 2111                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 237                         ;
;         3 data inputs ; 434                         ;
;         4 data inputs ; 383                         ;
;         5 data inputs ; 502                         ;
;         6 data inputs ; 539                         ;
;     shared            ; 32                          ;
;         2 data inputs ; 32                          ;
; boundary_port         ; 27                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 192                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.66                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Altera and sold by Altera or its authorized distributors.  Please
    Info: refer to the Altera Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Tue Aug 26 14:40:01 2025
Info: Command: quartus_map --64bit de10-nano-picorv32-wb-soc_0
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (12021): Found 1 design units, including 1 entities, in source file src/altera_clkgen_0/wrapped_altpll.v
    Info (12023): Found entity 1: wrapped_altpll File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/altera_clkgen_0/wrapped_altpll.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file src/altera_clkgen_0/altpll_wb_clkgen.v
    Info (12023): Found entity 1: altpll_wb_clkgen File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/altera_clkgen_0/altpll_wb_clkgen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/altera_clkgen_0/wrapped_altera_pll.v
    Info (12023): Found entity 1: wrapped_altera_pll File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/altera_clkgen_0/wrapped_altera_pll.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file src/altera_clkgen_0/altera_pll_wb_clkgen.v
    Info (12023): Found entity 1: altera_pll_wb_clkgen File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/altera_clkgen_0/altera_pll_wb_clkgen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/gpio_0/gpio.v
    Info (12023): Found entity 1: gpio File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/gpio_0/gpio.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file src/or1k_bootloaders_0.9/wb_bootrom.v
    Info (12023): Found entity 1: wb_bootrom File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/or1k_bootloaders_0.9/wb_bootrom.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file src/picorv32_0/axi4_memory.v
    Info (12023): Found entity 1: axi4_memory File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/axi4_memory.v Line: 7
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32_0/picorv32.v(315) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 315
Warning (10335): Unrecognized synthesis attribute "full_case" at src/picorv32_0/picorv32.v(386) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 386
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32_0/picorv32.v(1100) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1100
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32_0/picorv32.v(1230) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1230
Warning (10335): Unrecognized synthesis attribute "full_case" at src/picorv32_0/picorv32.v(1230) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1230
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32_0/picorv32.v(1247) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1247
Warning (10335): Unrecognized synthesis attribute "full_case" at src/picorv32_0/picorv32.v(1247) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1247
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32_0/picorv32.v(1293) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1293
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32_0/picorv32.v(1464) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1464
Warning (10335): Unrecognized synthesis attribute "full_case" at src/picorv32_0/picorv32.v(1464) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1464
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32_0/picorv32.v(1476) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1476
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32_0/picorv32.v(1562) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1562
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32_0/picorv32.v(1606) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1606
Warning (10335): Unrecognized synthesis attribute "full_case" at src/picorv32_0/picorv32.v(1606) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1606
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32_0/picorv32.v(1714) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1714
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32_0/picorv32.v(1745) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1745
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32_0/picorv32.v(1815) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1815
Warning (10335): Unrecognized synthesis attribute "full_case" at src/picorv32_0/picorv32.v(1815) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1815
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32_0/picorv32.v(1823) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1823
Warning (10335): Unrecognized synthesis attribute "full_case" at src/picorv32_0/picorv32.v(1823) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1823
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32_0/picorv32.v(1838) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1838
Warning (10335): Unrecognized synthesis attribute "full_case" at src/picorv32_0/picorv32.v(1838) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1838
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32_0/picorv32.v(1863) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1863
Warning (10335): Unrecognized synthesis attribute "full_case" at src/picorv32_0/picorv32.v(1863) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1863
Warning (10335): Unrecognized synthesis attribute "parallel_case" at src/picorv32_0/picorv32.v(1880) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1880
Warning (10335): Unrecognized synthesis attribute "full_case" at src/picorv32_0/picorv32.v(1880) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1880
Info (12021): Found 8 design units, including 8 entities, in source file src/picorv32_0/picorv32.v
    Info (12023): Found entity 1: picorv32 File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 57
    Info (12023): Found entity 2: picorv32_regs File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 2104
    Info (12023): Found entity 3: picorv32_pcpi_mul File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 2127
    Info (12023): Found entity 4: picorv32_pcpi_fast_mul File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 2248
    Info (12023): Found entity 5: picorv32_pcpi_div File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 2350
    Info (12023): Found entity 6: picorv32_axi File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 2447
    Info (12023): Found entity 7: picorv32_axi_adapter File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 2661
    Info (12023): Found entity 8: picorv32_wb File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 2745
Info (12021): Found 1 design units, including 1 entities, in source file src/picorv32_0/picorv32_top.v
    Info (12023): Found entity 1: picorv32_top File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32_top.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file src/uart16550_1.5.5-r1/rtl/verilog/raminfr.v
    Info (12023): Found entity 1: raminfr File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/raminfr.v Line: 83
Info (12021): Found 1 design units, including 1 entities, in source file src/uart16550_1.5.5-r1/rtl/verilog/uart_receiver.v
    Info (12023): Found entity 1: uart_receiver File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_receiver.v Line: 194
Info (12021): Found 1 design units, including 1 entities, in source file src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v
    Info (12023): Found entity 1: uart_regs File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v Line: 227
Info (12021): Found 1 design units, including 1 entities, in source file src/uart16550_1.5.5-r1/rtl/verilog/uart_rfifo.v
    Info (12023): Found entity 1: uart_rfifo File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_rfifo.v Line: 146
Info (12021): Found 1 design units, including 1 entities, in source file src/uart16550_1.5.5-r1/rtl/verilog/uart_sync_flops.v
    Info (12023): Found entity 1: uart_sync_flops File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_sync_flops.v Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file src/uart16550_1.5.5-r1/rtl/verilog/uart_tfifo.v
    Info (12023): Found entity 1: uart_tfifo File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_tfifo.v Line: 140
Info (12021): Found 1 design units, including 1 entities, in source file src/uart16550_1.5.5-r1/rtl/verilog/uart_top.v
    Info (12023): Found entity 1: uart_top File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_top.v Line: 137
Info (12021): Found 1 design units, including 1 entities, in source file src/uart16550_1.5.5-r1/rtl/verilog/uart_transmitter.v
    Info (12023): Found entity 1: uart_transmitter File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_transmitter.v Line: 150
Info (12021): Found 1 design units, including 1 entities, in source file src/uart16550_1.5.5-r1/rtl/verilog/uart_wb.v
    Info (12023): Found entity 1: uart_wb File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_wb.v Line: 139
Info (12021): Found 1 design units, including 1 entities, in source file src/verilog-arbiter_0-r1/src/arbiter.v
    Info (12023): Found entity 1: arbiter File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/verilog-arbiter_0-r1/src/arbiter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v
    Info (12023): Found entity 1: wb_port_arbiter File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v
    Info (12023): Found entity 1: bufram File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v
    Info (12023): Found entity 1: dpram_altera File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_ecp5.v
    Info (12023): Found entity 1: dpram_ecp5 File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_ecp5.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_generic.v
    Info (12023): Found entity 1: dpram_generic File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_generic.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file src/wb_sdram_ctrl_0-r4/rtl/verilog/dual_clock_fifo.v
    Info (12023): Found entity 1: dual_clock_fifo File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dual_clock_fifo.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file src/wb_sdram_ctrl_0-r4/rtl/verilog/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/sdram_ctrl.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v
    Info (12023): Found entity 1: wb_port File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v
    Info (12023): Found entity 1: wb_sdram_ctrl File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file src/wb_spimemio_0/wb_spimemio.v
    Info (12023): Found entity 1: wb_spimemio File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_spimemio_0/wb_spimemio.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/wb_spimemio_0/spiflash.v
    Info (12023): Found entity 1: spiflash File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_spimemio_0/spiflash.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/wb_intercon_1.0/rtl/verilog/wb_arbiter.v
    Info (12023): Found entity 1: wb_arbiter File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_intercon_1.0/rtl/verilog/wb_arbiter.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file src/wb_intercon_1.0/rtl/verilog/wb_data_resize.v
    Info (12023): Found entity 1: wb_data_resize File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_intercon_1.0/rtl/verilog/wb_data_resize.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/wb_intercon_1.0/rtl/verilog/wb_upsizer.v
    Info (12023): Found entity 1: wb_upsizer File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_intercon_1.0/rtl/verilog/wb_upsizer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/wb_intercon_1.0/rtl/verilog/wb_mux.v
    Info (12023): Found entity 1: wb_mux File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_intercon_1.0/rtl/verilog/wb_mux.v Line: 52
Info (12021): Found 3 design units, including 3 entities, in source file src/wb_ram_1.0/rtl/verilog/wb_ram.v
    Info (12023): Found entity 1: wb_ram File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_ram_1.0/rtl/verilog/wb_ram.v Line: 1
    Info (12023): Found entity 2: wb_ram_generic File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_ram_1.0/rtl/verilog/wb_ram.v Line: 80
    Info (12023): Found entity 3: wb_ram_altsyncram File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_ram_1.0/rtl/verilog/wb_ram.v Line: 162
Info (12021): Found 1 design units, including 1 entities, in source file src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v
    Info (12023): Found entity 1: picorv32_wb_soc File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.v
    Info (12023): Found entity 1: wb_intercon File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v
    Info (12023): Found entity 1: de10_nano_picorv32_wb_soc File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 1
Info (12127): Elaborating entity "de10_nano_picorv32_wb_soc" for the top level hierarchy
Warning (10034): Output port "LED" at de10-nano_picorv32_wb_soc.v(4) has no driver File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 4
Warning (10665): Bidirectional port "GPIO_0[7]" at de10-nano_picorv32_wb_soc.v(5) has a one-way connection to bidirectional port "GPIO_1[7]" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
Warning (10665): Bidirectional port "GPIO_0[6]" at de10-nano_picorv32_wb_soc.v(5) has a one-way connection to bidirectional port "GPIO_1[6]" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
Warning (10665): Bidirectional port "GPIO_0[5]" at de10-nano_picorv32_wb_soc.v(5) has a one-way connection to bidirectional port "GPIO_1[5]" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
Warning (10665): Bidirectional port "GPIO_0[4]" at de10-nano_picorv32_wb_soc.v(5) has a one-way connection to bidirectional port "GPIO_1[4]" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
Warning (10665): Bidirectional port "GPIO_0[3]" at de10-nano_picorv32_wb_soc.v(5) has a one-way connection to bidirectional port "GPIO_1[3]" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
Warning (10665): Bidirectional port "GPIO_0[2]" at de10-nano_picorv32_wb_soc.v(5) has a one-way connection to bidirectional port "GPIO_1[2]" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
Warning (10665): Bidirectional port "GPIO_0[1]" at de10-nano_picorv32_wb_soc.v(5) has a one-way connection to bidirectional port "GPIO_1[1]" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
Warning (10665): Bidirectional port "GPIO_0[0]" at de10-nano_picorv32_wb_soc.v(5) has a one-way connection to bidirectional port "GPIO_1[0]" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
Info (12128): Elaborating entity "altera_pll_wb_clkgen" for hierarchy "altera_pll_wb_clkgen:clkgen" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 41
Info (12128): Elaborating entity "wrapped_altera_pll" for hierarchy "altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/altera_clkgen_0/altera_pll_wb_clkgen.v Line: 45
Info (12128): Elaborating entity "altera_pll" for hierarchy "altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll|altera_pll:altera_pll_i" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/altera_clkgen_0/wrapped_altera_pll.v Line: 83
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll|altera_pll:altera_pll_i" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/altera_clkgen_0/wrapped_altera_pll.v Line: 83
Info (12133): Instantiated megafunction "altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll|altera_pll:altera_pll_i" with the following parameter: File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/altera_clkgen_0/wrapped_altera_pll.v Line: 83
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "24.0 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "picorv32_wb_soc" for hierarchy "picorv32_wb_soc:soc" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 75
Info (12128): Elaborating entity "wb_intercon" for hierarchy "picorv32_wb_soc:soc|wb_intercon:wb_intercon0" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 198
Info (12128): Elaborating entity "wb_mux" for hierarchy "picorv32_wb_soc:soc|wb_intercon:wb_intercon0|wb_mux:wb_mux_picorv32" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.v Line: 133
Warning (10230): Verilog HDL assignment warning at wb_mux.v(109): truncated value with size 32 to match size of target (3) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_intercon_1.0/rtl/verilog/wb_mux.v Line: 109
Info (12128): Elaborating entity "wb_sdram_ctrl" for hierarchy "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v Line: 120
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v Line: 123
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(192): truncated value with size 32 to match size of target (4) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/sdram_ctrl.v Line: 192
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(203): truncated value with size 32 to match size of target (3) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/sdram_ctrl.v Line: 203
Info (12128): Elaborating entity "wb_port_arbiter" for hierarchy "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v Line: 157
Warning (10230): Verilog HDL assignment warning at wb_port_arbiter.v(189): truncated value with size 32 to match size of target (2) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v Line: 189
Info (12128): Elaborating entity "wb_port" for hierarchy "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v Line: 147
Warning (10230): Verilog HDL assignment warning at wb_port.v(381): truncated value with size 32 to match size of target (3) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v Line: 381
Info (12128): Elaborating entity "bufram" for hierarchy "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v Line: 195
Info (12128): Elaborating entity "dpram_altera" for hierarchy "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v Line: 75
Info (12128): Elaborating entity "altsyncram" for hierarchy "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v Line: 66
Info (12130): Elaborated megafunction instantiation "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v Line: 66
Info (12133): Instantiated megafunction "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component" with the following parameter: File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v Line: 66
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cl22.tdf
    Info (12023): Found entity 1: altsyncram_cl22 File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cl22" for hierarchy "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated" File: /home/ubuntu/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dual_clock_fifo" for hierarchy "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v Line: 213
Warning (10230): Verilog HDL assignment warning at dual_clock_fifo.v(70): truncated value with size 32 to match size of target (3) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dual_clock_fifo.v Line: 70
Info (12128): Elaborating entity "wb_spimemio" for hierarchy "picorv32_wb_soc:soc|wb_spimemio:spi0memio" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v Line: 136
Warning (10230): Verilog HDL assignment warning at wb_spimemio.v(41): truncated value with size 33 to match size of target (32) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_spimemio_0/wb_spimemio.v Line: 41
Warning (10230): Verilog HDL assignment warning at wb_spimemio.v(42): truncated value with size 32 to match size of target (7) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_spimemio_0/wb_spimemio.v Line: 42
Info (12128): Elaborating entity "wb_ram" for hierarchy "picorv32_wb_soc:soc|wb_ram:sram0" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v Line: 157
Info (12128): Elaborating entity "wb_ram_generic" for hierarchy "picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_ram_1.0/rtl/verilog/wb_ram.v Line: 50
Warning (10776): Verilog HDL warning at wb_common.v(9): variable wb_is_last in static task or function wb_is_last may have unintended latch behavior File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_common_0/wb_common.v Line: 9
Warning (10241): Verilog HDL Function Declaration warning at wb_common.v(9): function "wb_is_last" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_common_0/wb_common.v Line: 9
Warning (10230): Verilog HDL assignment warning at wb_ram.v(117): truncated value with size 32 to match size of target (14) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_ram_1.0/rtl/verilog/wb_ram.v Line: 117
Warning (10030): Net "wb_is_last" at wb_common.v(9) has no driver or initial value, using a default initial value '0' File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/wb_common_0/wb_common.v Line: 9
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][31]__1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][23]__2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][15]__3" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][7]__4" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12128): Elaborating entity "altsyncram" for hierarchy "picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][31]__1"
Info (12130): Elaborated megafunction instantiation "picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][31]__1"
Info (12133): Instantiated megafunction "picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s9n1.tdf
    Info (12023): Found entity 1: altsyncram_s9n1 File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_s9n1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s9n1" for hierarchy "picorv32_wb_soc:soc|wb_ram:sram0|wb_ram_generic:wb_ram_generic.ram0|altsyncram:mem[0][31]__1|altsyncram_s9n1:auto_generated" File: /home/ubuntu/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "wb_bootrom" for hierarchy "picorv32_wb_soc:soc|wb_bootrom:bootrom" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v Line: 172
Info (10648): Verilog HDL Display System Task info at wb_bootrom.v(44): Preloading boot ROM from nmon_picorv32-wb-soc_24MHz_115200.txt File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/or1k_bootloaders_0.9/wb_bootrom.v Line: 44
Warning (10850): Verilog HDL warning at wb_bootrom.v(45): number of words (187) in memory file does not match the number of elements in the address range [0:255] File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/or1k_bootloaders_0.9/wb_bootrom.v Line: 45
Warning (10030): Net "mem.data_a" at wb_bootrom.v(31) has no driver or initial value, using a default initial value '0' File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/or1k_bootloaders_0.9/wb_bootrom.v Line: 31
Warning (10030): Net "mem.waddr_a" at wb_bootrom.v(31) has no driver or initial value, using a default initial value '0' File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/or1k_bootloaders_0.9/wb_bootrom.v Line: 31
Warning (10030): Net "mem.we_a" at wb_bootrom.v(31) has no driver or initial value, using a default initial value '0' File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/or1k_bootloaders_0.9/wb_bootrom.v Line: 31
Info (12128): Elaborating entity "uart_top" for hierarchy "picorv32_wb_soc:soc|uart_top:uart16550" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v Line: 192
Info (12128): Elaborating entity "uart_wb" for hierarchy "picorv32_wb_soc:soc|uart_top:uart16550|uart_wb:wb_interface" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_top.v Line: 224
Info (12128): Elaborating entity "uart_regs" for hierarchy "picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_top.v Line: 246
Info (12128): Elaborating entity "uart_transmitter" for hierarchy "picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v Line: 357
Info (12128): Elaborating entity "uart_tfifo" for hierarchy "picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_transmitter.v Line: 197
Info (12128): Elaborating entity "raminfr" for hierarchy "picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_tfifo.v Line: 188
Info (12128): Elaborating entity "uart_sync_flops" for hierarchy "picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_sync_flops:i_uart_sync_flops" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v Line: 368
Info (12128): Elaborating entity "uart_receiver" for hierarchy "picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v Line: 378
Info (12128): Elaborating entity "uart_rfifo" for hierarchy "picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/uart_receiver.v Line: 249
Info (12128): Elaborating entity "gpio" for hierarchy "picorv32_wb_soc:soc|gpio:gpio0" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v Line: 215
Info (12128): Elaborating entity "picorv32_wb" for hierarchy "picorv32_wb_soc:soc|picorv32_wb:picorv32_wb" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v Line: 235
Info (12128): Elaborating entity "picorv32" for hierarchy "picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 2917
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(165): object "dbg_insn_addr" assigned a value but never read File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 165
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(167): object "dbg_mem_valid" assigned a value but never read File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 167
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(168): object "dbg_mem_instr" assigned a value but never read File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 168
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(169): object "dbg_mem_ready" assigned a value but never read File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 169
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(170): object "dbg_mem_addr" assigned a value but never read File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 170
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(171): object "dbg_mem_wdata" assigned a value but never read File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 171
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(172): object "dbg_mem_wstrb" assigned a value but never read File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 172
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(173): object "dbg_mem_rdata" assigned a value but never read File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 173
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(359): object "mem_busy" assigned a value but never read File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 359
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(679): object "dbg_rs1val" assigned a value but never read File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 679
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(680): object "dbg_rs2val" assigned a value but never read File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 680
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(681): object "dbg_rs1val_valid" assigned a value but never read File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 681
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(682): object "dbg_rs2val_valid" assigned a value but never read File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 682
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(751): object "dbg_valid_insn" assigned a value but never read File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 751
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(1163): object "dbg_ascii_state" assigned a value but never read File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1163
Warning (10763): Verilog HDL warning at picorv32.v(316): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 316
Warning (10270): Verilog HDL Case Statement warning at picorv32.v(316): incomplete case statement has no default case item File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 316
Warning (10230): Verilog HDL assignment warning at picorv32.v(601): truncated value with size 32 to match size of target (2) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 601
Warning (10230): Verilog HDL assignment warning at picorv32.v(890): truncated value with size 32 to match size of target (5) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 890
Warning (10230): Verilog HDL assignment warning at picorv32.v(894): truncated value with size 32 to match size of target (5) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 894
Warning (10230): Verilog HDL assignment warning at picorv32.v(895): truncated value with size 32 to match size of target (5) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 895
Warning (10230): Verilog HDL assignment warning at picorv32.v(899): truncated value with size 32 to match size of target (5) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 899
Warning (10230): Verilog HDL assignment warning at picorv32.v(900): truncated value with size 32 to match size of target (5) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 900
Warning (10230): Verilog HDL assignment warning at picorv32.v(936): truncated value with size 32 to match size of target (5) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 936
Warning (10230): Verilog HDL assignment warning at picorv32.v(937): truncated value with size 32 to match size of target (5) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 937
Warning (10230): Verilog HDL assignment warning at picorv32.v(938): truncated value with size 6 to match size of target (5) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 938
Warning (10230): Verilog HDL assignment warning at picorv32.v(942): truncated value with size 32 to match size of target (5) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 942
Warning (10230): Verilog HDL assignment warning at picorv32.v(943): truncated value with size 32 to match size of target (5) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 943
Warning (10230): Verilog HDL assignment warning at picorv32.v(947): truncated value with size 32 to match size of target (5) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 947
Warning (10230): Verilog HDL assignment warning at picorv32.v(948): truncated value with size 32 to match size of target (5) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 948
Warning (10230): Verilog HDL assignment warning at picorv32.v(949): truncated value with size 32 to match size of target (5) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 949
Warning (10230): Verilog HDL assignment warning at picorv32.v(957): truncated value with size 32 to match size of target (5) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 957
Warning (10230): Verilog HDL assignment warning at picorv32.v(962): truncated value with size 32 to match size of target (5) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 962
Warning (10230): Verilog HDL assignment warning at picorv32.v(974): truncated value with size 6 to match size of target (5) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 974
Warning (10230): Verilog HDL assignment warning at picorv32.v(1224): truncated value with size 33 to match size of target (32) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1224
Warning (10230): Verilog HDL assignment warning at picorv32.v(1229): truncated value with size 32 to match size of target (1) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1229
Warning (10763): Verilog HDL warning at picorv32.v(1231): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1231
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1231): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1231
Warning (10763): Verilog HDL warning at picorv32.v(1248): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1248
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1248): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1248
Warning (10763): Verilog HDL warning at picorv32.v(1294): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1294
Warning (10270): Verilog HDL Case Statement warning at picorv32.v(1294): incomplete case statement has no default case item File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1294
Warning (10230): Verilog HDL assignment warning at picorv32.v(1322): truncated value with size 32 to match size of target (5) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1322
Warning (10230): Verilog HDL assignment warning at picorv32.v(1377): truncated value with size 32 to match size of target (5) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1377
Warning (10230): Verilog HDL assignment warning at picorv32.v(1399): truncated value with size 32 to match size of target (4) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1399
Warning (10230): Verilog HDL assignment warning at picorv32.v(1401): truncated value with size 32 to match size of target (4) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1401
Warning (10763): Verilog HDL warning at picorv32.v(1477): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1477
Warning (10230): Verilog HDL assignment warning at picorv32.v(1573): truncated value with size 32 to match size of target (5) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1573
Warning (10763): Verilog HDL warning at picorv32.v(1607): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1607
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1607): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1607
Warning (10230): Verilog HDL assignment warning at picorv32.v(1710): truncated value with size 32 to match size of target (5) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1710
Warning (10230): Verilog HDL assignment warning at picorv32.v(1740): truncated value with size 32 to match size of target (5) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1740
Warning (10763): Verilog HDL warning at picorv32.v(1816): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1816
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1816): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1816
Warning (10230): Verilog HDL assignment warning at picorv32.v(1821): truncated value with size 32 to match size of target (5) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1821
Warning (10763): Verilog HDL warning at picorv32.v(1824): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1824
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1824): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1824
Warning (10230): Verilog HDL assignment warning at picorv32.v(1829): truncated value with size 32 to match size of target (5) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1829
Warning (10763): Verilog HDL warning at picorv32.v(1839): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1839
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1839): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1839
Warning (10763): Verilog HDL warning at picorv32.v(1864): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1864
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1864): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1864
Warning (10763): Verilog HDL warning at picorv32.v(1881): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1881
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1881): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 1881
Info (12128): Elaborating entity "picorv32_pcpi_mul" for hierarchy "picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_mul:pcpi_mul" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 281
Warning (10230): Verilog HDL assignment warning at picorv32.v(2221): truncated value with size 32 to match size of target (7) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 2221
Warning (10230): Verilog HDL assignment warning at picorv32.v(2229): truncated value with size 32 to match size of target (7) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 2229
Warning (10230): Verilog HDL assignment warning at picorv32.v(2243): truncated value with size 64 to match size of target (32) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 2243
Info (12128): Elaborating entity "picorv32_pcpi_div" for hierarchy "picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|picorv32_pcpi_div:pcpi_div" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 301
Warning (10259): Verilog HDL error at picorv32.v(2408): constant value overflow File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 2408
Warning (10230): Verilog HDL assignment warning at picorv32.v(2429): truncated value with size 63 to match size of target (32) File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32_0/picorv32.v Line: 2429
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_uart0_dat[31]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 71
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_uart0_dat[30]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 71
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_uart0_dat[29]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 71
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_uart0_dat[28]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 71
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_uart0_dat[27]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 71
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_uart0_dat[26]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 71
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_uart0_dat[25]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 71
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_uart0_dat[24]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 71
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_uart0_dat[23]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 71
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_uart0_dat[22]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 71
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_uart0_dat[21]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 71
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_uart0_dat[20]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 71
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_uart0_dat[19]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 71
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_uart0_dat[18]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 71
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_uart0_dat[17]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 71
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_uart0_dat[16]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 71
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_uart0_dat[15]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 71
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_uart0_dat[14]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 71
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_uart0_dat[13]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 71
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_uart0_dat[12]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 71
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_uart0_dat[11]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 71
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_uart0_dat[10]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 71
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_uart0_dat[9]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 71
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_uart0_dat[8]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 71
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_gpio0_dat[31]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 83
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_gpio0_dat[30]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 83
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_gpio0_dat[29]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 83
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_gpio0_dat[28]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 83
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_gpio0_dat[27]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 83
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_gpio0_dat[26]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 83
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_gpio0_dat[25]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 83
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_gpio0_dat[24]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 83
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_gpio0_dat[23]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 83
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_gpio0_dat[22]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 83
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_gpio0_dat[21]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 83
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_gpio0_dat[20]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 83
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_gpio0_dat[19]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 83
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_gpio0_dat[18]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 83
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_gpio0_dat[17]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 83
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_gpio0_dat[16]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 83
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_gpio0_dat[15]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 83
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_gpio0_dat[14]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 83
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_gpio0_dat[13]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 83
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_gpio0_dat[12]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 83
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_gpio0_dat[11]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 83
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_gpio0_dat[10]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 83
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_gpio0_dat[9]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 83
    Warning (12110): Net "picorv32_wb_soc:soc|wb_s2m_gpio0_dat[8]" is missing source, defaulting to GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/wb_intercon/wb_intercon.vh Line: 83
Warning (276020): Inferred RAM node "picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram" is uninferred due to asynchronous read logic File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/raminfr.v Line: 97
    Info (276007): RAM logic "picorv32_wb_soc:soc|uart_top:uart16550|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram" is uninferred due to asynchronous read logic File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/uart16550_1.5.5-r1/rtl/verilog/raminfr.v Line: 97
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|cpuregs_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "picorv32_wb_soc:soc|wb_bootrom:bootrom|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/de10-nano-picorv32-wb-soc_0.ram0_wb_bootrom_3e682f33.hdl.mif
Info (12130): Elaborated megafunction instantiation "picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0"
Info (12133): Instantiated megafunction "picorv32_wb_soc:soc|picorv32_wb:picorv32_wb|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d2k1.tdf
    Info (12023): Found entity 1: altsyncram_d2k1 File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_d2k1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "picorv32_wb_soc:soc|wb_bootrom:bootrom|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "picorv32_wb_soc:soc|wb_bootrom:bootrom|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/de10-nano-picorv32-wb-soc_0.ram0_wb_bootrom_3e682f33.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g1f1.tdf
    Info (12023): Found entity 1: altsyncram_g1f1 File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_g1f1.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/de10-nano-picorv32-wb-soc_0.ram0_wb_bootrom_3e682f33.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/ubuntu/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/de10-nano-picorv32-wb-soc_0.ram0_wb_bootrom_3e682f33.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/ubuntu/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[0]" and its non-tri-state driver. File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[1]" and its non-tri-state driver. File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[4]" and its non-tri-state driver. File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[6]" and its non-tri-state driver. File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "GPIO_0[0]" is moved to its source File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "GPIO_0[1]" is moved to its source File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "GPIO_0[4]" is moved to its source File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "GPIO_0[6]" is moved to its source File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[0]~synth" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
    Warning (13010): Node "GPIO_0[1]~synth" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
    Warning (13010): Node "GPIO_0[4]~synth" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
    Warning (13010): Node "GPIO_0[6]~synth" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 5
    Warning (13010): Node "GPIO_1[0]~synth" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 7
    Warning (13010): Node "GPIO_1[1]~synth" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 7
    Warning (13010): Node "GPIO_1[2]~synth" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 7
    Warning (13010): Node "GPIO_1[3]~synth" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 7
    Warning (13010): Node "GPIO_1[4]~synth" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 7
    Warning (13010): Node "GPIO_1[5]~synth" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 7
    Warning (13010): Node "GPIO_1[6]~synth" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 7
    Warning (13010): Node "GPIO_1[7]~synth" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 7
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 4
    Warning (13410): Pin "LED[1]" is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 4
    Warning (13410): Pin "LED[2]" is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 4
    Warning (13410): Pin "LED[3]" is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 4
    Warning (13410): Pin "LED[4]" is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 4
    Warning (13410): Pin "LED[5]" is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 4
    Warning (13410): Pin "LED[6]" is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 4
    Warning (13410): Pin "LED[7]" is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 4
Info (286030): Timing-Driven Synthesis is running
Info (17049): 62 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ALTSYNCRAM" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ALTSYNCRAM" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Info (144001): Generated suppressed messages file /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/de10-nano-picorv32-wb-soc_0.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance altera_pll_wb_clkgen:clkgen|wrapped_altera_pll:wrapped_altera_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/ubuntu/altera_lite/24.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a17" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a17" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a1" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a1" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a16" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a16" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a0" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a0" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a9" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a9" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a25" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a25" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a24" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a24" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a8" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a8" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a26" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a26" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a10" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a10" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a23" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a23" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a7" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a7" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a27" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a27" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a11" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a30" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a30" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a14" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a14" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a31" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a31" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a15" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a15" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a29" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a29" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a13" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a13" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a28" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a28" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a12" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a12" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a22" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a22" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a6" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a6" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a21" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a21" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a5" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a5" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a20" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a20" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a4" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a4" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a18" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a18" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a2" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a2" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a19" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a19" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a3" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (15400): WYSIWYG primitive "picorv32_wb_soc:soc|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_cl22:auto_generated|ram_block1a3" has a port clk1 that is stuck at GND File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/db/altsyncram_cl22.tdf Line: 38
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 3
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/src/de10-nano-picorv32-wb-soc_0/rtl/verilog/de10-nano_picorv32_wb_soc.v Line: 3
Info (21057): Implemented 4232 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 8 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 4012 logic cells
    Info (21064): Implemented 192 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 275 warnings
    Info: Peak virtual memory: 134219044 megabytes
    Info: Processing ended: Tue Aug 26 14:40:48 2025
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:00:39


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de10-nano-picorv32-wb-soc_0/default-quartus/de10-nano-picorv32-wb-soc_0.map.smsg.


