/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/bitstream_shift_registerTMR.v                                                 *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 03/04/2022 20:08:30                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/triplicated/mopshub_top_canakari_ftrim/hdl *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -vv -c tmrg.cfg   *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: bitstream_shift_register.v                                                             *
 *           Git SHA           : File not in git repository!                                        *
 *           Modification time : 2022-03-28 18:31:14                                                *
 *           File Size         : 1507                                                               *
 *           MD5 hash          : e8fb51c1f267a6ecd383ecef52b55a4b                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module bitstream_shift_registerTMR(
  input wire [1:0] dinA ,
  input wire [1:0] dinB ,
  input wire [1:0] dinC ,
  input wire  clkA ,
  input wire  clkB ,
  input wire  clkC ,
  input wire  rstA ,
  input wire  rstB ,
  input wire  rstC ,
  output wire [10:0] doutA ,
  output wire [10:0] doutB ,
  output wire [10:0] doutC 
);
reg  [10:0] dout_rA ;
reg  [10:0] dout_rB ;
reg  [10:0] dout_rC ;
initial
  dout_rA =  11'b0;
initial
  dout_rB =  11'b0;
initial
  dout_rC =  11'b0;
assign doutA =  dout_rA;
assign doutB =  dout_rB;
assign doutC =  dout_rC;

always @( posedge clkA )
  if (!rstA)
    dout_rA <= 0;
  else
    dout_rA <= {dinA,dout_rA[10:2] };

always @( posedge clkB )
  if (!rstB)
    dout_rB <= 0;
  else
    dout_rB <= {dinB,dout_rB[10:2] };

always @( posedge clkC )
  if (!rstC)
    dout_rC <= 0;
  else
    dout_rC <= {dinC,dout_rC[10:2] };
endmodule

