
lab2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000059b8  080001c0  080001c0  000011c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a20  08005b78  08005b78  00006b78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006598  08006598  00008010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006598  08006598  00008010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006598  08006598  00008010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006598  08006598  00007598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800659c  0800659c  0000759c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080065a0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  20000010  080065b0  00008010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000c4  080065b0  000080c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d29c  00000000  00000000  00008040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ddf  00000000  00000000  000152dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a10  00000000  00000000  000170c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000759  00000000  00000000  00017ad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002adfc  00000000  00000000  00018229  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b1c3  00000000  00000000  00043025  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010d1ca  00000000  00000000  0004e1e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  0015b3b2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b88  00000000  00000000  0015b46c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  0015dff4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000000fa  00000000  00000000  0015e054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  0015e14e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000010 	.word	0x20000010
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08005b60 	.word	0x08005b60

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000014 	.word	0x20000014
 80001fc:	08005b60 	.word	0x08005b60

08000200 <__aeabi_dmul>:
 8000200:	b570      	push	{r4, r5, r6, lr}
 8000202:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000206:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800020a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800020e:	bf1d      	ittte	ne
 8000210:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000214:	ea94 0f0c 	teqne	r4, ip
 8000218:	ea95 0f0c 	teqne	r5, ip
 800021c:	f000 f8de 	bleq	80003dc <__aeabi_dmul+0x1dc>
 8000220:	442c      	add	r4, r5
 8000222:	ea81 0603 	eor.w	r6, r1, r3
 8000226:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800022a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800022e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000232:	bf18      	it	ne
 8000234:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000238:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800023c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000240:	d038      	beq.n	80002b4 <__aeabi_dmul+0xb4>
 8000242:	fba0 ce02 	umull	ip, lr, r0, r2
 8000246:	f04f 0500 	mov.w	r5, #0
 800024a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800024e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000252:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000256:	f04f 0600 	mov.w	r6, #0
 800025a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800025e:	f09c 0f00 	teq	ip, #0
 8000262:	bf18      	it	ne
 8000264:	f04e 0e01 	orrne.w	lr, lr, #1
 8000268:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800026c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000270:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000274:	d204      	bcs.n	8000280 <__aeabi_dmul+0x80>
 8000276:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800027a:	416d      	adcs	r5, r5
 800027c:	eb46 0606 	adc.w	r6, r6, r6
 8000280:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000284:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000288:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800028c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000290:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000294:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000298:	bf88      	it	hi
 800029a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800029e:	d81e      	bhi.n	80002de <__aeabi_dmul+0xde>
 80002a0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80002a4:	bf08      	it	eq
 80002a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002aa:	f150 0000 	adcs.w	r0, r0, #0
 80002ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002b2:	bd70      	pop	{r4, r5, r6, pc}
 80002b4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002b8:	ea46 0101 	orr.w	r1, r6, r1
 80002bc:	ea40 0002 	orr.w	r0, r0, r2
 80002c0:	ea81 0103 	eor.w	r1, r1, r3
 80002c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002c8:	bfc2      	ittt	gt
 80002ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002d2:	bd70      	popgt	{r4, r5, r6, pc}
 80002d4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002d8:	f04f 0e00 	mov.w	lr, #0
 80002dc:	3c01      	subs	r4, #1
 80002de:	f300 80ab 	bgt.w	8000438 <__aeabi_dmul+0x238>
 80002e2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002e6:	bfde      	ittt	le
 80002e8:	2000      	movle	r0, #0
 80002ea:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002ee:	bd70      	pople	{r4, r5, r6, pc}
 80002f0:	f1c4 0400 	rsb	r4, r4, #0
 80002f4:	3c20      	subs	r4, #32
 80002f6:	da35      	bge.n	8000364 <__aeabi_dmul+0x164>
 80002f8:	340c      	adds	r4, #12
 80002fa:	dc1b      	bgt.n	8000334 <__aeabi_dmul+0x134>
 80002fc:	f104 0414 	add.w	r4, r4, #20
 8000300:	f1c4 0520 	rsb	r5, r4, #32
 8000304:	fa00 f305 	lsl.w	r3, r0, r5
 8000308:	fa20 f004 	lsr.w	r0, r0, r4
 800030c:	fa01 f205 	lsl.w	r2, r1, r5
 8000310:	ea40 0002 	orr.w	r0, r0, r2
 8000314:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000318:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800031c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000320:	fa21 f604 	lsr.w	r6, r1, r4
 8000324:	eb42 0106 	adc.w	r1, r2, r6
 8000328:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800032c:	bf08      	it	eq
 800032e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f1c4 040c 	rsb	r4, r4, #12
 8000338:	f1c4 0520 	rsb	r5, r4, #32
 800033c:	fa00 f304 	lsl.w	r3, r0, r4
 8000340:	fa20 f005 	lsr.w	r0, r0, r5
 8000344:	fa01 f204 	lsl.w	r2, r1, r4
 8000348:	ea40 0002 	orr.w	r0, r0, r2
 800034c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000350:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000354:	f141 0100 	adc.w	r1, r1, #0
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f1c4 0520 	rsb	r5, r4, #32
 8000368:	fa00 f205 	lsl.w	r2, r0, r5
 800036c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000370:	fa20 f304 	lsr.w	r3, r0, r4
 8000374:	fa01 f205 	lsl.w	r2, r1, r5
 8000378:	ea43 0302 	orr.w	r3, r3, r2
 800037c:	fa21 f004 	lsr.w	r0, r1, r4
 8000380:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000384:	fa21 f204 	lsr.w	r2, r1, r4
 8000388:	ea20 0002 	bic.w	r0, r0, r2
 800038c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000390:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000394:	bf08      	it	eq
 8000396:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800039a:	bd70      	pop	{r4, r5, r6, pc}
 800039c:	f094 0f00 	teq	r4, #0
 80003a0:	d10f      	bne.n	80003c2 <__aeabi_dmul+0x1c2>
 80003a2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80003a6:	0040      	lsls	r0, r0, #1
 80003a8:	eb41 0101 	adc.w	r1, r1, r1
 80003ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003b0:	bf08      	it	eq
 80003b2:	3c01      	subeq	r4, #1
 80003b4:	d0f7      	beq.n	80003a6 <__aeabi_dmul+0x1a6>
 80003b6:	ea41 0106 	orr.w	r1, r1, r6
 80003ba:	f095 0f00 	teq	r5, #0
 80003be:	bf18      	it	ne
 80003c0:	4770      	bxne	lr
 80003c2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003c6:	0052      	lsls	r2, r2, #1
 80003c8:	eb43 0303 	adc.w	r3, r3, r3
 80003cc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003d0:	bf08      	it	eq
 80003d2:	3d01      	subeq	r5, #1
 80003d4:	d0f7      	beq.n	80003c6 <__aeabi_dmul+0x1c6>
 80003d6:	ea43 0306 	orr.w	r3, r3, r6
 80003da:	4770      	bx	lr
 80003dc:	ea94 0f0c 	teq	r4, ip
 80003e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003e4:	bf18      	it	ne
 80003e6:	ea95 0f0c 	teqne	r5, ip
 80003ea:	d00c      	beq.n	8000406 <__aeabi_dmul+0x206>
 80003ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003f0:	bf18      	it	ne
 80003f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003f6:	d1d1      	bne.n	800039c <__aeabi_dmul+0x19c>
 80003f8:	ea81 0103 	eor.w	r1, r1, r3
 80003fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000400:	f04f 0000 	mov.w	r0, #0
 8000404:	bd70      	pop	{r4, r5, r6, pc}
 8000406:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800040a:	bf06      	itte	eq
 800040c:	4610      	moveq	r0, r2
 800040e:	4619      	moveq	r1, r3
 8000410:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000414:	d019      	beq.n	800044a <__aeabi_dmul+0x24a>
 8000416:	ea94 0f0c 	teq	r4, ip
 800041a:	d102      	bne.n	8000422 <__aeabi_dmul+0x222>
 800041c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000420:	d113      	bne.n	800044a <__aeabi_dmul+0x24a>
 8000422:	ea95 0f0c 	teq	r5, ip
 8000426:	d105      	bne.n	8000434 <__aeabi_dmul+0x234>
 8000428:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800042c:	bf1c      	itt	ne
 800042e:	4610      	movne	r0, r2
 8000430:	4619      	movne	r1, r3
 8000432:	d10a      	bne.n	800044a <__aeabi_dmul+0x24a>
 8000434:	ea81 0103 	eor.w	r1, r1, r3
 8000438:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800043c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd70      	pop	{r4, r5, r6, pc}
 800044a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800044e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000452:	bd70      	pop	{r4, r5, r6, pc}

08000454 <__aeabi_drsub>:
 8000454:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e002      	b.n	8000460 <__adddf3>
 800045a:	bf00      	nop

0800045c <__aeabi_dsub>:
 800045c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000460 <__adddf3>:
 8000460:	b530      	push	{r4, r5, lr}
 8000462:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000466:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800046a:	ea94 0f05 	teq	r4, r5
 800046e:	bf08      	it	eq
 8000470:	ea90 0f02 	teqeq	r0, r2
 8000474:	bf1f      	itttt	ne
 8000476:	ea54 0c00 	orrsne.w	ip, r4, r0
 800047a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800047e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000482:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000486:	f000 80e2 	beq.w	800064e <__adddf3+0x1ee>
 800048a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800048e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000492:	bfb8      	it	lt
 8000494:	426d      	neglt	r5, r5
 8000496:	dd0c      	ble.n	80004b2 <__adddf3+0x52>
 8000498:	442c      	add	r4, r5
 800049a:	ea80 0202 	eor.w	r2, r0, r2
 800049e:	ea81 0303 	eor.w	r3, r1, r3
 80004a2:	ea82 0000 	eor.w	r0, r2, r0
 80004a6:	ea83 0101 	eor.w	r1, r3, r1
 80004aa:	ea80 0202 	eor.w	r2, r0, r2
 80004ae:	ea81 0303 	eor.w	r3, r1, r3
 80004b2:	2d36      	cmp	r5, #54	@ 0x36
 80004b4:	bf88      	it	hi
 80004b6:	bd30      	pophi	{r4, r5, pc}
 80004b8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004bc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004c0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004c4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004c8:	d002      	beq.n	80004d0 <__adddf3+0x70>
 80004ca:	4240      	negs	r0, r0
 80004cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004d0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004d4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004d8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004dc:	d002      	beq.n	80004e4 <__adddf3+0x84>
 80004de:	4252      	negs	r2, r2
 80004e0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004e4:	ea94 0f05 	teq	r4, r5
 80004e8:	f000 80a7 	beq.w	800063a <__adddf3+0x1da>
 80004ec:	f1a4 0401 	sub.w	r4, r4, #1
 80004f0:	f1d5 0e20 	rsbs	lr, r5, #32
 80004f4:	db0d      	blt.n	8000512 <__adddf3+0xb2>
 80004f6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004fa:	fa22 f205 	lsr.w	r2, r2, r5
 80004fe:	1880      	adds	r0, r0, r2
 8000500:	f141 0100 	adc.w	r1, r1, #0
 8000504:	fa03 f20e 	lsl.w	r2, r3, lr
 8000508:	1880      	adds	r0, r0, r2
 800050a:	fa43 f305 	asr.w	r3, r3, r5
 800050e:	4159      	adcs	r1, r3
 8000510:	e00e      	b.n	8000530 <__adddf3+0xd0>
 8000512:	f1a5 0520 	sub.w	r5, r5, #32
 8000516:	f10e 0e20 	add.w	lr, lr, #32
 800051a:	2a01      	cmp	r2, #1
 800051c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000520:	bf28      	it	cs
 8000522:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000526:	fa43 f305 	asr.w	r3, r3, r5
 800052a:	18c0      	adds	r0, r0, r3
 800052c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	d507      	bpl.n	8000546 <__adddf3+0xe6>
 8000536:	f04f 0e00 	mov.w	lr, #0
 800053a:	f1dc 0c00 	rsbs	ip, ip, #0
 800053e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000542:	eb6e 0101 	sbc.w	r1, lr, r1
 8000546:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800054a:	d31b      	bcc.n	8000584 <__adddf3+0x124>
 800054c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000550:	d30c      	bcc.n	800056c <__adddf3+0x10c>
 8000552:	0849      	lsrs	r1, r1, #1
 8000554:	ea5f 0030 	movs.w	r0, r0, rrx
 8000558:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800055c:	f104 0401 	add.w	r4, r4, #1
 8000560:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000564:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000568:	f080 809a 	bcs.w	80006a0 <__adddf3+0x240>
 800056c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000570:	bf08      	it	eq
 8000572:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000576:	f150 0000 	adcs.w	r0, r0, #0
 800057a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057e:	ea41 0105 	orr.w	r1, r1, r5
 8000582:	bd30      	pop	{r4, r5, pc}
 8000584:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000588:	4140      	adcs	r0, r0
 800058a:	eb41 0101 	adc.w	r1, r1, r1
 800058e:	3c01      	subs	r4, #1
 8000590:	bf28      	it	cs
 8000592:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000596:	d2e9      	bcs.n	800056c <__adddf3+0x10c>
 8000598:	f091 0f00 	teq	r1, #0
 800059c:	bf04      	itt	eq
 800059e:	4601      	moveq	r1, r0
 80005a0:	2000      	moveq	r0, #0
 80005a2:	fab1 f381 	clz	r3, r1
 80005a6:	bf08      	it	eq
 80005a8:	3320      	addeq	r3, #32
 80005aa:	f1a3 030b 	sub.w	r3, r3, #11
 80005ae:	f1b3 0220 	subs.w	r2, r3, #32
 80005b2:	da0c      	bge.n	80005ce <__adddf3+0x16e>
 80005b4:	320c      	adds	r2, #12
 80005b6:	dd08      	ble.n	80005ca <__adddf3+0x16a>
 80005b8:	f102 0c14 	add.w	ip, r2, #20
 80005bc:	f1c2 020c 	rsb	r2, r2, #12
 80005c0:	fa01 f00c 	lsl.w	r0, r1, ip
 80005c4:	fa21 f102 	lsr.w	r1, r1, r2
 80005c8:	e00c      	b.n	80005e4 <__adddf3+0x184>
 80005ca:	f102 0214 	add.w	r2, r2, #20
 80005ce:	bfd8      	it	le
 80005d0:	f1c2 0c20 	rsble	ip, r2, #32
 80005d4:	fa01 f102 	lsl.w	r1, r1, r2
 80005d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005dc:	bfdc      	itt	le
 80005de:	ea41 010c 	orrle.w	r1, r1, ip
 80005e2:	4090      	lslle	r0, r2
 80005e4:	1ae4      	subs	r4, r4, r3
 80005e6:	bfa2      	ittt	ge
 80005e8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005ec:	4329      	orrge	r1, r5
 80005ee:	bd30      	popge	{r4, r5, pc}
 80005f0:	ea6f 0404 	mvn.w	r4, r4
 80005f4:	3c1f      	subs	r4, #31
 80005f6:	da1c      	bge.n	8000632 <__adddf3+0x1d2>
 80005f8:	340c      	adds	r4, #12
 80005fa:	dc0e      	bgt.n	800061a <__adddf3+0x1ba>
 80005fc:	f104 0414 	add.w	r4, r4, #20
 8000600:	f1c4 0220 	rsb	r2, r4, #32
 8000604:	fa20 f004 	lsr.w	r0, r0, r4
 8000608:	fa01 f302 	lsl.w	r3, r1, r2
 800060c:	ea40 0003 	orr.w	r0, r0, r3
 8000610:	fa21 f304 	lsr.w	r3, r1, r4
 8000614:	ea45 0103 	orr.w	r1, r5, r3
 8000618:	bd30      	pop	{r4, r5, pc}
 800061a:	f1c4 040c 	rsb	r4, r4, #12
 800061e:	f1c4 0220 	rsb	r2, r4, #32
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 f304 	lsl.w	r3, r1, r4
 800062a:	ea40 0003 	orr.w	r0, r0, r3
 800062e:	4629      	mov	r1, r5
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	fa21 f004 	lsr.w	r0, r1, r4
 8000636:	4629      	mov	r1, r5
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	f094 0f00 	teq	r4, #0
 800063e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000642:	bf06      	itte	eq
 8000644:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000648:	3401      	addeq	r4, #1
 800064a:	3d01      	subne	r5, #1
 800064c:	e74e      	b.n	80004ec <__adddf3+0x8c>
 800064e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000652:	bf18      	it	ne
 8000654:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000658:	d029      	beq.n	80006ae <__adddf3+0x24e>
 800065a:	ea94 0f05 	teq	r4, r5
 800065e:	bf08      	it	eq
 8000660:	ea90 0f02 	teqeq	r0, r2
 8000664:	d005      	beq.n	8000672 <__adddf3+0x212>
 8000666:	ea54 0c00 	orrs.w	ip, r4, r0
 800066a:	bf04      	itt	eq
 800066c:	4619      	moveq	r1, r3
 800066e:	4610      	moveq	r0, r2
 8000670:	bd30      	pop	{r4, r5, pc}
 8000672:	ea91 0f03 	teq	r1, r3
 8000676:	bf1e      	ittt	ne
 8000678:	2100      	movne	r1, #0
 800067a:	2000      	movne	r0, #0
 800067c:	bd30      	popne	{r4, r5, pc}
 800067e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000682:	d105      	bne.n	8000690 <__adddf3+0x230>
 8000684:	0040      	lsls	r0, r0, #1
 8000686:	4149      	adcs	r1, r1
 8000688:	bf28      	it	cs
 800068a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800068e:	bd30      	pop	{r4, r5, pc}
 8000690:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000694:	bf3c      	itt	cc
 8000696:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800069a:	bd30      	popcc	{r4, r5, pc}
 800069c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006a0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006a4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006a8:	f04f 0000 	mov.w	r0, #0
 80006ac:	bd30      	pop	{r4, r5, pc}
 80006ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006b2:	bf1a      	itte	ne
 80006b4:	4619      	movne	r1, r3
 80006b6:	4610      	movne	r0, r2
 80006b8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006bc:	bf1c      	itt	ne
 80006be:	460b      	movne	r3, r1
 80006c0:	4602      	movne	r2, r0
 80006c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006c6:	bf06      	itte	eq
 80006c8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006cc:	ea91 0f03 	teqeq	r1, r3
 80006d0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006d4:	bd30      	pop	{r4, r5, pc}
 80006d6:	bf00      	nop

080006d8 <__aeabi_ui2d>:
 80006d8:	f090 0f00 	teq	r0, #0
 80006dc:	bf04      	itt	eq
 80006de:	2100      	moveq	r1, #0
 80006e0:	4770      	bxeq	lr
 80006e2:	b530      	push	{r4, r5, lr}
 80006e4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006e8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ec:	f04f 0500 	mov.w	r5, #0
 80006f0:	f04f 0100 	mov.w	r1, #0
 80006f4:	e750      	b.n	8000598 <__adddf3+0x138>
 80006f6:	bf00      	nop

080006f8 <__aeabi_i2d>:
 80006f8:	f090 0f00 	teq	r0, #0
 80006fc:	bf04      	itt	eq
 80006fe:	2100      	moveq	r1, #0
 8000700:	4770      	bxeq	lr
 8000702:	b530      	push	{r4, r5, lr}
 8000704:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000708:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800070c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000710:	bf48      	it	mi
 8000712:	4240      	negmi	r0, r0
 8000714:	f04f 0100 	mov.w	r1, #0
 8000718:	e73e      	b.n	8000598 <__adddf3+0x138>
 800071a:	bf00      	nop

0800071c <__aeabi_f2d>:
 800071c:	0042      	lsls	r2, r0, #1
 800071e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000722:	ea4f 0131 	mov.w	r1, r1, rrx
 8000726:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800072a:	bf1f      	itttt	ne
 800072c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000730:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000734:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000738:	4770      	bxne	lr
 800073a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800073e:	bf08      	it	eq
 8000740:	4770      	bxeq	lr
 8000742:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000746:	bf04      	itt	eq
 8000748:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800074c:	4770      	bxeq	lr
 800074e:	b530      	push	{r4, r5, lr}
 8000750:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000754:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800075c:	e71c      	b.n	8000598 <__adddf3+0x138>
 800075e:	bf00      	nop

08000760 <__aeabi_ul2d>:
 8000760:	ea50 0201 	orrs.w	r2, r0, r1
 8000764:	bf08      	it	eq
 8000766:	4770      	bxeq	lr
 8000768:	b530      	push	{r4, r5, lr}
 800076a:	f04f 0500 	mov.w	r5, #0
 800076e:	e00a      	b.n	8000786 <__aeabi_l2d+0x16>

08000770 <__aeabi_l2d>:
 8000770:	ea50 0201 	orrs.w	r2, r0, r1
 8000774:	bf08      	it	eq
 8000776:	4770      	bxeq	lr
 8000778:	b530      	push	{r4, r5, lr}
 800077a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800077e:	d502      	bpl.n	8000786 <__aeabi_l2d+0x16>
 8000780:	4240      	negs	r0, r0
 8000782:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000786:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800078a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800078e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000792:	f43f aed8 	beq.w	8000546 <__adddf3+0xe6>
 8000796:	f04f 0203 	mov.w	r2, #3
 800079a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800079e:	bf18      	it	ne
 80007a0:	3203      	addne	r2, #3
 80007a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007a6:	bf18      	it	ne
 80007a8:	3203      	addne	r2, #3
 80007aa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007ae:	f1c2 0320 	rsb	r3, r2, #32
 80007b2:	fa00 fc03 	lsl.w	ip, r0, r3
 80007b6:	fa20 f002 	lsr.w	r0, r0, r2
 80007ba:	fa01 fe03 	lsl.w	lr, r1, r3
 80007be:	ea40 000e 	orr.w	r0, r0, lr
 80007c2:	fa21 f102 	lsr.w	r1, r1, r2
 80007c6:	4414      	add	r4, r2
 80007c8:	e6bd      	b.n	8000546 <__adddf3+0xe6>
 80007ca:	bf00      	nop

080007cc <__gedf2>:
 80007cc:	f04f 3cff 	mov.w	ip, #4294967295
 80007d0:	e006      	b.n	80007e0 <__cmpdf2+0x4>
 80007d2:	bf00      	nop

080007d4 <__ledf2>:
 80007d4:	f04f 0c01 	mov.w	ip, #1
 80007d8:	e002      	b.n	80007e0 <__cmpdf2+0x4>
 80007da:	bf00      	nop

080007dc <__cmpdf2>:
 80007dc:	f04f 0c01 	mov.w	ip, #1
 80007e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80007e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80007ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80007f6:	d01b      	beq.n	8000830 <__cmpdf2+0x54>
 80007f8:	b001      	add	sp, #4
 80007fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80007fe:	bf0c      	ite	eq
 8000800:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000804:	ea91 0f03 	teqne	r1, r3
 8000808:	bf02      	ittt	eq
 800080a:	ea90 0f02 	teqeq	r0, r2
 800080e:	2000      	moveq	r0, #0
 8000810:	4770      	bxeq	lr
 8000812:	f110 0f00 	cmn.w	r0, #0
 8000816:	ea91 0f03 	teq	r1, r3
 800081a:	bf58      	it	pl
 800081c:	4299      	cmppl	r1, r3
 800081e:	bf08      	it	eq
 8000820:	4290      	cmpeq	r0, r2
 8000822:	bf2c      	ite	cs
 8000824:	17d8      	asrcs	r0, r3, #31
 8000826:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800082a:	f040 0001 	orr.w	r0, r0, #1
 800082e:	4770      	bx	lr
 8000830:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000834:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000838:	d102      	bne.n	8000840 <__cmpdf2+0x64>
 800083a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800083e:	d107      	bne.n	8000850 <__cmpdf2+0x74>
 8000840:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000844:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000848:	d1d6      	bne.n	80007f8 <__cmpdf2+0x1c>
 800084a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800084e:	d0d3      	beq.n	80007f8 <__cmpdf2+0x1c>
 8000850:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop

08000858 <__aeabi_cdrcmple>:
 8000858:	4684      	mov	ip, r0
 800085a:	4610      	mov	r0, r2
 800085c:	4662      	mov	r2, ip
 800085e:	468c      	mov	ip, r1
 8000860:	4619      	mov	r1, r3
 8000862:	4663      	mov	r3, ip
 8000864:	e000      	b.n	8000868 <__aeabi_cdcmpeq>
 8000866:	bf00      	nop

08000868 <__aeabi_cdcmpeq>:
 8000868:	b501      	push	{r0, lr}
 800086a:	f7ff ffb7 	bl	80007dc <__cmpdf2>
 800086e:	2800      	cmp	r0, #0
 8000870:	bf48      	it	mi
 8000872:	f110 0f00 	cmnmi.w	r0, #0
 8000876:	bd01      	pop	{r0, pc}

08000878 <__aeabi_dcmpeq>:
 8000878:	f84d ed08 	str.w	lr, [sp, #-8]!
 800087c:	f7ff fff4 	bl	8000868 <__aeabi_cdcmpeq>
 8000880:	bf0c      	ite	eq
 8000882:	2001      	moveq	r0, #1
 8000884:	2000      	movne	r0, #0
 8000886:	f85d fb08 	ldr.w	pc, [sp], #8
 800088a:	bf00      	nop

0800088c <__aeabi_dcmplt>:
 800088c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000890:	f7ff ffea 	bl	8000868 <__aeabi_cdcmpeq>
 8000894:	bf34      	ite	cc
 8000896:	2001      	movcc	r0, #1
 8000898:	2000      	movcs	r0, #0
 800089a:	f85d fb08 	ldr.w	pc, [sp], #8
 800089e:	bf00      	nop

080008a0 <__aeabi_dcmple>:
 80008a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008a4:	f7ff ffe0 	bl	8000868 <__aeabi_cdcmpeq>
 80008a8:	bf94      	ite	ls
 80008aa:	2001      	movls	r0, #1
 80008ac:	2000      	movhi	r0, #0
 80008ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80008b2:	bf00      	nop

080008b4 <__aeabi_dcmpge>:
 80008b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008b8:	f7ff ffce 	bl	8000858 <__aeabi_cdrcmple>
 80008bc:	bf94      	ite	ls
 80008be:	2001      	movls	r0, #1
 80008c0:	2000      	movhi	r0, #0
 80008c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80008c6:	bf00      	nop

080008c8 <__aeabi_dcmpgt>:
 80008c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008cc:	f7ff ffc4 	bl	8000858 <__aeabi_cdrcmple>
 80008d0:	bf34      	ite	cc
 80008d2:	2001      	movcc	r0, #1
 80008d4:	2000      	movcs	r0, #0
 80008d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008da:	bf00      	nop

080008dc <__aeabi_d2iz>:
 80008dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008e0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008e4:	d215      	bcs.n	8000912 <__aeabi_d2iz+0x36>
 80008e6:	d511      	bpl.n	800090c <__aeabi_d2iz+0x30>
 80008e8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008ec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008f0:	d912      	bls.n	8000918 <__aeabi_d2iz+0x3c>
 80008f2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008f6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80008fa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80008fe:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000902:	fa23 f002 	lsr.w	r0, r3, r2
 8000906:	bf18      	it	ne
 8000908:	4240      	negne	r0, r0
 800090a:	4770      	bx	lr
 800090c:	f04f 0000 	mov.w	r0, #0
 8000910:	4770      	bx	lr
 8000912:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000916:	d105      	bne.n	8000924 <__aeabi_d2iz+0x48>
 8000918:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800091c:	bf08      	it	eq
 800091e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000922:	4770      	bx	lr
 8000924:	f04f 0000 	mov.w	r0, #0
 8000928:	4770      	bx	lr
 800092a:	bf00      	nop

0800092c <__aeabi_d2uiz>:
 800092c:	004a      	lsls	r2, r1, #1
 800092e:	d211      	bcs.n	8000954 <__aeabi_d2uiz+0x28>
 8000930:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000934:	d211      	bcs.n	800095a <__aeabi_d2uiz+0x2e>
 8000936:	d50d      	bpl.n	8000954 <__aeabi_d2uiz+0x28>
 8000938:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800093c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000940:	d40e      	bmi.n	8000960 <__aeabi_d2uiz+0x34>
 8000942:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000946:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800094a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800094e:	fa23 f002 	lsr.w	r0, r3, r2
 8000952:	4770      	bx	lr
 8000954:	f04f 0000 	mov.w	r0, #0
 8000958:	4770      	bx	lr
 800095a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800095e:	d102      	bne.n	8000966 <__aeabi_d2uiz+0x3a>
 8000960:	f04f 30ff 	mov.w	r0, #4294967295
 8000964:	4770      	bx	lr
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	4770      	bx	lr

0800096c <__aeabi_d2f>:
 800096c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000970:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000974:	bf24      	itt	cs
 8000976:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800097a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800097e:	d90d      	bls.n	800099c <__aeabi_d2f+0x30>
 8000980:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000984:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000988:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800098c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000990:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000994:	bf08      	it	eq
 8000996:	f020 0001 	biceq.w	r0, r0, #1
 800099a:	4770      	bx	lr
 800099c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009a0:	d121      	bne.n	80009e6 <__aeabi_d2f+0x7a>
 80009a2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009a6:	bfbc      	itt	lt
 80009a8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009ac:	4770      	bxlt	lr
 80009ae:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009b2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009b6:	f1c2 0218 	rsb	r2, r2, #24
 80009ba:	f1c2 0c20 	rsb	ip, r2, #32
 80009be:	fa10 f30c 	lsls.w	r3, r0, ip
 80009c2:	fa20 f002 	lsr.w	r0, r0, r2
 80009c6:	bf18      	it	ne
 80009c8:	f040 0001 	orrne.w	r0, r0, #1
 80009cc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009d0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009d4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d8:	ea40 000c 	orr.w	r0, r0, ip
 80009dc:	fa23 f302 	lsr.w	r3, r3, r2
 80009e0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009e4:	e7cc      	b.n	8000980 <__aeabi_d2f+0x14>
 80009e6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009ea:	d107      	bne.n	80009fc <__aeabi_d2f+0x90>
 80009ec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009f0:	bf1e      	ittt	ne
 80009f2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80009f6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80009fa:	4770      	bxne	lr
 80009fc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a00:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a04:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop
 8000a0c:	0000      	movs	r0, r0
	...

08000a10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b0ce      	sub	sp, #312	@ 0x138
 8000a14:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a16:	f000 fdbc 	bl	8001592 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a1a:	f000 fb11 	bl	8001040 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a1e:	f000 fc45 	bl	80012ac <MX_GPIO_Init>
  MX_DAC1_Init();
 8000a22:	f000 fbd3 	bl	80011cc <MX_DAC1_Init>
  MX_ADC1_Init();
 8000a26:	f000 fb5d 	bl	80010e4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  uint32_t triangleWave[WAVE_STEPS];
  uint32_t sawtoothWave[WAVE_STEPS];
  uint32_t sineWave[WAVE_STEPS];

  GPIO_PinState lastButtonState = GPIO_PIN_SET; // not pressed
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137

  // for the "better sound" section
  float phase = 0.0f;
 8000a30:	f04f 0300 	mov.w	r3, #0
 8000a34:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  float phaseStep = 2.0f * PI * SIGNAL_FREQ / SAMPLE_RATE;
 8000a38:	4b87      	ldr	r3, [pc, #540]	@ (8000c58 <main+0x248>)
 8000a3a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c

  // temperature -> frequency mapping
  float minFreq = 200.0f;   // lowest pitch
 8000a3e:	4b87      	ldr	r3, [pc, #540]	@ (8000c5c <main+0x24c>)
 8000a40:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  float maxFreq = 1000.0f;  // highest pitch
 8000a44:	4b86      	ldr	r3, [pc, #536]	@ (8000c60 <main+0x250>)
 8000a46:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  float tempMin = -40.0f;    // minimum temperature
 8000a4a:	4b86      	ldr	r3, [pc, #536]	@ (8000c64 <main+0x254>)
 8000a4c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  float tempMax = 120.0f;    // maximum temperature
 8000a50:	4b85      	ldr	r3, [pc, #532]	@ (8000c68 <main+0x258>)
 8000a52:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

  for (uint32_t j = 0; j < WAVE_STEPS; j++) {
 8000a56:	2300      	movs	r3, #0
 8000a58:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8000a5c:	e078      	b.n	8000b50 <main+0x140>
      // triangle wave
      if (j < WAVE_STEPS / 2) {
 8000a5e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000a62:	2b07      	cmp	r3, #7
 8000a64:	d80d      	bhi.n	8000a82 <main+0x72>
          triangleWave[j] = j * (4095 / (WAVE_STEPS / 2));
 8000a66:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8000a6a:	4613      	mov	r3, r2
 8000a6c:	025b      	lsls	r3, r3, #9
 8000a6e:	1a9a      	subs	r2, r3, r2
 8000a70:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000a74:	009b      	lsls	r3, r3, #2
 8000a76:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 8000a7a:	443b      	add	r3, r7
 8000a7c:	f843 2c98 	str.w	r2, [r3, #-152]
 8000a80:	e00f      	b.n	8000aa2 <main+0x92>
      } else {
          triangleWave[j] = 4095 - (j - WAVE_STEPS / 2) * (4095 / (WAVE_STEPS / 2));
 8000a82:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8000a86:	4613      	mov	r3, r2
 8000a88:	025b      	lsls	r3, r3, #9
 8000a8a:	1a9b      	subs	r3, r3, r2
 8000a8c:	f5c3 52ff 	rsb	r2, r3, #8160	@ 0x1fe0
 8000a90:	3217      	adds	r2, #23
 8000a92:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000a96:	009b      	lsls	r3, r3, #2
 8000a98:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 8000a9c:	443b      	add	r3, r7
 8000a9e:	f843 2c98 	str.w	r2, [r3, #-152]
      }

      // sawtooth wave
      sawtoothWave[j] = j * (4095 / WAVE_STEPS);
 8000aa2:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8000aa6:	4613      	mov	r3, r2
 8000aa8:	021b      	lsls	r3, r3, #8
 8000aaa:	1a9a      	subs	r2, r3, r2
 8000aac:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000ab0:	009b      	lsls	r3, r3, #2
 8000ab2:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 8000ab6:	443b      	add	r3, r7
 8000ab8:	f843 2cd8 	str.w	r2, [r3, #-216]

      // sine wave
      float angle = 2.0f * M_PI * ((float)j / (float)WAVE_STEPS); // 0 to 2Ï€
 8000abc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000ac0:	ee07 3a90 	vmov	s15, r3
 8000ac4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ac8:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8000acc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000ad0:	ee16 0a90 	vmov	r0, s13
 8000ad4:	f7ff fe22 	bl	800071c <__aeabi_f2d>
 8000ad8:	a35b      	add	r3, pc, #364	@ (adr r3, 8000c48 <main+0x238>)
 8000ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ade:	f7ff fb8f 	bl	8000200 <__aeabi_dmul>
 8000ae2:	4602      	mov	r2, r0
 8000ae4:	460b      	mov	r3, r1
 8000ae6:	4610      	mov	r0, r2
 8000ae8:	4619      	mov	r1, r3
 8000aea:	f7ff ff3f 	bl	800096c <__aeabi_d2f>
 8000aee:	4603      	mov	r3, r0
 8000af0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      sineWave[j] = (uint32_t)((sin(angle) + 1.0f) * 2047.5f); // scale to 0-4095
 8000af4:	f8d7 00e0 	ldr.w	r0, [r7, #224]	@ 0xe0
 8000af8:	f7ff fe10 	bl	800071c <__aeabi_f2d>
 8000afc:	4602      	mov	r2, r0
 8000afe:	460b      	mov	r3, r1
 8000b00:	ec43 2b10 	vmov	d0, r2, r3
 8000b04:	f004 f808 	bl	8004b18 <sin>
 8000b08:	ec51 0b10 	vmov	r0, r1, d0
 8000b0c:	f04f 0200 	mov.w	r2, #0
 8000b10:	4b56      	ldr	r3, [pc, #344]	@ (8000c6c <main+0x25c>)
 8000b12:	f7ff fca5 	bl	8000460 <__adddf3>
 8000b16:	4602      	mov	r2, r0
 8000b18:	460b      	mov	r3, r1
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	a34c      	add	r3, pc, #304	@ (adr r3, 8000c50 <main+0x240>)
 8000b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b24:	f7ff fb6c 	bl	8000200 <__aeabi_dmul>
 8000b28:	4602      	mov	r2, r0
 8000b2a:	460b      	mov	r3, r1
 8000b2c:	4610      	mov	r0, r2
 8000b2e:	4619      	mov	r1, r3
 8000b30:	f7ff fefc 	bl	800092c <__aeabi_d2uiz>
 8000b34:	4601      	mov	r1, r0
 8000b36:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000b3a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000b3e:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8000b42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (uint32_t j = 0; j < WAVE_STEPS; j++) {
 8000b46:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000b4a:	3301      	adds	r3, #1
 8000b4c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8000b50:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000b54:	2b0f      	cmp	r3, #15
 8000b56:	d982      	bls.n	8000a5e <main+0x4e>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // set DAC values
	  triangle = triangleWave[i];
 8000b58:	4b45      	ldr	r3, [pc, #276]	@ (8000c70 <main+0x260>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	009b      	lsls	r3, r3, #2
 8000b5e:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 8000b62:	443b      	add	r3, r7
 8000b64:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8000b68:	4a42      	ldr	r2, [pc, #264]	@ (8000c74 <main+0x264>)
 8000b6a:	6013      	str	r3, [r2, #0]
	  sawtooth = sawtoothWave[i];
 8000b6c:	4b40      	ldr	r3, [pc, #256]	@ (8000c70 <main+0x260>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	009b      	lsls	r3, r3, #2
 8000b72:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 8000b76:	443b      	add	r3, r7
 8000b78:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 8000b7c:	4a3e      	ldr	r2, [pc, #248]	@ (8000c78 <main+0x268>)
 8000b7e:	6013      	str	r3, [r2, #0]
	  sine = sineWave[i];
 8000b80:	4b3b      	ldr	r3, [pc, #236]	@ (8000c70 <main+0x260>)
 8000b82:	681a      	ldr	r2, [r3, #0]
 8000b84:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000b88:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000b8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b90:	4a3a      	ldr	r2, [pc, #232]	@ (8000c7c <main+0x26c>)
 8000b92:	6013      	str	r3, [r2, #0]

	  // making better sound
      float betterSine = arm_sin_f32(phase);   // sine in [-1, 1]
 8000b94:	ed97 0a4c 	vldr	s0, [r7, #304]	@ 0x130
 8000b98:	f003 ff4a 	bl	8004a30 <arm_sin_f32>
 8000b9c:	ed87 0a42 	vstr	s0, [r7, #264]	@ 0x108
      uint32_t betterSineDAC = (uint32_t)((betterSine + 1.0f) * 0.5f * DAC_MAX);
 8000ba0:	edd7 7a42 	vldr	s15, [r7, #264]	@ 0x108
 8000ba4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000ba8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000bac:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000bb0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000bb4:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8000c80 <main+0x270>
 8000bb8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000bbc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000bc0:	ee17 3a90 	vmov	r3, s15
 8000bc4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
      HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, betterSineDAC);
 8000bc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000bcc:	2200      	movs	r2, #0
 8000bce:	2110      	movs	r1, #16
 8000bd0:	482c      	ldr	r0, [pc, #176]	@ (8000c84 <main+0x274>)
 8000bd2:	f001 ff72 	bl	8002aba <HAL_DAC_SetValue>
      phase += phaseStep;
 8000bd6:	ed97 7a4c 	vldr	s14, [r7, #304]	@ 0x130
 8000bda:	edd7 7a4b 	vldr	s15, [r7, #300]	@ 0x12c
 8000bde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000be2:	edc7 7a4c 	vstr	s15, [r7, #304]	@ 0x130
      if (phase >= 2.0f * PI) phase -= 2.0f * PI;
 8000be6:	edd7 7a4c 	vldr	s15, [r7, #304]	@ 0x130
 8000bea:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8000c88 <main+0x278>
 8000bee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000bf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bf6:	db07      	blt.n	8000c08 <main+0x1f8>
 8000bf8:	edd7 7a4c 	vldr	s15, [r7, #304]	@ 0x130
 8000bfc:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8000c88 <main+0x278>
 8000c00:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000c04:	edc7 7a4c 	vstr	s15, [r7, #304]	@ 0x130

	  // detect button press
	  GPIO_PinState buttonState = HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin);
 8000c08:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c0c:	481f      	ldr	r0, [pc, #124]	@ (8000c8c <main+0x27c>)
 8000c0e:	f002 fa57 	bl	80030c0 <HAL_GPIO_ReadPin>
 8000c12:	4603      	mov	r3, r0
 8000c14:	f887 3103 	strb.w	r3, [r7, #259]	@ 0x103

	  if (lastButtonState == GPIO_PIN_SET && buttonState == GPIO_PIN_RESET) {
 8000c18:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8000c1c:	2b01      	cmp	r3, #1
 8000c1e:	d154      	bne.n	8000cca <main+0x2ba>
 8000c20:	f897 3103 	ldrb.w	r3, [r7, #259]	@ 0x103
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d150      	bne.n	8000cca <main+0x2ba>
	      // button just pressed
	      if (appMode == MODE_INIT) {
 8000c28:	4b19      	ldr	r3, [pc, #100]	@ (8000c90 <main+0x280>)
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	2b02      	cmp	r3, #2
 8000c2e:	d133      	bne.n	8000c98 <main+0x288>
	          appMode = MODE_TEMP;   // switch to temperature mode
 8000c30:	4b17      	ldr	r3, [pc, #92]	@ (8000c90 <main+0x280>)
 8000c32:	2201      	movs	r2, #1
 8000c34:	701a      	strb	r2, [r3, #0]
	          HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);  // LED on
 8000c36:	2201      	movs	r2, #1
 8000c38:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c3c:	4815      	ldr	r0, [pc, #84]	@ (8000c94 <main+0x284>)
 8000c3e:	f002 fa57 	bl	80030f0 <HAL_GPIO_WritePin>
 8000c42:	e042      	b.n	8000cca <main+0x2ba>
 8000c44:	f3af 8000 	nop.w
 8000c48:	54442d18 	.word	0x54442d18
 8000c4c:	401921fb 	.word	0x401921fb
 8000c50:	00000000 	.word	0x00000000
 8000c54:	409ffe00 	.word	0x409ffe00
 8000c58:	3ea0d97c 	.word	0x3ea0d97c
 8000c5c:	43480000 	.word	0x43480000
 8000c60:	447a0000 	.word	0x447a0000
 8000c64:	c2200000 	.word	0xc2200000
 8000c68:	42f00000 	.word	0x42f00000
 8000c6c:	3ff00000 	.word	0x3ff00000
 8000c70:	200000b4 	.word	0x200000b4
 8000c74:	200000a8 	.word	0x200000a8
 8000c78:	200000ac 	.word	0x200000ac
 8000c7c:	200000b0 	.word	0x200000b0
 8000c80:	457ff000 	.word	0x457ff000
 8000c84:	20000094 	.word	0x20000094
 8000c88:	40c90fdb 	.word	0x40c90fdb
 8000c8c:	48000800 	.word	0x48000800
 8000c90:	20000000 	.word	0x20000000
 8000c94:	48000400 	.word	0x48000400
	      } else {
	          appMode = MODE_FIXED;  // switch back to fixed mode
 8000c98:	4bce      	ldr	r3, [pc, #824]	@ (8000fd4 <main+0x5c4>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	701a      	strb	r2, [r3, #0]
	          fixedWave = (fixedWave + 1) % 3;
 8000c9e:	4bce      	ldr	r3, [pc, #824]	@ (8000fd8 <main+0x5c8>)
 8000ca0:	781b      	ldrb	r3, [r3, #0]
 8000ca2:	b2db      	uxtb	r3, r3
 8000ca4:	1c5a      	adds	r2, r3, #1
 8000ca6:	4bcd      	ldr	r3, [pc, #820]	@ (8000fdc <main+0x5cc>)
 8000ca8:	fb83 3102 	smull	r3, r1, r3, r2
 8000cac:	17d3      	asrs	r3, r2, #31
 8000cae:	1ac9      	subs	r1, r1, r3
 8000cb0:	460b      	mov	r3, r1
 8000cb2:	005b      	lsls	r3, r3, #1
 8000cb4:	440b      	add	r3, r1
 8000cb6:	1ad1      	subs	r1, r2, r3
 8000cb8:	b2ca      	uxtb	r2, r1
 8000cba:	4bc7      	ldr	r3, [pc, #796]	@ (8000fd8 <main+0x5c8>)
 8000cbc:	701a      	strb	r2, [r3, #0]
	          HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET); // LED off
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000cc4:	48c6      	ldr	r0, [pc, #792]	@ (8000fe0 <main+0x5d0>)
 8000cc6:	f002 fa13 	bl	80030f0 <HAL_GPIO_WritePin>
	      }
	  }
	  lastButtonState = buttonState;
 8000cca:	f897 3103 	ldrb.w	r3, [r7, #259]	@ 0x103
 8000cce:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137


	  ADC_ChannelConfTypeDef sConfig = {0};
 8000cd2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000cd6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8000cda:	461a      	mov	r2, r3
 8000cdc:	2300      	movs	r3, #0
 8000cde:	6013      	str	r3, [r2, #0]
 8000ce0:	6053      	str	r3, [r2, #4]
 8000ce2:	6093      	str	r3, [r2, #8]
 8000ce4:	60d3      	str	r3, [r2, #12]
 8000ce6:	6113      	str	r3, [r2, #16]
 8000ce8:	6153      	str	r3, [r2, #20]
	  // read vrefint
	  float VREF;
	  uint16_t refVoltage;
	  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000cea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000cee:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8000cf2:	4abc      	ldr	r2, [pc, #752]	@ (8000fe4 <main+0x5d4>)
 8000cf4:	601a      	str	r2, [r3, #0]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000cf6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000cfa:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8000cfe:	2206      	movs	r2, #6
 8000d00:	605a      	str	r2, [r3, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;// long enough for the min 5 us
 8000d02:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000d06:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8000d0a:	2207      	movs	r2, #7
 8000d0c:	609a      	str	r2, [r3, #8]
	  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8000d0e:	f107 0308 	add.w	r3, r7, #8
 8000d12:	4619      	mov	r1, r3
 8000d14:	48b4      	ldr	r0, [pc, #720]	@ (8000fe8 <main+0x5d8>)
 8000d16:	f001 f8f5 	bl	8001f04 <HAL_ADC_ConfigChannel>
	  HAL_ADC_Start(&hadc1);
 8000d1a:	48b3      	ldr	r0, [pc, #716]	@ (8000fe8 <main+0x5d8>)
 8000d1c:	f000 fff2 	bl	8001d04 <HAL_ADC_Start>
	  if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8000d20:	2164      	movs	r1, #100	@ 0x64
 8000d22:	48b1      	ldr	r0, [pc, #708]	@ (8000fe8 <main+0x5d8>)
 8000d24:	f001 f851 	bl	8001dca <HAL_ADC_PollForConversion>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d11d      	bne.n	8000d6a <main+0x35a>
		  refVoltage = HAL_ADC_GetValue(&hadc1);
 8000d2e:	48ae      	ldr	r0, [pc, #696]	@ (8000fe8 <main+0x5d8>)
 8000d30:	f001 f8da 	bl	8001ee8 <HAL_ADC_GetValue>
 8000d34:	4603      	mov	r3, r0
 8000d36:	f8a7 3100 	strh.w	r3, [r7, #256]	@ 0x100
		  int32_t VREFINT = *((uint16_t*) (0x1FFF75AAUL));
 8000d3a:	4bac      	ldr	r3, [pc, #688]	@ (8000fec <main+0x5dc>)
 8000d3c:	881b      	ldrh	r3, [r3, #0]
 8000d3e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
		  VREF = 3.0f * (float)VREFINT / (float)refVoltage;
 8000d42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000d46:	ee07 3a90 	vmov	s15, r3
 8000d4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d4e:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8000d52:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000d56:	f8b7 3100 	ldrh.w	r3, [r7, #256]	@ 0x100
 8000d5a:	ee07 3a90 	vmov	s15, r3
 8000d5e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000d62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d66:	edc7 7a49 	vstr	s15, [r7, #292]	@ 0x124
	  }

	  // read temp sensor
	  uint16_t VTEMP;
	  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000d6a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000d6e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8000d72:	4a9f      	ldr	r2, [pc, #636]	@ (8000ff0 <main+0x5e0>)
 8000d74:	601a      	str	r2, [r3, #0]
	  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8000d76:	f107 0308 	add.w	r3, r7, #8
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	489a      	ldr	r0, [pc, #616]	@ (8000fe8 <main+0x5d8>)
 8000d7e:	f001 f8c1 	bl	8001f04 <HAL_ADC_ConfigChannel>
	  HAL_ADC_Start(&hadc1);
 8000d82:	4899      	ldr	r0, [pc, #612]	@ (8000fe8 <main+0x5d8>)
 8000d84:	f000 ffbe 	bl	8001d04 <HAL_ADC_Start>
	  if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8000d88:	2164      	movs	r1, #100	@ 0x64
 8000d8a:	4897      	ldr	r0, [pc, #604]	@ (8000fe8 <main+0x5d8>)
 8000d8c:	f001 f81d 	bl	8001dca <HAL_ADC_PollForConversion>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d141      	bne.n	8000e1a <main+0x40a>
		  VTEMP = HAL_ADC_GetValue(&hadc1);
 8000d96:	4894      	ldr	r0, [pc, #592]	@ (8000fe8 <main+0x5d8>)
 8000d98:	f001 f8a6 	bl	8001ee8 <HAL_ADC_GetValue>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	f8a7 30fa 	strh.w	r3, [r7, #250]	@ 0xfa

		  int32_t TS_CAL1 = *((uint16_t*) (0x1FFF75A8UL));
 8000da2:	4b94      	ldr	r3, [pc, #592]	@ (8000ff4 <main+0x5e4>)
 8000da4:	881b      	ldrh	r3, [r3, #0]
 8000da6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
		  int32_t TS_CAL2 = *((uint16_t*) (0x1FFF75CAUL));
 8000daa:	4b93      	ldr	r3, [pc, #588]	@ (8000ff8 <main+0x5e8>)
 8000dac:	881b      	ldrh	r3, [r3, #0]
 8000dae:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0

		  float first = (130.0f - 30.0f) / ((float)(TS_CAL2 - TS_CAL1));
 8000db2:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 8000db6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000dba:	1ad3      	subs	r3, r2, r3
 8000dbc:	ee07 3a90 	vmov	s15, r3
 8000dc0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dc4:	eddf 6a8d 	vldr	s13, [pc, #564]	@ 8000ffc <main+0x5ec>
 8000dc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dcc:	edc7 7a3b 	vstr	s15, [r7, #236]	@ 0xec
		  float second = (VTEMP * (VREF / 3.0f)) - (float)(TS_CAL1);
 8000dd0:	f8b7 30fa 	ldrh.w	r3, [r7, #250]	@ 0xfa
 8000dd4:	ee07 3a90 	vmov	s15, r3
 8000dd8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ddc:	edd7 6a49 	vldr	s13, [r7, #292]	@ 0x124
 8000de0:	eeb0 6a08 	vmov.f32	s12, #8	@ 0x40400000  3.0
 8000de4:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8000de8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000df0:	ee07 3a90 	vmov	s15, r3
 8000df4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000df8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000dfc:	edc7 7a3a 	vstr	s15, [r7, #232]	@ 0xe8
		  T = first * second + 30.0f;
 8000e00:	ed97 7a3b 	vldr	s14, [r7, #236]	@ 0xec
 8000e04:	edd7 7a3a 	vldr	s15, [r7, #232]	@ 0xe8
 8000e08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e0c:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8000e10:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000e14:	4b7a      	ldr	r3, [pc, #488]	@ (8001000 <main+0x5f0>)
 8000e16:	edc3 7a00 	vstr	s15, [r3]

	  // Un-comment this to override into the better_sound mode
	  // appMode = BETTER_SOUND;

	  uint32_t dacValue;
	  switch(appMode) {
 8000e1a:	4b6e      	ldr	r3, [pc, #440]	@ (8000fd4 <main+0x5c4>)
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	2b03      	cmp	r3, #3
 8000e20:	f200 80c3 	bhi.w	8000faa <main+0x59a>
 8000e24:	a201      	add	r2, pc, #4	@ (adr r2, 8000e2c <main+0x41c>)
 8000e26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e2a:	bf00      	nop
 8000e2c:	08000e3d 	.word	0x08000e3d
 8000e30:	08000e9b 	.word	0x08000e9b
 8000e34:	08000f89 	.word	0x08000f89
 8000e38:	08000f9f 	.word	0x08000f9f
	  	  case MODE_FIXED:
	  		  switch(fixedWave) {
 8000e3c:	4b66      	ldr	r3, [pc, #408]	@ (8000fd8 <main+0x5c8>)
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	2b02      	cmp	r3, #2
 8000e44:	d01d      	beq.n	8000e82 <main+0x472>
 8000e46:	2b02      	cmp	r3, #2
 8000e48:	f300 80ae 	bgt.w	8000fa8 <main+0x598>
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d002      	beq.n	8000e56 <main+0x446>
 8000e50:	2b01      	cmp	r3, #1
 8000e52:	d00b      	beq.n	8000e6c <main+0x45c>
				  case 0: dacValue = sawtoothWave[i]; break;
				  case 1: dacValue = triangleWave[i]; break;
				  case 2: dacValue = sineWave[i]; break;
	  		  }
	  		  break;
 8000e54:	e0a8      	b.n	8000fa8 <main+0x598>
				  case 0: dacValue = sawtoothWave[i]; break;
 8000e56:	4b6b      	ldr	r3, [pc, #428]	@ (8001004 <main+0x5f4>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	009b      	lsls	r3, r3, #2
 8000e5c:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 8000e60:	443b      	add	r3, r7
 8000e62:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 8000e66:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8000e6a:	e015      	b.n	8000e98 <main+0x488>
				  case 1: dacValue = triangleWave[i]; break;
 8000e6c:	4b65      	ldr	r3, [pc, #404]	@ (8001004 <main+0x5f4>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	009b      	lsls	r3, r3, #2
 8000e72:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 8000e76:	443b      	add	r3, r7
 8000e78:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8000e7c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8000e80:	e00a      	b.n	8000e98 <main+0x488>
				  case 2: dacValue = sineWave[i]; break;
 8000e82:	4b60      	ldr	r3, [pc, #384]	@ (8001004 <main+0x5f4>)
 8000e84:	681a      	ldr	r2, [r3, #0]
 8000e86:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000e8a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000e8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e92:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8000e96:	bf00      	nop
	  		  break;
 8000e98:	e086      	b.n	8000fa8 <main+0x598>
	  	  case MODE_TEMP:
	  		  // normalize temperature 0..1
	  		  float tempNorm = (T - tempMin) / (tempMax - tempMin);
 8000e9a:	4b59      	ldr	r3, [pc, #356]	@ (8001000 <main+0x5f0>)
 8000e9c:	ed93 7a00 	vldr	s14, [r3]
 8000ea0:	edd7 7a44 	vldr	s15, [r7, #272]	@ 0x110
 8000ea4:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000ea8:	ed97 7a43 	vldr	s14, [r7, #268]	@ 0x10c
 8000eac:	edd7 7a44 	vldr	s15, [r7, #272]	@ 0x110
 8000eb0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000eb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000eb8:	edc7 7a47 	vstr	s15, [r7, #284]	@ 0x11c
	  		  if (tempNorm < 0) tempNorm = 0;
 8000ebc:	edd7 7a47 	vldr	s15, [r7, #284]	@ 0x11c
 8000ec0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ec8:	d503      	bpl.n	8000ed2 <main+0x4c2>
 8000eca:	f04f 0300 	mov.w	r3, #0
 8000ece:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	  		  if (tempNorm > 1) tempNorm = 1;
 8000ed2:	edd7 7a47 	vldr	s15, [r7, #284]	@ 0x11c
 8000ed6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000eda:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ede:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ee2:	dd03      	ble.n	8000eec <main+0x4dc>
 8000ee4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000ee8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

	  		  // map temperature to frequency
	  		  float freq = minFreq + tempNorm * (maxFreq - minFreq);
 8000eec:	ed97 7a45 	vldr	s14, [r7, #276]	@ 0x114
 8000ef0:	edd7 7a46 	vldr	s15, [r7, #280]	@ 0x118
 8000ef4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000ef8:	edd7 7a47 	vldr	s15, [r7, #284]	@ 0x11c
 8000efc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f00:	ed97 7a46 	vldr	s14, [r7, #280]	@ 0x118
 8000f04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f08:	edc7 7a39 	vstr	s15, [r7, #228]	@ 0xe4

	  		  phaseStep = 2.0f * PI * freq / SAMPLE_RATE; // SAMPLE_RATE = DAC update rate
 8000f0c:	edd7 7a39 	vldr	s15, [r7, #228]	@ 0xe4
 8000f10:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001008 <main+0x5f8>
 8000f14:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f18:	eddf 6a3c 	vldr	s13, [pc, #240]	@ 800100c <main+0x5fc>
 8000f1c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f20:	edc7 7a4b 	vstr	s15, [r7, #300]	@ 0x12c
	  		  phase += phaseStep;
 8000f24:	ed97 7a4c 	vldr	s14, [r7, #304]	@ 0x130
 8000f28:	edd7 7a4b 	vldr	s15, [r7, #300]	@ 0x12c
 8000f2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f30:	edc7 7a4c 	vstr	s15, [r7, #304]	@ 0x130
	  		  if(phase >= 2.0f*PI) phase -= 2.0f*PI;
 8000f34:	edd7 7a4c 	vldr	s15, [r7, #304]	@ 0x130
 8000f38:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8001008 <main+0x5f8>
 8000f3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f44:	db07      	blt.n	8000f56 <main+0x546>
 8000f46:	edd7 7a4c 	vldr	s15, [r7, #304]	@ 0x130
 8000f4a:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001008 <main+0x5f8>
 8000f4e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000f52:	edc7 7a4c 	vstr	s15, [r7, #304]	@ 0x130
	  		  dacValue = (uint32_t)((arm_sin_f32(phase)+1.0f)*0.5f*DAC_MAX);
 8000f56:	ed97 0a4c 	vldr	s0, [r7, #304]	@ 0x130
 8000f5a:	f003 fd69 	bl	8004a30 <arm_sin_f32>
 8000f5e:	eef0 7a40 	vmov.f32	s15, s0
 8000f62:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f66:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f6a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000f6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f72:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001010 <main+0x600>
 8000f76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f7e:	ee17 3a90 	vmov	r3, s15
 8000f82:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120

	  		  break;
 8000f86:	e010      	b.n	8000faa <main+0x59a>
	  	  case MODE_INIT:
	  		  dacValue = sawtoothWave[i]; break;
 8000f88:	4b1e      	ldr	r3, [pc, #120]	@ (8001004 <main+0x5f4>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	009b      	lsls	r3, r3, #2
 8000f8e:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 8000f92:	443b      	add	r3, r7
 8000f94:	f853 3cd8 	ldr.w	r3, [r3, #-216]
 8000f98:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8000f9c:	e005      	b.n	8000faa <main+0x59a>
	  	  case BETTER_SOUND:
	  		  dacValue = betterSineDAC;
 8000f9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000fa2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8000fa6:	e000      	b.n	8000faa <main+0x59a>
	  		  break;
 8000fa8:	bf00      	nop
	  }

      // write to DAC channel 1 (speaker output)
      HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dacValue);
 8000faa:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	4818      	ldr	r0, [pc, #96]	@ (8001014 <main+0x604>)
 8000fb4:	f001 fd81 	bl	8002aba <HAL_DAC_SetValue>

	  // increment index, wrap around automatically
	  i = (i + 1) % WAVE_STEPS;
 8000fb8:	4b12      	ldr	r3, [pc, #72]	@ (8001004 <main+0x5f4>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	f003 030f 	and.w	r3, r3, #15
 8000fc2:	4a10      	ldr	r2, [pc, #64]	@ (8001004 <main+0x5f4>)
 8000fc4:	6013      	str	r3, [r2, #0]

	  // wait to get a roughly 500 us - 1ms period
	  for (volatile int j = 0; j < 100; j++); // this gives 1.2 kHz frequency
 8000fc6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000fca:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
 8000fd2:	e02c      	b.n	800102e <main+0x61e>
 8000fd4:	20000000 	.word	0x20000000
 8000fd8:	200000bc 	.word	0x200000bc
 8000fdc:	55555556 	.word	0x55555556
 8000fe0:	48000400 	.word	0x48000400
 8000fe4:	80000001 	.word	0x80000001
 8000fe8:	2000002c 	.word	0x2000002c
 8000fec:	1fff75aa 	.word	0x1fff75aa
 8000ff0:	c7520000 	.word	0xc7520000
 8000ff4:	1fff75a8 	.word	0x1fff75a8
 8000ff8:	1fff75ca 	.word	0x1fff75ca
 8000ffc:	42c80000 	.word	0x42c80000
 8001000:	200000b8 	.word	0x200000b8
 8001004:	200000b4 	.word	0x200000b4
 8001008:	40c90fdb 	.word	0x40c90fdb
 800100c:	447a0000 	.word	0x447a0000
 8001010:	457ff000 	.word	0x457ff000
 8001014:	20000094 	.word	0x20000094
 8001018:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800101c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	1c5a      	adds	r2, r3, #1
 8001024:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001028:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001032:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	2b63      	cmp	r3, #99	@ 0x63
 800103a:	dded      	ble.n	8001018 <main+0x608>
  {
 800103c:	e58c      	b.n	8000b58 <main+0x148>
 800103e:	bf00      	nop

08001040 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b096      	sub	sp, #88	@ 0x58
 8001044:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001046:	f107 0314 	add.w	r3, r7, #20
 800104a:	2244      	movs	r2, #68	@ 0x44
 800104c:	2100      	movs	r1, #0
 800104e:	4618      	mov	r0, r3
 8001050:	f003 fd34 	bl	8004abc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001054:	463b      	mov	r3, r7
 8001056:	2200      	movs	r2, #0
 8001058:	601a      	str	r2, [r3, #0]
 800105a:	605a      	str	r2, [r3, #4]
 800105c:	609a      	str	r2, [r3, #8]
 800105e:	60da      	str	r2, [r3, #12]
 8001060:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8001062:	2000      	movs	r0, #0
 8001064:	f002 f87c 	bl	8003160 <HAL_PWREx_ControlVoltageScaling>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <SystemClock_Config+0x32>
  {
    Error_Handler();
 800106e:	f000 f979 	bl	8001364 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001072:	2310      	movs	r3, #16
 8001074:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001076:	2301      	movs	r3, #1
 8001078:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800107a:	2300      	movs	r3, #0
 800107c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800107e:	2360      	movs	r3, #96	@ 0x60
 8001080:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001082:	2302      	movs	r3, #2
 8001084:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001086:	2301      	movs	r3, #1
 8001088:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800108a:	2301      	movs	r3, #1
 800108c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 800108e:	233c      	movs	r3, #60	@ 0x3c
 8001090:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001092:	2302      	movs	r3, #2
 8001094:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001096:	2302      	movs	r3, #2
 8001098:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800109a:	2302      	movs	r3, #2
 800109c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800109e:	f107 0314 	add.w	r3, r7, #20
 80010a2:	4618      	mov	r0, r3
 80010a4:	f002 f900 	bl	80032a8 <HAL_RCC_OscConfig>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80010ae:	f000 f959 	bl	8001364 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010b2:	230f      	movs	r3, #15
 80010b4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010b6:	2303      	movs	r3, #3
 80010b8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010ba:	2300      	movs	r3, #0
 80010bc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010be:	2300      	movs	r3, #0
 80010c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010c2:	2300      	movs	r3, #0
 80010c4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80010c6:	463b      	mov	r3, r7
 80010c8:	2105      	movs	r1, #5
 80010ca:	4618      	mov	r0, r3
 80010cc:	f002 fd06 	bl	8003adc <HAL_RCC_ClockConfig>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80010d6:	f000 f945 	bl	8001364 <Error_Handler>
  }
}
 80010da:	bf00      	nop
 80010dc:	3758      	adds	r7, #88	@ 0x58
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
	...

080010e4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b086      	sub	sp, #24
 80010e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010ea:	463b      	mov	r3, r7
 80010ec:	2200      	movs	r2, #0
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	605a      	str	r2, [r3, #4]
 80010f2:	609a      	str	r2, [r3, #8]
 80010f4:	60da      	str	r2, [r3, #12]
 80010f6:	611a      	str	r2, [r3, #16]
 80010f8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80010fa:	4b30      	ldr	r3, [pc, #192]	@ (80011bc <MX_ADC1_Init+0xd8>)
 80010fc:	4a30      	ldr	r2, [pc, #192]	@ (80011c0 <MX_ADC1_Init+0xdc>)
 80010fe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001100:	4b2e      	ldr	r3, [pc, #184]	@ (80011bc <MX_ADC1_Init+0xd8>)
 8001102:	2200      	movs	r2, #0
 8001104:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001106:	4b2d      	ldr	r3, [pc, #180]	@ (80011bc <MX_ADC1_Init+0xd8>)
 8001108:	2200      	movs	r2, #0
 800110a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800110c:	4b2b      	ldr	r3, [pc, #172]	@ (80011bc <MX_ADC1_Init+0xd8>)
 800110e:	2200      	movs	r2, #0
 8001110:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001112:	4b2a      	ldr	r3, [pc, #168]	@ (80011bc <MX_ADC1_Init+0xd8>)
 8001114:	2201      	movs	r2, #1
 8001116:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001118:	4b28      	ldr	r3, [pc, #160]	@ (80011bc <MX_ADC1_Init+0xd8>)
 800111a:	2204      	movs	r2, #4
 800111c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800111e:	4b27      	ldr	r3, [pc, #156]	@ (80011bc <MX_ADC1_Init+0xd8>)
 8001120:	2200      	movs	r2, #0
 8001122:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001124:	4b25      	ldr	r3, [pc, #148]	@ (80011bc <MX_ADC1_Init+0xd8>)
 8001126:	2200      	movs	r2, #0
 8001128:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 800112a:	4b24      	ldr	r3, [pc, #144]	@ (80011bc <MX_ADC1_Init+0xd8>)
 800112c:	2202      	movs	r2, #2
 800112e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001130:	4b22      	ldr	r3, [pc, #136]	@ (80011bc <MX_ADC1_Init+0xd8>)
 8001132:	2200      	movs	r2, #0
 8001134:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001138:	4b20      	ldr	r3, [pc, #128]	@ (80011bc <MX_ADC1_Init+0xd8>)
 800113a:	2200      	movs	r2, #0
 800113c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800113e:	4b1f      	ldr	r3, [pc, #124]	@ (80011bc <MX_ADC1_Init+0xd8>)
 8001140:	2200      	movs	r2, #0
 8001142:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001144:	4b1d      	ldr	r3, [pc, #116]	@ (80011bc <MX_ADC1_Init+0xd8>)
 8001146:	2200      	movs	r2, #0
 8001148:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800114c:	4b1b      	ldr	r3, [pc, #108]	@ (80011bc <MX_ADC1_Init+0xd8>)
 800114e:	2200      	movs	r2, #0
 8001150:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001152:	4b1a      	ldr	r3, [pc, #104]	@ (80011bc <MX_ADC1_Init+0xd8>)
 8001154:	2200      	movs	r2, #0
 8001156:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800115a:	4818      	ldr	r0, [pc, #96]	@ (80011bc <MX_ADC1_Init+0xd8>)
 800115c:	f000 fc8c 	bl	8001a78 <HAL_ADC_Init>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8001166:	f000 f8fd 	bl	8001364 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800116a:	4b16      	ldr	r3, [pc, #88]	@ (80011c4 <MX_ADC1_Init+0xe0>)
 800116c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800116e:	2306      	movs	r3, #6
 8001170:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001172:	2307      	movs	r3, #7
 8001174:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001176:	237f      	movs	r3, #127	@ 0x7f
 8001178:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800117a:	2304      	movs	r3, #4
 800117c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800117e:	2300      	movs	r3, #0
 8001180:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001182:	463b      	mov	r3, r7
 8001184:	4619      	mov	r1, r3
 8001186:	480d      	ldr	r0, [pc, #52]	@ (80011bc <MX_ADC1_Init+0xd8>)
 8001188:	f000 febc 	bl	8001f04 <HAL_ADC_ConfigChannel>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001192:	f000 f8e7 	bl	8001364 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001196:	4b0c      	ldr	r3, [pc, #48]	@ (80011c8 <MX_ADC1_Init+0xe4>)
 8001198:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800119a:	230c      	movs	r3, #12
 800119c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800119e:	463b      	mov	r3, r7
 80011a0:	4619      	mov	r1, r3
 80011a2:	4806      	ldr	r0, [pc, #24]	@ (80011bc <MX_ADC1_Init+0xd8>)
 80011a4:	f000 feae 	bl	8001f04 <HAL_ADC_ConfigChannel>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 80011ae:	f000 f8d9 	bl	8001364 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011b2:	bf00      	nop
 80011b4:	3718      	adds	r7, #24
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	2000002c 	.word	0x2000002c
 80011c0:	50040000 	.word	0x50040000
 80011c4:	80000001 	.word	0x80000001
 80011c8:	c7520000 	.word	0xc7520000

080011cc <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b08c      	sub	sp, #48	@ 0x30
 80011d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */
	  __HAL_RCC_DAC1_CLK_ENABLE();
 80011d2:	4b33      	ldr	r3, [pc, #204]	@ (80012a0 <MX_DAC1_Init+0xd4>)
 80011d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011d6:	4a32      	ldr	r2, [pc, #200]	@ (80012a0 <MX_DAC1_Init+0xd4>)
 80011d8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80011dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80011de:	4b30      	ldr	r3, [pc, #192]	@ (80012a0 <MX_DAC1_Init+0xd4>)
 80011e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80011e6:	607b      	str	r3, [r7, #4]
 80011e8:	687b      	ldr	r3, [r7, #4]
	  hdac1.Instance = DAC1;
 80011ea:	4b2e      	ldr	r3, [pc, #184]	@ (80012a4 <MX_DAC1_Init+0xd8>)
 80011ec:	4a2e      	ldr	r2, [pc, #184]	@ (80012a8 <MX_DAC1_Init+0xdc>)
 80011ee:	601a      	str	r2, [r3, #0]
	  HAL_DAC_Init(&hdac1);
 80011f0:	482c      	ldr	r0, [pc, #176]	@ (80012a4 <MX_DAC1_Init+0xd8>)
 80011f2:	f001 fbee 	bl	80029d2 <HAL_DAC_Init>
  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80011f6:	f107 0308 	add.w	r3, r7, #8
 80011fa:	2228      	movs	r2, #40	@ 0x28
 80011fc:	2100      	movs	r1, #0
 80011fe:	4618      	mov	r0, r3
 8001200:	f003 fc5c 	bl	8004abc <memset>

  /* USER CODE BEGIN DAC1_Init 1 */

	  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001204:	2300      	movs	r3, #0
 8001206:	613b      	str	r3, [r7, #16]
	  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001208:	2300      	movs	r3, #0
 800120a:	617b      	str	r3, [r7, #20]

	  HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1);
 800120c:	f107 0308 	add.w	r3, r7, #8
 8001210:	2200      	movs	r2, #0
 8001212:	4619      	mov	r1, r3
 8001214:	4823      	ldr	r0, [pc, #140]	@ (80012a4 <MX_DAC1_Init+0xd8>)
 8001216:	f001 fc75 	bl	8002b04 <HAL_DAC_ConfigChannel>
	  HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2);
 800121a:	f107 0308 	add.w	r3, r7, #8
 800121e:	2210      	movs	r2, #16
 8001220:	4619      	mov	r1, r3
 8001222:	4820      	ldr	r0, [pc, #128]	@ (80012a4 <MX_DAC1_Init+0xd8>)
 8001224:	f001 fc6e 	bl	8002b04 <HAL_DAC_ConfigChannel>

	  // Enable DAC channels
	  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8001228:	2100      	movs	r1, #0
 800122a:	481e      	ldr	r0, [pc, #120]	@ (80012a4 <MX_DAC1_Init+0xd8>)
 800122c:	f001 fbf3 	bl	8002a16 <HAL_DAC_Start>
	  HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8001230:	2110      	movs	r1, #16
 8001232:	481c      	ldr	r0, [pc, #112]	@ (80012a4 <MX_DAC1_Init+0xd8>)
 8001234:	f001 fbef 	bl	8002a16 <HAL_DAC_Start>
  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001238:	4b1a      	ldr	r3, [pc, #104]	@ (80012a4 <MX_DAC1_Init+0xd8>)
 800123a:	4a1b      	ldr	r2, [pc, #108]	@ (80012a8 <MX_DAC1_Init+0xdc>)
 800123c:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800123e:	4819      	ldr	r0, [pc, #100]	@ (80012a4 <MX_DAC1_Init+0xd8>)
 8001240:	f001 fbc7 	bl	80029d2 <HAL_DAC_Init>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <MX_DAC1_Init+0x82>
  {
    Error_Handler();
 800124a:	f000 f88b 	bl	8001364 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800124e:	2300      	movs	r3, #0
 8001250:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001252:	2300      	movs	r3, #0
 8001254:	613b      	str	r3, [r7, #16]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8001256:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800125a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800125c:	2300      	movs	r3, #0
 800125e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001260:	2300      	movs	r3, #0
 8001262:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001264:	2300      	movs	r3, #0
 8001266:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001268:	f107 0308 	add.w	r3, r7, #8
 800126c:	2200      	movs	r2, #0
 800126e:	4619      	mov	r1, r3
 8001270:	480c      	ldr	r0, [pc, #48]	@ (80012a4 <MX_DAC1_Init+0xd8>)
 8001272:	f001 fc47 	bl	8002b04 <HAL_DAC_ConfigChannel>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <MX_DAC1_Init+0xb4>
  {
    Error_Handler();
 800127c:	f000 f872 	bl	8001364 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001280:	f107 0308 	add.w	r3, r7, #8
 8001284:	2210      	movs	r2, #16
 8001286:	4619      	mov	r1, r3
 8001288:	4806      	ldr	r0, [pc, #24]	@ (80012a4 <MX_DAC1_Init+0xd8>)
 800128a:	f001 fc3b 	bl	8002b04 <HAL_DAC_ConfigChannel>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_DAC1_Init+0xcc>
  {
    Error_Handler();
 8001294:	f000 f866 	bl	8001364 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001298:	bf00      	nop
 800129a:	3730      	adds	r7, #48	@ 0x30
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	40021000 	.word	0x40021000
 80012a4:	20000094 	.word	0x20000094
 80012a8:	40007400 	.word	0x40007400

080012ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b088      	sub	sp, #32
 80012b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b2:	f107 030c 	add.w	r3, r7, #12
 80012b6:	2200      	movs	r2, #0
 80012b8:	601a      	str	r2, [r3, #0]
 80012ba:	605a      	str	r2, [r3, #4]
 80012bc:	609a      	str	r2, [r3, #8]
 80012be:	60da      	str	r2, [r3, #12]
 80012c0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012c2:	4b25      	ldr	r3, [pc, #148]	@ (8001358 <MX_GPIO_Init+0xac>)
 80012c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012c6:	4a24      	ldr	r2, [pc, #144]	@ (8001358 <MX_GPIO_Init+0xac>)
 80012c8:	f043 0304 	orr.w	r3, r3, #4
 80012cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ce:	4b22      	ldr	r3, [pc, #136]	@ (8001358 <MX_GPIO_Init+0xac>)
 80012d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012d2:	f003 0304 	and.w	r3, r3, #4
 80012d6:	60bb      	str	r3, [r7, #8]
 80012d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012da:	4b1f      	ldr	r3, [pc, #124]	@ (8001358 <MX_GPIO_Init+0xac>)
 80012dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012de:	4a1e      	ldr	r2, [pc, #120]	@ (8001358 <MX_GPIO_Init+0xac>)
 80012e0:	f043 0301 	orr.w	r3, r3, #1
 80012e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001358 <MX_GPIO_Init+0xac>)
 80012e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ea:	f003 0301 	and.w	r3, r3, #1
 80012ee:	607b      	str	r3, [r7, #4]
 80012f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012f2:	4b19      	ldr	r3, [pc, #100]	@ (8001358 <MX_GPIO_Init+0xac>)
 80012f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012f6:	4a18      	ldr	r2, [pc, #96]	@ (8001358 <MX_GPIO_Init+0xac>)
 80012f8:	f043 0302 	orr.w	r3, r3, #2
 80012fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012fe:	4b16      	ldr	r3, [pc, #88]	@ (8001358 <MX_GPIO_Init+0xac>)
 8001300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001302:	f003 0302 	and.w	r3, r3, #2
 8001306:	603b      	str	r3, [r7, #0]
 8001308:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800130a:	2200      	movs	r2, #0
 800130c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001310:	4812      	ldr	r0, [pc, #72]	@ (800135c <MX_GPIO_Init+0xb0>)
 8001312:	f001 feed 	bl	80030f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8001316:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800131a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800131c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001320:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001322:	2300      	movs	r3, #0
 8001324:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001326:	f107 030c 	add.w	r3, r7, #12
 800132a:	4619      	mov	r1, r3
 800132c:	480c      	ldr	r0, [pc, #48]	@ (8001360 <MX_GPIO_Init+0xb4>)
 800132e:	f001 fd35 	bl	8002d9c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001332:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001336:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001338:	2301      	movs	r3, #1
 800133a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133c:	2300      	movs	r3, #0
 800133e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001340:	2300      	movs	r3, #0
 8001342:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001344:	f107 030c 	add.w	r3, r7, #12
 8001348:	4619      	mov	r1, r3
 800134a:	4804      	ldr	r0, [pc, #16]	@ (800135c <MX_GPIO_Init+0xb0>)
 800134c:	f001 fd26 	bl	8002d9c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001350:	bf00      	nop
 8001352:	3720      	adds	r7, #32
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	40021000 	.word	0x40021000
 800135c:	48000400 	.word	0x48000400
 8001360:	48000800 	.word	0x48000800

08001364 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001368:	b672      	cpsid	i
}
 800136a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800136c:	bf00      	nop
 800136e:	e7fd      	b.n	800136c <Error_Handler+0x8>

08001370 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001376:	4b0f      	ldr	r3, [pc, #60]	@ (80013b4 <HAL_MspInit+0x44>)
 8001378:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800137a:	4a0e      	ldr	r2, [pc, #56]	@ (80013b4 <HAL_MspInit+0x44>)
 800137c:	f043 0301 	orr.w	r3, r3, #1
 8001380:	6613      	str	r3, [r2, #96]	@ 0x60
 8001382:	4b0c      	ldr	r3, [pc, #48]	@ (80013b4 <HAL_MspInit+0x44>)
 8001384:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001386:	f003 0301 	and.w	r3, r3, #1
 800138a:	607b      	str	r3, [r7, #4]
 800138c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800138e:	4b09      	ldr	r3, [pc, #36]	@ (80013b4 <HAL_MspInit+0x44>)
 8001390:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001392:	4a08      	ldr	r2, [pc, #32]	@ (80013b4 <HAL_MspInit+0x44>)
 8001394:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001398:	6593      	str	r3, [r2, #88]	@ 0x58
 800139a:	4b06      	ldr	r3, [pc, #24]	@ (80013b4 <HAL_MspInit+0x44>)
 800139c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800139e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013a2:	603b      	str	r3, [r7, #0]
 80013a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013a6:	bf00      	nop
 80013a8:	370c      	adds	r7, #12
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	40021000 	.word	0x40021000

080013b8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b0a8      	sub	sp, #160	@ 0xa0
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013c0:	f107 030c 	add.w	r3, r7, #12
 80013c4:	2294      	movs	r2, #148	@ 0x94
 80013c6:	2100      	movs	r1, #0
 80013c8:	4618      	mov	r0, r3
 80013ca:	f003 fb77 	bl	8004abc <memset>
  if(hadc->Instance==ADC1)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4a19      	ldr	r2, [pc, #100]	@ (8001438 <HAL_ADC_MspInit+0x80>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d12b      	bne.n	8001430 <HAL_ADC_MspInit+0x78>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80013d8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80013dc:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80013de:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80013e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80013e6:	2301      	movs	r3, #1
 80013e8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80013ea:	2301      	movs	r3, #1
 80013ec:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 40;
 80013ee:	2328      	movs	r3, #40	@ 0x28
 80013f0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 80013f2:	2302      	movs	r3, #2
 80013f4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80013f6:	2302      	movs	r3, #2
 80013f8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80013fa:	2302      	movs	r3, #2
 80013fc:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80013fe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001402:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001404:	f107 030c 	add.w	r3, r7, #12
 8001408:	4618      	mov	r0, r3
 800140a:	f002 fdf9 	bl	8004000 <HAL_RCCEx_PeriphCLKConfig>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <HAL_ADC_MspInit+0x60>
    {
      Error_Handler();
 8001414:	f7ff ffa6 	bl	8001364 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001418:	4b08      	ldr	r3, [pc, #32]	@ (800143c <HAL_ADC_MspInit+0x84>)
 800141a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800141c:	4a07      	ldr	r2, [pc, #28]	@ (800143c <HAL_ADC_MspInit+0x84>)
 800141e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001422:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001424:	4b05      	ldr	r3, [pc, #20]	@ (800143c <HAL_ADC_MspInit+0x84>)
 8001426:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001428:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800142c:	60bb      	str	r3, [r7, #8]
 800142e:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001430:	bf00      	nop
 8001432:	37a0      	adds	r7, #160	@ 0xa0
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	50040000 	.word	0x50040000
 800143c:	40021000 	.word	0x40021000

08001440 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b08a      	sub	sp, #40	@ 0x28
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001448:	f107 0314 	add.w	r3, r7, #20
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
 8001452:	609a      	str	r2, [r3, #8]
 8001454:	60da      	str	r2, [r3, #12]
 8001456:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a15      	ldr	r2, [pc, #84]	@ (80014b4 <HAL_DAC_MspInit+0x74>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d124      	bne.n	80014ac <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001462:	4b15      	ldr	r3, [pc, #84]	@ (80014b8 <HAL_DAC_MspInit+0x78>)
 8001464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001466:	4a14      	ldr	r2, [pc, #80]	@ (80014b8 <HAL_DAC_MspInit+0x78>)
 8001468:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800146c:	6593      	str	r3, [r2, #88]	@ 0x58
 800146e:	4b12      	ldr	r3, [pc, #72]	@ (80014b8 <HAL_DAC_MspInit+0x78>)
 8001470:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001472:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001476:	613b      	str	r3, [r7, #16]
 8001478:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800147a:	4b0f      	ldr	r3, [pc, #60]	@ (80014b8 <HAL_DAC_MspInit+0x78>)
 800147c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800147e:	4a0e      	ldr	r2, [pc, #56]	@ (80014b8 <HAL_DAC_MspInit+0x78>)
 8001480:	f043 0301 	orr.w	r3, r3, #1
 8001484:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001486:	4b0c      	ldr	r3, [pc, #48]	@ (80014b8 <HAL_DAC_MspInit+0x78>)
 8001488:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800148a:	f003 0301 	and.w	r3, r3, #1
 800148e:	60fb      	str	r3, [r7, #12]
 8001490:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001492:	2330      	movs	r3, #48	@ 0x30
 8001494:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001496:	2303      	movs	r3, #3
 8001498:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149a:	2300      	movs	r3, #0
 800149c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800149e:	f107 0314 	add.w	r3, r7, #20
 80014a2:	4619      	mov	r1, r3
 80014a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014a8:	f001 fc78 	bl	8002d9c <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80014ac:	bf00      	nop
 80014ae:	3728      	adds	r7, #40	@ 0x28
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	40007400 	.word	0x40007400
 80014b8:	40021000 	.word	0x40021000

080014bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014c0:	bf00      	nop
 80014c2:	e7fd      	b.n	80014c0 <NMI_Handler+0x4>

080014c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014c8:	bf00      	nop
 80014ca:	e7fd      	b.n	80014c8 <HardFault_Handler+0x4>

080014cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014d0:	bf00      	nop
 80014d2:	e7fd      	b.n	80014d0 <MemManage_Handler+0x4>

080014d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014d8:	bf00      	nop
 80014da:	e7fd      	b.n	80014d8 <BusFault_Handler+0x4>

080014dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014e0:	bf00      	nop
 80014e2:	e7fd      	b.n	80014e0 <UsageFault_Handler+0x4>

080014e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014e8:	bf00      	nop
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr

080014f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014f2:	b480      	push	{r7}
 80014f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014f6:	bf00      	nop
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr

08001500 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001504:	bf00      	nop
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr

0800150e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800150e:	b580      	push	{r7, lr}
 8001510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001512:	f000 f893 	bl	800163c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001516:	bf00      	nop
 8001518:	bd80      	pop	{r7, pc}
	...

0800151c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001520:	4b06      	ldr	r3, [pc, #24]	@ (800153c <SystemInit+0x20>)
 8001522:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001526:	4a05      	ldr	r2, [pc, #20]	@ (800153c <SystemInit+0x20>)
 8001528:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800152c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001530:	bf00      	nop
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop
 800153c:	e000ed00 	.word	0xe000ed00

08001540 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001540:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001578 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001544:	f7ff ffea 	bl	800151c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001548:	480c      	ldr	r0, [pc, #48]	@ (800157c <LoopForever+0x6>)
  ldr r1, =_edata
 800154a:	490d      	ldr	r1, [pc, #52]	@ (8001580 <LoopForever+0xa>)
  ldr r2, =_sidata
 800154c:	4a0d      	ldr	r2, [pc, #52]	@ (8001584 <LoopForever+0xe>)
  movs r3, #0
 800154e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001550:	e002      	b.n	8001558 <LoopCopyDataInit>

08001552 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001552:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001554:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001556:	3304      	adds	r3, #4

08001558 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001558:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800155a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800155c:	d3f9      	bcc.n	8001552 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800155e:	4a0a      	ldr	r2, [pc, #40]	@ (8001588 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001560:	4c0a      	ldr	r4, [pc, #40]	@ (800158c <LoopForever+0x16>)
  movs r3, #0
 8001562:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001564:	e001      	b.n	800156a <LoopFillZerobss>

08001566 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001566:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001568:	3204      	adds	r2, #4

0800156a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800156a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800156c:	d3fb      	bcc.n	8001566 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800156e:	f003 faad 	bl	8004acc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001572:	f7ff fa4d 	bl	8000a10 <main>

08001576 <LoopForever>:

LoopForever:
    b LoopForever
 8001576:	e7fe      	b.n	8001576 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001578:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800157c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001580:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001584:	080065a0 	.word	0x080065a0
  ldr r2, =_sbss
 8001588:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800158c:	200000c4 	.word	0x200000c4

08001590 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001590:	e7fe      	b.n	8001590 <ADC1_IRQHandler>

08001592 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001592:	b580      	push	{r7, lr}
 8001594:	b082      	sub	sp, #8
 8001596:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001598:	2300      	movs	r3, #0
 800159a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800159c:	2003      	movs	r0, #3
 800159e:	f001 f9e5 	bl	800296c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015a2:	2000      	movs	r0, #0
 80015a4:	f000 f80e 	bl	80015c4 <HAL_InitTick>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d002      	beq.n	80015b4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80015ae:	2301      	movs	r3, #1
 80015b0:	71fb      	strb	r3, [r7, #7]
 80015b2:	e001      	b.n	80015b8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80015b4:	f7ff fedc 	bl	8001370 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015b8:	79fb      	ldrb	r3, [r7, #7]
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3708      	adds	r7, #8
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
	...

080015c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b084      	sub	sp, #16
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80015cc:	2300      	movs	r3, #0
 80015ce:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80015d0:	4b17      	ldr	r3, [pc, #92]	@ (8001630 <HAL_InitTick+0x6c>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d023      	beq.n	8001620 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80015d8:	4b16      	ldr	r3, [pc, #88]	@ (8001634 <HAL_InitTick+0x70>)
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	4b14      	ldr	r3, [pc, #80]	@ (8001630 <HAL_InitTick+0x6c>)
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	4619      	mov	r1, r3
 80015e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80015ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80015ee:	4618      	mov	r0, r3
 80015f0:	f001 f9e3 	bl	80029ba <HAL_SYSTICK_Config>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d10f      	bne.n	800161a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2b0f      	cmp	r3, #15
 80015fe:	d809      	bhi.n	8001614 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001600:	2200      	movs	r2, #0
 8001602:	6879      	ldr	r1, [r7, #4]
 8001604:	f04f 30ff 	mov.w	r0, #4294967295
 8001608:	f001 f9bb 	bl	8002982 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800160c:	4a0a      	ldr	r2, [pc, #40]	@ (8001638 <HAL_InitTick+0x74>)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6013      	str	r3, [r2, #0]
 8001612:	e007      	b.n	8001624 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001614:	2301      	movs	r3, #1
 8001616:	73fb      	strb	r3, [r7, #15]
 8001618:	e004      	b.n	8001624 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	73fb      	strb	r3, [r7, #15]
 800161e:	e001      	b.n	8001624 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001620:	2301      	movs	r3, #1
 8001622:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001624:	7bfb      	ldrb	r3, [r7, #15]
}
 8001626:	4618      	mov	r0, r3
 8001628:	3710      	adds	r7, #16
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	2000000c 	.word	0x2000000c
 8001634:	20000004 	.word	0x20000004
 8001638:	20000008 	.word	0x20000008

0800163c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001640:	4b06      	ldr	r3, [pc, #24]	@ (800165c <HAL_IncTick+0x20>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	461a      	mov	r2, r3
 8001646:	4b06      	ldr	r3, [pc, #24]	@ (8001660 <HAL_IncTick+0x24>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4413      	add	r3, r2
 800164c:	4a04      	ldr	r2, [pc, #16]	@ (8001660 <HAL_IncTick+0x24>)
 800164e:	6013      	str	r3, [r2, #0]
}
 8001650:	bf00      	nop
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	2000000c 	.word	0x2000000c
 8001660:	200000c0 	.word	0x200000c0

08001664 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  return uwTick;
 8001668:	4b03      	ldr	r3, [pc, #12]	@ (8001678 <HAL_GetTick+0x14>)
 800166a:	681b      	ldr	r3, [r3, #0]
}
 800166c:	4618      	mov	r0, r3
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	200000c0 	.word	0x200000c0

0800167c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001684:	f7ff ffee 	bl	8001664 <HAL_GetTick>
 8001688:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001694:	d005      	beq.n	80016a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001696:	4b0a      	ldr	r3, [pc, #40]	@ (80016c0 <HAL_Delay+0x44>)
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	461a      	mov	r2, r3
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	4413      	add	r3, r2
 80016a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016a2:	bf00      	nop
 80016a4:	f7ff ffde 	bl	8001664 <HAL_GetTick>
 80016a8:	4602      	mov	r2, r0
 80016aa:	68bb      	ldr	r3, [r7, #8]
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	68fa      	ldr	r2, [r7, #12]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d8f7      	bhi.n	80016a4 <HAL_Delay+0x28>
  {
  }
}
 80016b4:	bf00      	nop
 80016b6:	bf00      	nop
 80016b8:	3710      	adds	r7, #16
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	2000000c 	.word	0x2000000c

080016c4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	431a      	orrs	r2, r3
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	609a      	str	r2, [r3, #8]
}
 80016de:	bf00      	nop
 80016e0:	370c      	adds	r7, #12
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr

080016ea <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80016ea:	b480      	push	{r7}
 80016ec:	b083      	sub	sp, #12
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
 80016f2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	431a      	orrs	r2, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	609a      	str	r2, [r3, #8]
}
 8001704:	bf00      	nop
 8001706:	370c      	adds	r7, #12
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr

08001710 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001720:	4618      	mov	r0, r3
 8001722:	370c      	adds	r7, #12
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800172c:	b480      	push	{r7}
 800172e:	b087      	sub	sp, #28
 8001730:	af00      	add	r7, sp, #0
 8001732:	60f8      	str	r0, [r7, #12]
 8001734:	60b9      	str	r1, [r7, #8]
 8001736:	607a      	str	r2, [r7, #4]
 8001738:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	3360      	adds	r3, #96	@ 0x60
 800173e:	461a      	mov	r2, r3
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	4413      	add	r3, r2
 8001746:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	4b08      	ldr	r3, [pc, #32]	@ (8001770 <LL_ADC_SetOffset+0x44>)
 800174e:	4013      	ands	r3, r2
 8001750:	687a      	ldr	r2, [r7, #4]
 8001752:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001756:	683a      	ldr	r2, [r7, #0]
 8001758:	430a      	orrs	r2, r1
 800175a:	4313      	orrs	r3, r2
 800175c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001764:	bf00      	nop
 8001766:	371c      	adds	r7, #28
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr
 8001770:	03fff000 	.word	0x03fff000

08001774 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001774:	b480      	push	{r7}
 8001776:	b085      	sub	sp, #20
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	3360      	adds	r3, #96	@ 0x60
 8001782:	461a      	mov	r2, r3
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	009b      	lsls	r3, r3, #2
 8001788:	4413      	add	r3, r2
 800178a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001794:	4618      	mov	r0, r3
 8001796:	3714      	adds	r7, #20
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr

080017a0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b087      	sub	sp, #28
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	60f8      	str	r0, [r7, #12]
 80017a8:	60b9      	str	r1, [r7, #8]
 80017aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	3360      	adds	r3, #96	@ 0x60
 80017b0:	461a      	mov	r2, r3
 80017b2:	68bb      	ldr	r3, [r7, #8]
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	4413      	add	r3, r2
 80017b8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	431a      	orrs	r2, r3
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80017ca:	bf00      	nop
 80017cc:	371c      	adds	r7, #28
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr

080017d6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80017d6:	b480      	push	{r7}
 80017d8:	b083      	sub	sp, #12
 80017da:	af00      	add	r7, sp, #0
 80017dc:	6078      	str	r0, [r7, #4]
 80017de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	695b      	ldr	r3, [r3, #20]
 80017e4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	431a      	orrs	r2, r3
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	615a      	str	r2, [r3, #20]
}
 80017f0:	bf00      	nop
 80017f2:	370c      	adds	r7, #12
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr

080017fc <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800180c:	2b00      	cmp	r3, #0
 800180e:	d101      	bne.n	8001814 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001810:	2301      	movs	r3, #1
 8001812:	e000      	b.n	8001816 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001814:	2300      	movs	r3, #0
}
 8001816:	4618      	mov	r0, r3
 8001818:	370c      	adds	r7, #12
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr

08001822 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001822:	b480      	push	{r7}
 8001824:	b087      	sub	sp, #28
 8001826:	af00      	add	r7, sp, #0
 8001828:	60f8      	str	r0, [r7, #12]
 800182a:	60b9      	str	r1, [r7, #8]
 800182c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	3330      	adds	r3, #48	@ 0x30
 8001832:	461a      	mov	r2, r3
 8001834:	68bb      	ldr	r3, [r7, #8]
 8001836:	0a1b      	lsrs	r3, r3, #8
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	f003 030c 	and.w	r3, r3, #12
 800183e:	4413      	add	r3, r2
 8001840:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	f003 031f 	and.w	r3, r3, #31
 800184c:	211f      	movs	r1, #31
 800184e:	fa01 f303 	lsl.w	r3, r1, r3
 8001852:	43db      	mvns	r3, r3
 8001854:	401a      	ands	r2, r3
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	0e9b      	lsrs	r3, r3, #26
 800185a:	f003 011f 	and.w	r1, r3, #31
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	f003 031f 	and.w	r3, r3, #31
 8001864:	fa01 f303 	lsl.w	r3, r1, r3
 8001868:	431a      	orrs	r2, r3
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800186e:	bf00      	nop
 8001870:	371c      	adds	r7, #28
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr

0800187a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800187a:	b480      	push	{r7}
 800187c:	b087      	sub	sp, #28
 800187e:	af00      	add	r7, sp, #0
 8001880:	60f8      	str	r0, [r7, #12]
 8001882:	60b9      	str	r1, [r7, #8]
 8001884:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	3314      	adds	r3, #20
 800188a:	461a      	mov	r2, r3
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	0e5b      	lsrs	r3, r3, #25
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	f003 0304 	and.w	r3, r3, #4
 8001896:	4413      	add	r3, r2
 8001898:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	68bb      	ldr	r3, [r7, #8]
 80018a0:	0d1b      	lsrs	r3, r3, #20
 80018a2:	f003 031f 	and.w	r3, r3, #31
 80018a6:	2107      	movs	r1, #7
 80018a8:	fa01 f303 	lsl.w	r3, r1, r3
 80018ac:	43db      	mvns	r3, r3
 80018ae:	401a      	ands	r2, r3
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	0d1b      	lsrs	r3, r3, #20
 80018b4:	f003 031f 	and.w	r3, r3, #31
 80018b8:	6879      	ldr	r1, [r7, #4]
 80018ba:	fa01 f303 	lsl.w	r3, r1, r3
 80018be:	431a      	orrs	r2, r3
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80018c4:	bf00      	nop
 80018c6:	371c      	adds	r7, #28
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr

080018d0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b085      	sub	sp, #20
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	60f8      	str	r0, [r7, #12]
 80018d8:	60b9      	str	r1, [r7, #8]
 80018da:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80018e2:	68bb      	ldr	r3, [r7, #8]
 80018e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018e8:	43db      	mvns	r3, r3
 80018ea:	401a      	ands	r2, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	f003 0318 	and.w	r3, r3, #24
 80018f2:	4908      	ldr	r1, [pc, #32]	@ (8001914 <LL_ADC_SetChannelSingleDiff+0x44>)
 80018f4:	40d9      	lsrs	r1, r3
 80018f6:	68bb      	ldr	r3, [r7, #8]
 80018f8:	400b      	ands	r3, r1
 80018fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018fe:	431a      	orrs	r2, r3
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001906:	bf00      	nop
 8001908:	3714      	adds	r7, #20
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	0007ffff 	.word	0x0007ffff

08001918 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001928:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800192c:	687a      	ldr	r2, [r7, #4]
 800192e:	6093      	str	r3, [r2, #8]
}
 8001930:	bf00      	nop
 8001932:	370c      	adds	r7, #12
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr

0800193c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	689b      	ldr	r3, [r3, #8]
 8001948:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800194c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001950:	d101      	bne.n	8001956 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001952:	2301      	movs	r3, #1
 8001954:	e000      	b.n	8001958 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001956:	2300      	movs	r3, #0
}
 8001958:	4618      	mov	r0, r3
 800195a:	370c      	adds	r7, #12
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr

08001964 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	689b      	ldr	r3, [r3, #8]
 8001970:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001974:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001978:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001980:	bf00      	nop
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800199c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80019a0:	d101      	bne.n	80019a6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80019a2:	2301      	movs	r3, #1
 80019a4:	e000      	b.n	80019a8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80019a6:	2300      	movs	r3, #0
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	370c      	adds	r7, #12
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80019c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80019c8:	f043 0201 	orr.w	r2, r3, #1
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80019d0:	bf00      	nop
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr

080019dc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	f003 0301 	and.w	r3, r3, #1
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d101      	bne.n	80019f4 <LL_ADC_IsEnabled+0x18>
 80019f0:	2301      	movs	r3, #1
 80019f2:	e000      	b.n	80019f6 <LL_ADC_IsEnabled+0x1a>
 80019f4:	2300      	movs	r3, #0
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	370c      	adds	r7, #12
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr

08001a02 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001a02:	b480      	push	{r7}
 8001a04:	b083      	sub	sp, #12
 8001a06:	af00      	add	r7, sp, #0
 8001a08:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	689b      	ldr	r3, [r3, #8]
 8001a0e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001a12:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001a16:	f043 0204 	orr.w	r2, r3, #4
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001a1e:	bf00      	nop
 8001a20:	370c      	adds	r7, #12
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr

08001a2a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001a2a:	b480      	push	{r7}
 8001a2c:	b083      	sub	sp, #12
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	f003 0304 	and.w	r3, r3, #4
 8001a3a:	2b04      	cmp	r3, #4
 8001a3c:	d101      	bne.n	8001a42 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e000      	b.n	8001a44 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001a42:	2300      	movs	r3, #0
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	370c      	adds	r7, #12
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr

08001a50 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	f003 0308 	and.w	r3, r3, #8
 8001a60:	2b08      	cmp	r3, #8
 8001a62:	d101      	bne.n	8001a68 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001a64:	2301      	movs	r3, #1
 8001a66:	e000      	b.n	8001a6a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001a68:	2300      	movs	r3, #0
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	370c      	adds	r7, #12
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
	...

08001a78 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b088      	sub	sp, #32
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a80:	2300      	movs	r3, #0
 8001a82:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001a84:	2300      	movs	r3, #0
 8001a86:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d101      	bne.n	8001a92 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e129      	b.n	8001ce6 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	691b      	ldr	r3, [r3, #16]
 8001a96:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d109      	bne.n	8001ab4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001aa0:	6878      	ldr	r0, [r7, #4]
 8001aa2:	f7ff fc89 	bl	80013b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2200      	movs	r2, #0
 8001ab0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff ff3f 	bl	800193c <LL_ADC_IsDeepPowerDownEnabled>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d004      	beq.n	8001ace <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff ff25 	bl	8001918 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f7ff ff5a 	bl	800198c <LL_ADC_IsInternalRegulatorEnabled>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d115      	bne.n	8001b0a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7ff ff3e 	bl	8001964 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ae8:	4b81      	ldr	r3, [pc, #516]	@ (8001cf0 <HAL_ADC_Init+0x278>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	099b      	lsrs	r3, r3, #6
 8001aee:	4a81      	ldr	r2, [pc, #516]	@ (8001cf4 <HAL_ADC_Init+0x27c>)
 8001af0:	fba2 2303 	umull	r2, r3, r2, r3
 8001af4:	099b      	lsrs	r3, r3, #6
 8001af6:	3301      	adds	r3, #1
 8001af8:	005b      	lsls	r3, r3, #1
 8001afa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001afc:	e002      	b.n	8001b04 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	3b01      	subs	r3, #1
 8001b02:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d1f9      	bne.n	8001afe <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7ff ff3c 	bl	800198c <LL_ADC_IsInternalRegulatorEnabled>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d10d      	bne.n	8001b36 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b1e:	f043 0210 	orr.w	r2, r3, #16
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b2a:	f043 0201 	orr.w	r2, r3, #1
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7ff ff75 	bl	8001a2a <LL_ADC_REG_IsConversionOngoing>
 8001b40:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b46:	f003 0310 	and.w	r3, r3, #16
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	f040 80c2 	bne.w	8001cd4 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	f040 80be 	bne.w	8001cd4 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b5c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001b60:	f043 0202 	orr.w	r2, r3, #2
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7ff ff35 	bl	80019dc <LL_ADC_IsEnabled>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d10b      	bne.n	8001b90 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001b78:	485f      	ldr	r0, [pc, #380]	@ (8001cf8 <HAL_ADC_Init+0x280>)
 8001b7a:	f7ff ff2f 	bl	80019dc <LL_ADC_IsEnabled>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d105      	bne.n	8001b90 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	4619      	mov	r1, r3
 8001b8a:	485c      	ldr	r0, [pc, #368]	@ (8001cfc <HAL_ADC_Init+0x284>)
 8001b8c:	f7ff fd9a 	bl	80016c4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	7e5b      	ldrb	r3, [r3, #25]
 8001b94:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b9a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001ba0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001ba6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bae:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d106      	bne.n	8001bcc <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bc2:	3b01      	subs	r3, #1
 8001bc4:	045b      	lsls	r3, r3, #17
 8001bc6:	69ba      	ldr	r2, [r7, #24]
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d009      	beq.n	8001be8 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bd8:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001be0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001be2:	69ba      	ldr	r2, [r7, #24]
 8001be4:	4313      	orrs	r3, r2
 8001be6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	68da      	ldr	r2, [r3, #12]
 8001bee:	4b44      	ldr	r3, [pc, #272]	@ (8001d00 <HAL_ADC_Init+0x288>)
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	687a      	ldr	r2, [r7, #4]
 8001bf4:	6812      	ldr	r2, [r2, #0]
 8001bf6:	69b9      	ldr	r1, [r7, #24]
 8001bf8:	430b      	orrs	r3, r1
 8001bfa:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7ff ff25 	bl	8001a50 <LL_ADC_INJ_IsConversionOngoing>
 8001c06:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d140      	bne.n	8001c90 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d13d      	bne.n	8001c90 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	7e1b      	ldrb	r3, [r3, #24]
 8001c1c:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001c1e:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001c26:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	68db      	ldr	r3, [r3, #12]
 8001c32:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001c36:	f023 0306 	bic.w	r3, r3, #6
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	6812      	ldr	r2, [r2, #0]
 8001c3e:	69b9      	ldr	r1, [r7, #24]
 8001c40:	430b      	orrs	r3, r1
 8001c42:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d118      	bne.n	8001c80 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	691b      	ldr	r3, [r3, #16]
 8001c54:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001c58:	f023 0304 	bic.w	r3, r3, #4
 8001c5c:	687a      	ldr	r2, [r7, #4]
 8001c5e:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001c64:	4311      	orrs	r1, r2
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001c6a:	4311      	orrs	r1, r2
 8001c6c:	687a      	ldr	r2, [r7, #4]
 8001c6e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001c70:	430a      	orrs	r2, r1
 8001c72:	431a      	orrs	r2, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f042 0201 	orr.w	r2, r2, #1
 8001c7c:	611a      	str	r2, [r3, #16]
 8001c7e:	e007      	b.n	8001c90 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	691a      	ldr	r2, [r3, #16]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f022 0201 	bic.w	r2, r2, #1
 8001c8e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	691b      	ldr	r3, [r3, #16]
 8001c94:	2b01      	cmp	r3, #1
 8001c96:	d10c      	bne.n	8001cb2 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9e:	f023 010f 	bic.w	r1, r3, #15
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	69db      	ldr	r3, [r3, #28]
 8001ca6:	1e5a      	subs	r2, r3, #1
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	430a      	orrs	r2, r1
 8001cae:	631a      	str	r2, [r3, #48]	@ 0x30
 8001cb0:	e007      	b.n	8001cc2 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f022 020f 	bic.w	r2, r2, #15
 8001cc0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cc6:	f023 0303 	bic.w	r3, r3, #3
 8001cca:	f043 0201 	orr.w	r2, r3, #1
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	659a      	str	r2, [r3, #88]	@ 0x58
 8001cd2:	e007      	b.n	8001ce4 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cd8:	f043 0210 	orr.w	r2, r3, #16
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001ce4:	7ffb      	ldrb	r3, [r7, #31]
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3720      	adds	r7, #32
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	20000004 	.word	0x20000004
 8001cf4:	053e2d63 	.word	0x053e2d63
 8001cf8:	50040000 	.word	0x50040000
 8001cfc:	50040300 	.word	0x50040300
 8001d00:	fff0c007 	.word	0xfff0c007

08001d04 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b084      	sub	sp, #16
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff fe8a 	bl	8001a2a <LL_ADC_REG_IsConversionOngoing>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d14f      	bne.n	8001dbc <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d101      	bne.n	8001d2a <HAL_ADC_Start+0x26>
 8001d26:	2302      	movs	r3, #2
 8001d28:	e04b      	b.n	8001dc2 <HAL_ADC_Start+0xbe>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f000 fce2 	bl	80026fc <ADC_Enable>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001d3c:	7bfb      	ldrb	r3, [r7, #15]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d137      	bne.n	8001db2 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d46:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001d4a:	f023 0301 	bic.w	r3, r3, #1
 8001d4e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001d62:	d106      	bne.n	8001d72 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d68:	f023 0206 	bic.w	r2, r3, #6
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001d70:	e002      	b.n	8001d78 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2200      	movs	r2, #0
 8001d76:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	221c      	movs	r2, #28
 8001d7e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2200      	movs	r2, #0
 8001d84:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d007      	beq.n	8001da6 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d9a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001d9e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4618      	mov	r0, r3
 8001dac:	f7ff fe29 	bl	8001a02 <LL_ADC_REG_StartConversion>
 8001db0:	e006      	b.n	8001dc0 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2200      	movs	r2, #0
 8001db6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8001dba:	e001      	b.n	8001dc0 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8001dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3710      	adds	r7, #16
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}

08001dca <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	b086      	sub	sp, #24
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	6078      	str	r0, [r7, #4]
 8001dd2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	695b      	ldr	r3, [r3, #20]
 8001dd8:	2b08      	cmp	r3, #8
 8001dda:	d102      	bne.n	8001de2 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001ddc:	2308      	movs	r3, #8
 8001dde:	617b      	str	r3, [r7, #20]
 8001de0:	e010      	b.n	8001e04 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	f003 0301 	and.w	r3, r3, #1
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d007      	beq.n	8001e00 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df4:	f043 0220 	orr.w	r2, r3, #32
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e06f      	b.n	8001ee0 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8001e00:	2304      	movs	r3, #4
 8001e02:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001e04:	f7ff fc2e 	bl	8001664 <HAL_GetTick>
 8001e08:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001e0a:	e021      	b.n	8001e50 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e12:	d01d      	beq.n	8001e50 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001e14:	f7ff fc26 	bl	8001664 <HAL_GetTick>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	683a      	ldr	r2, [r7, #0]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d302      	bcc.n	8001e2a <HAL_ADC_PollForConversion+0x60>
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d112      	bne.n	8001e50 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	4013      	ands	r3, r2
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d10b      	bne.n	8001e50 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e3c:	f043 0204 	orr.w	r2, r3, #4
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2200      	movs	r2, #0
 8001e48:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	e047      	b.n	8001ee0 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	4013      	ands	r3, r2
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d0d6      	beq.n	8001e0c <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e62:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7ff fcc4 	bl	80017fc <LL_ADC_REG_IsTriggerSourceSWStart>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d01c      	beq.n	8001eb4 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	7e5b      	ldrb	r3, [r3, #25]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d118      	bne.n	8001eb4 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f003 0308 	and.w	r3, r3, #8
 8001e8c:	2b08      	cmp	r3, #8
 8001e8e:	d111      	bne.n	8001eb4 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e94:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ea0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d105      	bne.n	8001eb4 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eac:	f043 0201 	orr.w	r2, r3, #1
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	659a      	str	r2, [r3, #88]	@ 0x58
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	68db      	ldr	r3, [r3, #12]
 8001eba:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	2b08      	cmp	r3, #8
 8001ec0:	d104      	bne.n	8001ecc <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	2208      	movs	r2, #8
 8001ec8:	601a      	str	r2, [r3, #0]
 8001eca:	e008      	b.n	8001ede <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d103      	bne.n	8001ede <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	220c      	movs	r2, #12
 8001edc:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001ede:	2300      	movs	r3, #0
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	3718      	adds	r7, #24
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}

08001ee8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	370c      	adds	r7, #12
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
	...

08001f04 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b0b6      	sub	sp, #216	@ 0xd8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001f14:	2300      	movs	r3, #0
 8001f16:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d101      	bne.n	8001f26 <HAL_ADC_ConfigChannel+0x22>
 8001f22:	2302      	movs	r3, #2
 8001f24:	e3d5      	b.n	80026d2 <HAL_ADC_ConfigChannel+0x7ce>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2201      	movs	r2, #1
 8001f2a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7ff fd79 	bl	8001a2a <LL_ADC_REG_IsConversionOngoing>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	f040 83ba 	bne.w	80026b4 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	2b05      	cmp	r3, #5
 8001f4e:	d824      	bhi.n	8001f9a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	3b02      	subs	r3, #2
 8001f56:	2b03      	cmp	r3, #3
 8001f58:	d81b      	bhi.n	8001f92 <HAL_ADC_ConfigChannel+0x8e>
 8001f5a:	a201      	add	r2, pc, #4	@ (adr r2, 8001f60 <HAL_ADC_ConfigChannel+0x5c>)
 8001f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f60:	08001f71 	.word	0x08001f71
 8001f64:	08001f79 	.word	0x08001f79
 8001f68:	08001f81 	.word	0x08001f81
 8001f6c:	08001f89 	.word	0x08001f89
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8001f70:	230c      	movs	r3, #12
 8001f72:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001f76:	e010      	b.n	8001f9a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8001f78:	2312      	movs	r3, #18
 8001f7a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001f7e:	e00c      	b.n	8001f9a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001f80:	2318      	movs	r3, #24
 8001f82:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001f86:	e008      	b.n	8001f9a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8001f88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001f90:	e003      	b.n	8001f9a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8001f92:	2306      	movs	r3, #6
 8001f94:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001f98:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6818      	ldr	r0, [r3, #0]
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8001fa8:	f7ff fc3b 	bl	8001822 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7ff fd3a 	bl	8001a2a <LL_ADC_REG_IsConversionOngoing>
 8001fb6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7ff fd46 	bl	8001a50 <LL_ADC_INJ_IsConversionOngoing>
 8001fc4:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001fc8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	f040 81bf 	bne.w	8002350 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001fd2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	f040 81ba 	bne.w	8002350 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001fe4:	d10f      	bne.n	8002006 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6818      	ldr	r0, [r3, #0]
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	f7ff fc42 	bl	800187a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001ffe:	4618      	mov	r0, r3
 8002000:	f7ff fbe9 	bl	80017d6 <LL_ADC_SetSamplingTimeCommonConfig>
 8002004:	e00e      	b.n	8002024 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6818      	ldr	r0, [r3, #0]
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	6819      	ldr	r1, [r3, #0]
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	461a      	mov	r2, r3
 8002014:	f7ff fc31 	bl	800187a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	2100      	movs	r1, #0
 800201e:	4618      	mov	r0, r3
 8002020:	f7ff fbd9 	bl	80017d6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	695a      	ldr	r2, [r3, #20]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	68db      	ldr	r3, [r3, #12]
 800202e:	08db      	lsrs	r3, r3, #3
 8002030:	f003 0303 	and.w	r3, r3, #3
 8002034:	005b      	lsls	r3, r3, #1
 8002036:	fa02 f303 	lsl.w	r3, r2, r3
 800203a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	691b      	ldr	r3, [r3, #16]
 8002042:	2b04      	cmp	r3, #4
 8002044:	d00a      	beq.n	800205c <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6818      	ldr	r0, [r3, #0]
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	6919      	ldr	r1, [r3, #16]
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	681a      	ldr	r2, [r3, #0]
 8002052:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002056:	f7ff fb69 	bl	800172c <LL_ADC_SetOffset>
 800205a:	e179      	b.n	8002350 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2100      	movs	r1, #0
 8002062:	4618      	mov	r0, r3
 8002064:	f7ff fb86 	bl	8001774 <LL_ADC_GetOffsetChannel>
 8002068:	4603      	mov	r3, r0
 800206a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800206e:	2b00      	cmp	r3, #0
 8002070:	d10a      	bne.n	8002088 <HAL_ADC_ConfigChannel+0x184>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	2100      	movs	r1, #0
 8002078:	4618      	mov	r0, r3
 800207a:	f7ff fb7b 	bl	8001774 <LL_ADC_GetOffsetChannel>
 800207e:	4603      	mov	r3, r0
 8002080:	0e9b      	lsrs	r3, r3, #26
 8002082:	f003 021f 	and.w	r2, r3, #31
 8002086:	e01e      	b.n	80020c6 <HAL_ADC_ConfigChannel+0x1c2>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	2100      	movs	r1, #0
 800208e:	4618      	mov	r0, r3
 8002090:	f7ff fb70 	bl	8001774 <LL_ADC_GetOffsetChannel>
 8002094:	4603      	mov	r3, r0
 8002096:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800209a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800209e:	fa93 f3a3 	rbit	r3, r3
 80020a2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80020a6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80020aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80020ae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d101      	bne.n	80020ba <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 80020b6:	2320      	movs	r3, #32
 80020b8:	e004      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 80020ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80020be:	fab3 f383 	clz	r3, r3
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d105      	bne.n	80020de <HAL_ADC_ConfigChannel+0x1da>
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	0e9b      	lsrs	r3, r3, #26
 80020d8:	f003 031f 	and.w	r3, r3, #31
 80020dc:	e018      	b.n	8002110 <HAL_ADC_ConfigChannel+0x20c>
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80020ea:	fa93 f3a3 	rbit	r3, r3
 80020ee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80020f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80020f6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80020fa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d101      	bne.n	8002106 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8002102:	2320      	movs	r3, #32
 8002104:	e004      	b.n	8002110 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8002106:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800210a:	fab3 f383 	clz	r3, r3
 800210e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002110:	429a      	cmp	r2, r3
 8002112:	d106      	bne.n	8002122 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	2200      	movs	r2, #0
 800211a:	2100      	movs	r1, #0
 800211c:	4618      	mov	r0, r3
 800211e:	f7ff fb3f 	bl	80017a0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	2101      	movs	r1, #1
 8002128:	4618      	mov	r0, r3
 800212a:	f7ff fb23 	bl	8001774 <LL_ADC_GetOffsetChannel>
 800212e:	4603      	mov	r3, r0
 8002130:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002134:	2b00      	cmp	r3, #0
 8002136:	d10a      	bne.n	800214e <HAL_ADC_ConfigChannel+0x24a>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2101      	movs	r1, #1
 800213e:	4618      	mov	r0, r3
 8002140:	f7ff fb18 	bl	8001774 <LL_ADC_GetOffsetChannel>
 8002144:	4603      	mov	r3, r0
 8002146:	0e9b      	lsrs	r3, r3, #26
 8002148:	f003 021f 	and.w	r2, r3, #31
 800214c:	e01e      	b.n	800218c <HAL_ADC_ConfigChannel+0x288>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	2101      	movs	r1, #1
 8002154:	4618      	mov	r0, r3
 8002156:	f7ff fb0d 	bl	8001774 <LL_ADC_GetOffsetChannel>
 800215a:	4603      	mov	r3, r0
 800215c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002160:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002164:	fa93 f3a3 	rbit	r3, r3
 8002168:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800216c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002170:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002174:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002178:	2b00      	cmp	r3, #0
 800217a:	d101      	bne.n	8002180 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 800217c:	2320      	movs	r3, #32
 800217e:	e004      	b.n	800218a <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8002180:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002184:	fab3 f383 	clz	r3, r3
 8002188:	b2db      	uxtb	r3, r3
 800218a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002194:	2b00      	cmp	r3, #0
 8002196:	d105      	bne.n	80021a4 <HAL_ADC_ConfigChannel+0x2a0>
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	0e9b      	lsrs	r3, r3, #26
 800219e:	f003 031f 	and.w	r3, r3, #31
 80021a2:	e018      	b.n	80021d6 <HAL_ADC_ConfigChannel+0x2d2>
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ac:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80021b0:	fa93 f3a3 	rbit	r3, r3
 80021b4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80021b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80021bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80021c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d101      	bne.n	80021cc <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 80021c8:	2320      	movs	r3, #32
 80021ca:	e004      	b.n	80021d6 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 80021cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80021d0:	fab3 f383 	clz	r3, r3
 80021d4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d106      	bne.n	80021e8 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2200      	movs	r2, #0
 80021e0:	2101      	movs	r1, #1
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7ff fadc 	bl	80017a0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	2102      	movs	r1, #2
 80021ee:	4618      	mov	r0, r3
 80021f0:	f7ff fac0 	bl	8001774 <LL_ADC_GetOffsetChannel>
 80021f4:	4603      	mov	r3, r0
 80021f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d10a      	bne.n	8002214 <HAL_ADC_ConfigChannel+0x310>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	2102      	movs	r1, #2
 8002204:	4618      	mov	r0, r3
 8002206:	f7ff fab5 	bl	8001774 <LL_ADC_GetOffsetChannel>
 800220a:	4603      	mov	r3, r0
 800220c:	0e9b      	lsrs	r3, r3, #26
 800220e:	f003 021f 	and.w	r2, r3, #31
 8002212:	e01e      	b.n	8002252 <HAL_ADC_ConfigChannel+0x34e>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	2102      	movs	r1, #2
 800221a:	4618      	mov	r0, r3
 800221c:	f7ff faaa 	bl	8001774 <LL_ADC_GetOffsetChannel>
 8002220:	4603      	mov	r3, r0
 8002222:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002226:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800222a:	fa93 f3a3 	rbit	r3, r3
 800222e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002232:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002236:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800223a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800223e:	2b00      	cmp	r3, #0
 8002240:	d101      	bne.n	8002246 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8002242:	2320      	movs	r3, #32
 8002244:	e004      	b.n	8002250 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8002246:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800224a:	fab3 f383 	clz	r3, r3
 800224e:	b2db      	uxtb	r3, r3
 8002250:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800225a:	2b00      	cmp	r3, #0
 800225c:	d105      	bne.n	800226a <HAL_ADC_ConfigChannel+0x366>
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	0e9b      	lsrs	r3, r3, #26
 8002264:	f003 031f 	and.w	r3, r3, #31
 8002268:	e014      	b.n	8002294 <HAL_ADC_ConfigChannel+0x390>
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002270:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002272:	fa93 f3a3 	rbit	r3, r3
 8002276:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002278:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800227a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800227e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002282:	2b00      	cmp	r3, #0
 8002284:	d101      	bne.n	800228a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002286:	2320      	movs	r3, #32
 8002288:	e004      	b.n	8002294 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 800228a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800228e:	fab3 f383 	clz	r3, r3
 8002292:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002294:	429a      	cmp	r2, r3
 8002296:	d106      	bne.n	80022a6 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2200      	movs	r2, #0
 800229e:	2102      	movs	r1, #2
 80022a0:	4618      	mov	r0, r3
 80022a2:	f7ff fa7d 	bl	80017a0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	2103      	movs	r1, #3
 80022ac:	4618      	mov	r0, r3
 80022ae:	f7ff fa61 	bl	8001774 <LL_ADC_GetOffsetChannel>
 80022b2:	4603      	mov	r3, r0
 80022b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d10a      	bne.n	80022d2 <HAL_ADC_ConfigChannel+0x3ce>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2103      	movs	r1, #3
 80022c2:	4618      	mov	r0, r3
 80022c4:	f7ff fa56 	bl	8001774 <LL_ADC_GetOffsetChannel>
 80022c8:	4603      	mov	r3, r0
 80022ca:	0e9b      	lsrs	r3, r3, #26
 80022cc:	f003 021f 	and.w	r2, r3, #31
 80022d0:	e017      	b.n	8002302 <HAL_ADC_ConfigChannel+0x3fe>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	2103      	movs	r1, #3
 80022d8:	4618      	mov	r0, r3
 80022da:	f7ff fa4b 	bl	8001774 <LL_ADC_GetOffsetChannel>
 80022de:	4603      	mov	r3, r0
 80022e0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80022e4:	fa93 f3a3 	rbit	r3, r3
 80022e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80022ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80022ec:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80022ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d101      	bne.n	80022f8 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 80022f4:	2320      	movs	r3, #32
 80022f6:	e003      	b.n	8002300 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 80022f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80022fa:	fab3 f383 	clz	r3, r3
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800230a:	2b00      	cmp	r3, #0
 800230c:	d105      	bne.n	800231a <HAL_ADC_ConfigChannel+0x416>
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	0e9b      	lsrs	r3, r3, #26
 8002314:	f003 031f 	and.w	r3, r3, #31
 8002318:	e011      	b.n	800233e <HAL_ADC_ConfigChannel+0x43a>
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002320:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002322:	fa93 f3a3 	rbit	r3, r3
 8002326:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002328:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800232a:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800232c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800232e:	2b00      	cmp	r3, #0
 8002330:	d101      	bne.n	8002336 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8002332:	2320      	movs	r3, #32
 8002334:	e003      	b.n	800233e <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8002336:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002338:	fab3 f383 	clz	r3, r3
 800233c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800233e:	429a      	cmp	r2, r3
 8002340:	d106      	bne.n	8002350 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	2200      	movs	r2, #0
 8002348:	2103      	movs	r1, #3
 800234a:	4618      	mov	r0, r3
 800234c:	f7ff fa28 	bl	80017a0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4618      	mov	r0, r3
 8002356:	f7ff fb41 	bl	80019dc <LL_ADC_IsEnabled>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	f040 813f 	bne.w	80025e0 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6818      	ldr	r0, [r3, #0]
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	6819      	ldr	r1, [r3, #0]
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	68db      	ldr	r3, [r3, #12]
 800236e:	461a      	mov	r2, r3
 8002370:	f7ff faae 	bl	80018d0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	4a8e      	ldr	r2, [pc, #568]	@ (80025b4 <HAL_ADC_ConfigChannel+0x6b0>)
 800237a:	4293      	cmp	r3, r2
 800237c:	f040 8130 	bne.w	80025e0 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800238c:	2b00      	cmp	r3, #0
 800238e:	d10b      	bne.n	80023a8 <HAL_ADC_ConfigChannel+0x4a4>
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	0e9b      	lsrs	r3, r3, #26
 8002396:	3301      	adds	r3, #1
 8002398:	f003 031f 	and.w	r3, r3, #31
 800239c:	2b09      	cmp	r3, #9
 800239e:	bf94      	ite	ls
 80023a0:	2301      	movls	r3, #1
 80023a2:	2300      	movhi	r3, #0
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	e019      	b.n	80023dc <HAL_ADC_ConfigChannel+0x4d8>
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80023b0:	fa93 f3a3 	rbit	r3, r3
 80023b4:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80023b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80023ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d101      	bne.n	80023c4 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 80023c0:	2320      	movs	r3, #32
 80023c2:	e003      	b.n	80023cc <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 80023c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80023c6:	fab3 f383 	clz	r3, r3
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	3301      	adds	r3, #1
 80023ce:	f003 031f 	and.w	r3, r3, #31
 80023d2:	2b09      	cmp	r3, #9
 80023d4:	bf94      	ite	ls
 80023d6:	2301      	movls	r3, #1
 80023d8:	2300      	movhi	r3, #0
 80023da:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d079      	beq.n	80024d4 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d107      	bne.n	80023fc <HAL_ADC_ConfigChannel+0x4f8>
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	0e9b      	lsrs	r3, r3, #26
 80023f2:	3301      	adds	r3, #1
 80023f4:	069b      	lsls	r3, r3, #26
 80023f6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80023fa:	e015      	b.n	8002428 <HAL_ADC_ConfigChannel+0x524>
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002402:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002404:	fa93 f3a3 	rbit	r3, r3
 8002408:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800240a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800240c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800240e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002410:	2b00      	cmp	r3, #0
 8002412:	d101      	bne.n	8002418 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8002414:	2320      	movs	r3, #32
 8002416:	e003      	b.n	8002420 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8002418:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800241a:	fab3 f383 	clz	r3, r3
 800241e:	b2db      	uxtb	r3, r3
 8002420:	3301      	adds	r3, #1
 8002422:	069b      	lsls	r3, r3, #26
 8002424:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002430:	2b00      	cmp	r3, #0
 8002432:	d109      	bne.n	8002448 <HAL_ADC_ConfigChannel+0x544>
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	0e9b      	lsrs	r3, r3, #26
 800243a:	3301      	adds	r3, #1
 800243c:	f003 031f 	and.w	r3, r3, #31
 8002440:	2101      	movs	r1, #1
 8002442:	fa01 f303 	lsl.w	r3, r1, r3
 8002446:	e017      	b.n	8002478 <HAL_ADC_ConfigChannel+0x574>
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800244e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002450:	fa93 f3a3 	rbit	r3, r3
 8002454:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002456:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002458:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800245a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800245c:	2b00      	cmp	r3, #0
 800245e:	d101      	bne.n	8002464 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8002460:	2320      	movs	r3, #32
 8002462:	e003      	b.n	800246c <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002464:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002466:	fab3 f383 	clz	r3, r3
 800246a:	b2db      	uxtb	r3, r3
 800246c:	3301      	adds	r3, #1
 800246e:	f003 031f 	and.w	r3, r3, #31
 8002472:	2101      	movs	r1, #1
 8002474:	fa01 f303 	lsl.w	r3, r1, r3
 8002478:	ea42 0103 	orr.w	r1, r2, r3
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002484:	2b00      	cmp	r3, #0
 8002486:	d10a      	bne.n	800249e <HAL_ADC_ConfigChannel+0x59a>
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	0e9b      	lsrs	r3, r3, #26
 800248e:	3301      	adds	r3, #1
 8002490:	f003 021f 	and.w	r2, r3, #31
 8002494:	4613      	mov	r3, r2
 8002496:	005b      	lsls	r3, r3, #1
 8002498:	4413      	add	r3, r2
 800249a:	051b      	lsls	r3, r3, #20
 800249c:	e018      	b.n	80024d0 <HAL_ADC_ConfigChannel+0x5cc>
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024a6:	fa93 f3a3 	rbit	r3, r3
 80024aa:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80024ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80024b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d101      	bne.n	80024ba <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 80024b6:	2320      	movs	r3, #32
 80024b8:	e003      	b.n	80024c2 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 80024ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024bc:	fab3 f383 	clz	r3, r3
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	3301      	adds	r3, #1
 80024c4:	f003 021f 	and.w	r2, r3, #31
 80024c8:	4613      	mov	r3, r2
 80024ca:	005b      	lsls	r3, r3, #1
 80024cc:	4413      	add	r3, r2
 80024ce:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80024d0:	430b      	orrs	r3, r1
 80024d2:	e080      	b.n	80025d6 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d107      	bne.n	80024f0 <HAL_ADC_ConfigChannel+0x5ec>
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	0e9b      	lsrs	r3, r3, #26
 80024e6:	3301      	adds	r3, #1
 80024e8:	069b      	lsls	r3, r3, #26
 80024ea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80024ee:	e015      	b.n	800251c <HAL_ADC_ConfigChannel+0x618>
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024f8:	fa93 f3a3 	rbit	r3, r3
 80024fc:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80024fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002500:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002502:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002504:	2b00      	cmp	r3, #0
 8002506:	d101      	bne.n	800250c <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8002508:	2320      	movs	r3, #32
 800250a:	e003      	b.n	8002514 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 800250c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800250e:	fab3 f383 	clz	r3, r3
 8002512:	b2db      	uxtb	r3, r3
 8002514:	3301      	adds	r3, #1
 8002516:	069b      	lsls	r3, r3, #26
 8002518:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002524:	2b00      	cmp	r3, #0
 8002526:	d109      	bne.n	800253c <HAL_ADC_ConfigChannel+0x638>
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	0e9b      	lsrs	r3, r3, #26
 800252e:	3301      	adds	r3, #1
 8002530:	f003 031f 	and.w	r3, r3, #31
 8002534:	2101      	movs	r1, #1
 8002536:	fa01 f303 	lsl.w	r3, r1, r3
 800253a:	e017      	b.n	800256c <HAL_ADC_ConfigChannel+0x668>
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	fa93 f3a3 	rbit	r3, r3
 8002548:	61bb      	str	r3, [r7, #24]
  return result;
 800254a:	69bb      	ldr	r3, [r7, #24]
 800254c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800254e:	6a3b      	ldr	r3, [r7, #32]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d101      	bne.n	8002558 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8002554:	2320      	movs	r3, #32
 8002556:	e003      	b.n	8002560 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8002558:	6a3b      	ldr	r3, [r7, #32]
 800255a:	fab3 f383 	clz	r3, r3
 800255e:	b2db      	uxtb	r3, r3
 8002560:	3301      	adds	r3, #1
 8002562:	f003 031f 	and.w	r3, r3, #31
 8002566:	2101      	movs	r1, #1
 8002568:	fa01 f303 	lsl.w	r3, r1, r3
 800256c:	ea42 0103 	orr.w	r1, r2, r3
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002578:	2b00      	cmp	r3, #0
 800257a:	d10d      	bne.n	8002598 <HAL_ADC_ConfigChannel+0x694>
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	0e9b      	lsrs	r3, r3, #26
 8002582:	3301      	adds	r3, #1
 8002584:	f003 021f 	and.w	r2, r3, #31
 8002588:	4613      	mov	r3, r2
 800258a:	005b      	lsls	r3, r3, #1
 800258c:	4413      	add	r3, r2
 800258e:	3b1e      	subs	r3, #30
 8002590:	051b      	lsls	r3, r3, #20
 8002592:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002596:	e01d      	b.n	80025d4 <HAL_ADC_ConfigChannel+0x6d0>
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	fa93 f3a3 	rbit	r3, r3
 80025a4:	60fb      	str	r3, [r7, #12]
  return result;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d103      	bne.n	80025b8 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 80025b0:	2320      	movs	r3, #32
 80025b2:	e005      	b.n	80025c0 <HAL_ADC_ConfigChannel+0x6bc>
 80025b4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	fab3 f383 	clz	r3, r3
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	3301      	adds	r3, #1
 80025c2:	f003 021f 	and.w	r2, r3, #31
 80025c6:	4613      	mov	r3, r2
 80025c8:	005b      	lsls	r3, r3, #1
 80025ca:	4413      	add	r3, r2
 80025cc:	3b1e      	subs	r3, #30
 80025ce:	051b      	lsls	r3, r3, #20
 80025d0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80025d4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80025d6:	683a      	ldr	r2, [r7, #0]
 80025d8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80025da:	4619      	mov	r1, r3
 80025dc:	f7ff f94d 	bl	800187a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	4b3d      	ldr	r3, [pc, #244]	@ (80026dc <HAL_ADC_ConfigChannel+0x7d8>)
 80025e6:	4013      	ands	r3, r2
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d06c      	beq.n	80026c6 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80025ec:	483c      	ldr	r0, [pc, #240]	@ (80026e0 <HAL_ADC_ConfigChannel+0x7dc>)
 80025ee:	f7ff f88f 	bl	8001710 <LL_ADC_GetCommonPathInternalCh>
 80025f2:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a3a      	ldr	r2, [pc, #232]	@ (80026e4 <HAL_ADC_ConfigChannel+0x7e0>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d127      	bne.n	8002650 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002600:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002604:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002608:	2b00      	cmp	r3, #0
 800260a:	d121      	bne.n	8002650 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a35      	ldr	r2, [pc, #212]	@ (80026e8 <HAL_ADC_ConfigChannel+0x7e4>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d157      	bne.n	80026c6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002616:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800261a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800261e:	4619      	mov	r1, r3
 8002620:	482f      	ldr	r0, [pc, #188]	@ (80026e0 <HAL_ADC_ConfigChannel+0x7dc>)
 8002622:	f7ff f862 	bl	80016ea <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002626:	4b31      	ldr	r3, [pc, #196]	@ (80026ec <HAL_ADC_ConfigChannel+0x7e8>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	099b      	lsrs	r3, r3, #6
 800262c:	4a30      	ldr	r2, [pc, #192]	@ (80026f0 <HAL_ADC_ConfigChannel+0x7ec>)
 800262e:	fba2 2303 	umull	r2, r3, r2, r3
 8002632:	099b      	lsrs	r3, r3, #6
 8002634:	1c5a      	adds	r2, r3, #1
 8002636:	4613      	mov	r3, r2
 8002638:	005b      	lsls	r3, r3, #1
 800263a:	4413      	add	r3, r2
 800263c:	009b      	lsls	r3, r3, #2
 800263e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002640:	e002      	b.n	8002648 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	3b01      	subs	r3, #1
 8002646:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d1f9      	bne.n	8002642 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800264e:	e03a      	b.n	80026c6 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a27      	ldr	r2, [pc, #156]	@ (80026f4 <HAL_ADC_ConfigChannel+0x7f0>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d113      	bne.n	8002682 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800265a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800265e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002662:	2b00      	cmp	r3, #0
 8002664:	d10d      	bne.n	8002682 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a1f      	ldr	r2, [pc, #124]	@ (80026e8 <HAL_ADC_ConfigChannel+0x7e4>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d12a      	bne.n	80026c6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002670:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002674:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002678:	4619      	mov	r1, r3
 800267a:	4819      	ldr	r0, [pc, #100]	@ (80026e0 <HAL_ADC_ConfigChannel+0x7dc>)
 800267c:	f7ff f835 	bl	80016ea <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002680:	e021      	b.n	80026c6 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a1c      	ldr	r2, [pc, #112]	@ (80026f8 <HAL_ADC_ConfigChannel+0x7f4>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d11c      	bne.n	80026c6 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800268c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002690:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002694:	2b00      	cmp	r3, #0
 8002696:	d116      	bne.n	80026c6 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a12      	ldr	r2, [pc, #72]	@ (80026e8 <HAL_ADC_ConfigChannel+0x7e4>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d111      	bne.n	80026c6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80026a2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80026a6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80026aa:	4619      	mov	r1, r3
 80026ac:	480c      	ldr	r0, [pc, #48]	@ (80026e0 <HAL_ADC_ConfigChannel+0x7dc>)
 80026ae:	f7ff f81c 	bl	80016ea <LL_ADC_SetCommonPathInternalCh>
 80026b2:	e008      	b.n	80026c6 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026b8:	f043 0220 	orr.w	r2, r3, #32
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80026c0:	2301      	movs	r3, #1
 80026c2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2200      	movs	r2, #0
 80026ca:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80026ce:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	37d8      	adds	r7, #216	@ 0xd8
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	80080000 	.word	0x80080000
 80026e0:	50040300 	.word	0x50040300
 80026e4:	c7520000 	.word	0xc7520000
 80026e8:	50040000 	.word	0x50040000
 80026ec:	20000004 	.word	0x20000004
 80026f0:	053e2d63 	.word	0x053e2d63
 80026f4:	cb840000 	.word	0xcb840000
 80026f8:	80000001 	.word	0x80000001

080026fc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002704:	2300      	movs	r3, #0
 8002706:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4618      	mov	r0, r3
 800270e:	f7ff f965 	bl	80019dc <LL_ADC_IsEnabled>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d169      	bne.n	80027ec <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	689a      	ldr	r2, [r3, #8]
 800271e:	4b36      	ldr	r3, [pc, #216]	@ (80027f8 <ADC_Enable+0xfc>)
 8002720:	4013      	ands	r3, r2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d00d      	beq.n	8002742 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800272a:	f043 0210 	orr.w	r2, r3, #16
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002736:	f043 0201 	orr.w	r2, r3, #1
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e055      	b.n	80027ee <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4618      	mov	r0, r3
 8002748:	f7ff f934 	bl	80019b4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800274c:	482b      	ldr	r0, [pc, #172]	@ (80027fc <ADC_Enable+0x100>)
 800274e:	f7fe ffdf 	bl	8001710 <LL_ADC_GetCommonPathInternalCh>
 8002752:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002754:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002758:	2b00      	cmp	r3, #0
 800275a:	d013      	beq.n	8002784 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800275c:	4b28      	ldr	r3, [pc, #160]	@ (8002800 <ADC_Enable+0x104>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	099b      	lsrs	r3, r3, #6
 8002762:	4a28      	ldr	r2, [pc, #160]	@ (8002804 <ADC_Enable+0x108>)
 8002764:	fba2 2303 	umull	r2, r3, r2, r3
 8002768:	099b      	lsrs	r3, r3, #6
 800276a:	1c5a      	adds	r2, r3, #1
 800276c:	4613      	mov	r3, r2
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	4413      	add	r3, r2
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002776:	e002      	b.n	800277e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	3b01      	subs	r3, #1
 800277c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d1f9      	bne.n	8002778 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002784:	f7fe ff6e 	bl	8001664 <HAL_GetTick>
 8002788:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800278a:	e028      	b.n	80027de <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4618      	mov	r0, r3
 8002792:	f7ff f923 	bl	80019dc <LL_ADC_IsEnabled>
 8002796:	4603      	mov	r3, r0
 8002798:	2b00      	cmp	r3, #0
 800279a:	d104      	bne.n	80027a6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4618      	mov	r0, r3
 80027a2:	f7ff f907 	bl	80019b4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80027a6:	f7fe ff5d 	bl	8001664 <HAL_GetTick>
 80027aa:	4602      	mov	r2, r0
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	1ad3      	subs	r3, r2, r3
 80027b0:	2b02      	cmp	r3, #2
 80027b2:	d914      	bls.n	80027de <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 0301 	and.w	r3, r3, #1
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d00d      	beq.n	80027de <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027c6:	f043 0210 	orr.w	r2, r3, #16
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027d2:	f043 0201 	orr.w	r2, r3, #1
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e007      	b.n	80027ee <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f003 0301 	and.w	r3, r3, #1
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	d1cf      	bne.n	800278c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80027ec:	2300      	movs	r3, #0
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3710      	adds	r7, #16
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	8000003f 	.word	0x8000003f
 80027fc:	50040300 	.word	0x50040300
 8002800:	20000004 	.word	0x20000004
 8002804:	053e2d63 	.word	0x053e2d63

08002808 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002808:	b480      	push	{r7}
 800280a:	b085      	sub	sp, #20
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	f003 0307 	and.w	r3, r3, #7
 8002816:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002818:	4b0c      	ldr	r3, [pc, #48]	@ (800284c <__NVIC_SetPriorityGrouping+0x44>)
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800281e:	68ba      	ldr	r2, [r7, #8]
 8002820:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002824:	4013      	ands	r3, r2
 8002826:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002830:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002834:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002838:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800283a:	4a04      	ldr	r2, [pc, #16]	@ (800284c <__NVIC_SetPriorityGrouping+0x44>)
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	60d3      	str	r3, [r2, #12]
}
 8002840:	bf00      	nop
 8002842:	3714      	adds	r7, #20
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr
 800284c:	e000ed00 	.word	0xe000ed00

08002850 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002854:	4b04      	ldr	r3, [pc, #16]	@ (8002868 <__NVIC_GetPriorityGrouping+0x18>)
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	0a1b      	lsrs	r3, r3, #8
 800285a:	f003 0307 	and.w	r3, r3, #7
}
 800285e:	4618      	mov	r0, r3
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr
 8002868:	e000ed00 	.word	0xe000ed00

0800286c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800286c:	b480      	push	{r7}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	4603      	mov	r3, r0
 8002874:	6039      	str	r1, [r7, #0]
 8002876:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800287c:	2b00      	cmp	r3, #0
 800287e:	db0a      	blt.n	8002896 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	b2da      	uxtb	r2, r3
 8002884:	490c      	ldr	r1, [pc, #48]	@ (80028b8 <__NVIC_SetPriority+0x4c>)
 8002886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800288a:	0112      	lsls	r2, r2, #4
 800288c:	b2d2      	uxtb	r2, r2
 800288e:	440b      	add	r3, r1
 8002890:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002894:	e00a      	b.n	80028ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	b2da      	uxtb	r2, r3
 800289a:	4908      	ldr	r1, [pc, #32]	@ (80028bc <__NVIC_SetPriority+0x50>)
 800289c:	79fb      	ldrb	r3, [r7, #7]
 800289e:	f003 030f 	and.w	r3, r3, #15
 80028a2:	3b04      	subs	r3, #4
 80028a4:	0112      	lsls	r2, r2, #4
 80028a6:	b2d2      	uxtb	r2, r2
 80028a8:	440b      	add	r3, r1
 80028aa:	761a      	strb	r2, [r3, #24]
}
 80028ac:	bf00      	nop
 80028ae:	370c      	adds	r7, #12
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr
 80028b8:	e000e100 	.word	0xe000e100
 80028bc:	e000ed00 	.word	0xe000ed00

080028c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b089      	sub	sp, #36	@ 0x24
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	60b9      	str	r1, [r7, #8]
 80028ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	f003 0307 	and.w	r3, r3, #7
 80028d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	f1c3 0307 	rsb	r3, r3, #7
 80028da:	2b04      	cmp	r3, #4
 80028dc:	bf28      	it	cs
 80028de:	2304      	movcs	r3, #4
 80028e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	3304      	adds	r3, #4
 80028e6:	2b06      	cmp	r3, #6
 80028e8:	d902      	bls.n	80028f0 <NVIC_EncodePriority+0x30>
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	3b03      	subs	r3, #3
 80028ee:	e000      	b.n	80028f2 <NVIC_EncodePriority+0x32>
 80028f0:	2300      	movs	r3, #0
 80028f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028f4:	f04f 32ff 	mov.w	r2, #4294967295
 80028f8:	69bb      	ldr	r3, [r7, #24]
 80028fa:	fa02 f303 	lsl.w	r3, r2, r3
 80028fe:	43da      	mvns	r2, r3
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	401a      	ands	r2, r3
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002908:	f04f 31ff 	mov.w	r1, #4294967295
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	fa01 f303 	lsl.w	r3, r1, r3
 8002912:	43d9      	mvns	r1, r3
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002918:	4313      	orrs	r3, r2
         );
}
 800291a:	4618      	mov	r0, r3
 800291c:	3724      	adds	r7, #36	@ 0x24
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr
	...

08002928 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b082      	sub	sp, #8
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	3b01      	subs	r3, #1
 8002934:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002938:	d301      	bcc.n	800293e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800293a:	2301      	movs	r3, #1
 800293c:	e00f      	b.n	800295e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800293e:	4a0a      	ldr	r2, [pc, #40]	@ (8002968 <SysTick_Config+0x40>)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	3b01      	subs	r3, #1
 8002944:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002946:	210f      	movs	r1, #15
 8002948:	f04f 30ff 	mov.w	r0, #4294967295
 800294c:	f7ff ff8e 	bl	800286c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002950:	4b05      	ldr	r3, [pc, #20]	@ (8002968 <SysTick_Config+0x40>)
 8002952:	2200      	movs	r2, #0
 8002954:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002956:	4b04      	ldr	r3, [pc, #16]	@ (8002968 <SysTick_Config+0x40>)
 8002958:	2207      	movs	r2, #7
 800295a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800295c:	2300      	movs	r3, #0
}
 800295e:	4618      	mov	r0, r3
 8002960:	3708      	adds	r7, #8
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	e000e010 	.word	0xe000e010

0800296c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	f7ff ff47 	bl	8002808 <__NVIC_SetPriorityGrouping>
}
 800297a:	bf00      	nop
 800297c:	3708      	adds	r7, #8
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}

08002982 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002982:	b580      	push	{r7, lr}
 8002984:	b086      	sub	sp, #24
 8002986:	af00      	add	r7, sp, #0
 8002988:	4603      	mov	r3, r0
 800298a:	60b9      	str	r1, [r7, #8]
 800298c:	607a      	str	r2, [r7, #4]
 800298e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002990:	2300      	movs	r3, #0
 8002992:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002994:	f7ff ff5c 	bl	8002850 <__NVIC_GetPriorityGrouping>
 8002998:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800299a:	687a      	ldr	r2, [r7, #4]
 800299c:	68b9      	ldr	r1, [r7, #8]
 800299e:	6978      	ldr	r0, [r7, #20]
 80029a0:	f7ff ff8e 	bl	80028c0 <NVIC_EncodePriority>
 80029a4:	4602      	mov	r2, r0
 80029a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029aa:	4611      	mov	r1, r2
 80029ac:	4618      	mov	r0, r3
 80029ae:	f7ff ff5d 	bl	800286c <__NVIC_SetPriority>
}
 80029b2:	bf00      	nop
 80029b4:	3718      	adds	r7, #24
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}

080029ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029ba:	b580      	push	{r7, lr}
 80029bc:	b082      	sub	sp, #8
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f7ff ffb0 	bl	8002928 <SysTick_Config>
 80029c8:	4603      	mov	r3, r0
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3708      	adds	r7, #8
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}

080029d2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80029d2:	b580      	push	{r7, lr}
 80029d4:	b082      	sub	sp, #8
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d101      	bne.n	80029e4 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	e014      	b.n	8002a0e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	791b      	ldrb	r3, [r3, #4]
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d105      	bne.n	80029fa <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2200      	movs	r2, #0
 80029f2:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	f7fe fd23 	bl	8001440 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2202      	movs	r2, #2
 80029fe:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2201      	movs	r2, #1
 8002a0a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002a0c:	2300      	movs	r3, #0
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3708      	adds	r7, #8
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}

08002a16 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002a16:	b480      	push	{r7}
 8002a18:	b083      	sub	sp, #12
 8002a1a:	af00      	add	r7, sp, #0
 8002a1c:	6078      	str	r0, [r7, #4]
 8002a1e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	795b      	ldrb	r3, [r3, #5]
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d101      	bne.n	8002a2c <HAL_DAC_Start+0x16>
 8002a28:	2302      	movs	r3, #2
 8002a2a:	e040      	b.n	8002aae <HAL_DAC_Start+0x98>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2201      	movs	r2, #1
 8002a30:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2202      	movs	r2, #2
 8002a36:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	6819      	ldr	r1, [r3, #0]
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	f003 0310 	and.w	r3, r3, #16
 8002a44:	2201      	movs	r2, #1
 8002a46:	409a      	lsls	r2, r3
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	430a      	orrs	r2, r1
 8002a4e:	601a      	str	r2, [r3, #0]

#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (Channel == DAC_CHANNEL_1)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d10f      	bne.n	8002a76 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d11d      	bne.n	8002aa0 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	685a      	ldr	r2, [r3, #4]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f042 0201 	orr.w	r2, r2, #1
 8002a72:	605a      	str	r2, [r3, #4]
 8002a74:	e014      	b.n	8002aa0 <HAL_DAC_Start+0x8a>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	f003 0310 	and.w	r3, r3, #16
 8002a86:	2102      	movs	r1, #2
 8002a88:	fa01 f303 	lsl.w	r3, r1, r3
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d107      	bne.n	8002aa0 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	685a      	ldr	r2, [r3, #4]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f042 0202 	orr.w	r2, r2, #2
 8002a9e:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002aac:	2300      	movs	r3, #0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr

08002aba <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002aba:	b480      	push	{r7}
 8002abc:	b087      	sub	sp, #28
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	60f8      	str	r0, [r7, #12]
 8002ac2:	60b9      	str	r1, [r7, #8]
 8002ac4:	607a      	str	r2, [r7, #4]
 8002ac6:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d105      	bne.n	8002ae4 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002ad8:	697a      	ldr	r2, [r7, #20]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4413      	add	r3, r2
 8002ade:	3308      	adds	r3, #8
 8002ae0:	617b      	str	r3, [r7, #20]
 8002ae2:	e004      	b.n	8002aee <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8002ae4:	697a      	ldr	r2, [r7, #20]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4413      	add	r3, r2
 8002aea:	3314      	adds	r3, #20
 8002aec:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	461a      	mov	r2, r3
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002af6:	2300      	movs	r3, #0
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	371c      	adds	r7, #28
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr

08002b04 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b088      	sub	sp, #32
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	60f8      	str	r0, [r7, #12]
 8002b0c:	60b9      	str	r1, [r7, #8]
 8002b0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8002b10:	2300      	movs	r3, #0
 8002b12:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	795b      	ldrb	r3, [r3, #5]
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d101      	bne.n	8002b20 <HAL_DAC_ConfigChannel+0x1c>
 8002b1c:	2302      	movs	r3, #2
 8002b1e:	e137      	b.n	8002d90 <HAL_DAC_ConfigChannel+0x28c>
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2201      	movs	r2, #1
 8002b24:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2202      	movs	r2, #2
 8002b2a:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	2b04      	cmp	r3, #4
 8002b32:	f040 8081 	bne.w	8002c38 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002b36:	f7fe fd95 	bl	8001664 <HAL_GetTick>
 8002b3a:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d140      	bne.n	8002bc4 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002b42:	e018      	b.n	8002b76 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002b44:	f7fe fd8e 	bl	8001664 <HAL_GetTick>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	69bb      	ldr	r3, [r7, #24]
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d911      	bls.n	8002b76 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d00a      	beq.n	8002b76 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	691b      	ldr	r3, [r3, #16]
 8002b64:	f043 0208 	orr.w	r2, r3, #8
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2203      	movs	r2, #3
 8002b70:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002b72:	2303      	movs	r3, #3
 8002b74:	e10c      	b.n	8002d90 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b7c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d1df      	bne.n	8002b44 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8002b84:	2001      	movs	r0, #1
 8002b86:	f7fe fd79 	bl	800167c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	68ba      	ldr	r2, [r7, #8]
 8002b90:	69d2      	ldr	r2, [r2, #28]
 8002b92:	641a      	str	r2, [r3, #64]	@ 0x40
 8002b94:	e023      	b.n	8002bde <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002b96:	f7fe fd65 	bl	8001664 <HAL_GetTick>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	69bb      	ldr	r3, [r7, #24]
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	d90f      	bls.n	8002bc4 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	da0a      	bge.n	8002bc4 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	691b      	ldr	r3, [r3, #16]
 8002bb2:	f043 0208 	orr.w	r2, r3, #8
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2203      	movs	r2, #3
 8002bbe:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002bc0:	2303      	movs	r3, #3
 8002bc2:	e0e5      	b.n	8002d90 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	dbe3      	blt.n	8002b96 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8002bce:	2001      	movs	r0, #1
 8002bd0:	f7fe fd54 	bl	800167c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	68ba      	ldr	r2, [r7, #8]
 8002bda:	69d2      	ldr	r2, [r2, #28]
 8002bdc:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	f003 0310 	and.w	r3, r3, #16
 8002bea:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8002bee:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf2:	43db      	mvns	r3, r3
 8002bf4:	ea02 0103 	and.w	r1, r2, r3
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	6a1a      	ldr	r2, [r3, #32]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	f003 0310 	and.w	r3, r3, #16
 8002c02:	409a      	lsls	r2, r3
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	430a      	orrs	r2, r1
 8002c0a:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	f003 0310 	and.w	r3, r3, #16
 8002c18:	21ff      	movs	r1, #255	@ 0xff
 8002c1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c1e:	43db      	mvns	r3, r3
 8002c20:	ea02 0103 	and.w	r1, r2, r3
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f003 0310 	and.w	r3, r3, #16
 8002c2e:	409a      	lsls	r2, r3
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	430a      	orrs	r2, r1
 8002c36:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	695b      	ldr	r3, [r3, #20]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d11d      	bne.n	8002c7c <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c46:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	f003 0310 	and.w	r3, r3, #16
 8002c4e:	221f      	movs	r2, #31
 8002c50:	fa02 f303 	lsl.w	r3, r2, r3
 8002c54:	43db      	mvns	r3, r3
 8002c56:	69fa      	ldr	r2, [r7, #28]
 8002c58:	4013      	ands	r3, r2
 8002c5a:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	699b      	ldr	r3, [r3, #24]
 8002c60:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	f003 0310 	and.w	r3, r3, #16
 8002c68:	697a      	ldr	r2, [r7, #20]
 8002c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6e:	69fa      	ldr	r2, [r7, #28]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	69fa      	ldr	r2, [r7, #28]
 8002c7a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c82:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	f003 0310 	and.w	r3, r3, #16
 8002c8a:	2207      	movs	r2, #7
 8002c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c90:	43db      	mvns	r3, r3
 8002c92:	69fa      	ldr	r2, [r7, #28]
 8002c94:	4013      	ands	r3, r2
 8002c96:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8002c98:	68bb      	ldr	r3, [r7, #8]
 8002c9a:	685a      	ldr	r2, [r3, #4]
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	431a      	orrs	r2, r3
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	691b      	ldr	r3, [r3, #16]
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	f003 0310 	and.w	r3, r3, #16
 8002cb0:	697a      	ldr	r2, [r7, #20]
 8002cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb6:	69fa      	ldr	r2, [r7, #28]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	69fa      	ldr	r2, [r7, #28]
 8002cc2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	6819      	ldr	r1, [r3, #0]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	f003 0310 	and.w	r3, r3, #16
 8002cd0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd8:	43da      	mvns	r2, r3
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	400a      	ands	r2, r1
 8002ce0:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	f003 0310 	and.w	r3, r3, #16
 8002cf0:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf8:	43db      	mvns	r3, r3
 8002cfa:	69fa      	ldr	r2, [r7, #28]
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	f003 0310 	and.w	r3, r3, #16
 8002d0c:	697a      	ldr	r2, [r7, #20]
 8002d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d12:	69fa      	ldr	r2, [r7, #28]
 8002d14:	4313      	orrs	r3, r2
 8002d16:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d20:	d104      	bne.n	8002d2c <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d28:	61fb      	str	r3, [r7, #28]
 8002d2a:	e018      	b.n	8002d5e <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d104      	bne.n	8002d3e <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002d3a:	61fb      	str	r3, [r7, #28]
 8002d3c:	e00f      	b.n	8002d5e <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8002d3e:	f001 f893 	bl	8003e68 <HAL_RCC_GetHCLKFreq>
 8002d42:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	4a14      	ldr	r2, [pc, #80]	@ (8002d98 <HAL_DAC_ConfigChannel+0x294>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d904      	bls.n	8002d56 <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d52:	61fb      	str	r3, [r7, #28]
 8002d54:	e003      	b.n	8002d5e <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8002d56:	69fb      	ldr	r3, [r7, #28]
 8002d58:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002d5c:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	69fa      	ldr	r2, [r7, #28]
 8002d64:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	6819      	ldr	r1, [r3, #0]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	f003 0310 	and.w	r3, r3, #16
 8002d72:	22c0      	movs	r2, #192	@ 0xc0
 8002d74:	fa02 f303 	lsl.w	r3, r2, r3
 8002d78:	43da      	mvns	r2, r3
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	400a      	ands	r2, r1
 8002d80:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2201      	movs	r2, #1
 8002d86:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002d8e:	2300      	movs	r3, #0
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	3720      	adds	r7, #32
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	04c4b400 	.word	0x04c4b400

08002d9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b087      	sub	sp, #28
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002da6:	2300      	movs	r3, #0
 8002da8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002daa:	e166      	b.n	800307a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	2101      	movs	r1, #1
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	fa01 f303 	lsl.w	r3, r1, r3
 8002db8:	4013      	ands	r3, r2
 8002dba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	f000 8158 	beq.w	8003074 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	f003 0303 	and.w	r3, r3, #3
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d005      	beq.n	8002ddc <HAL_GPIO_Init+0x40>
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	f003 0303 	and.w	r3, r3, #3
 8002dd8:	2b02      	cmp	r3, #2
 8002dda:	d130      	bne.n	8002e3e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	005b      	lsls	r3, r3, #1
 8002de6:	2203      	movs	r2, #3
 8002de8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dec:	43db      	mvns	r3, r3
 8002dee:	693a      	ldr	r2, [r7, #16]
 8002df0:	4013      	ands	r3, r2
 8002df2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	68da      	ldr	r2, [r3, #12]
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	005b      	lsls	r3, r3, #1
 8002dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002e00:	693a      	ldr	r2, [r7, #16]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	693a      	ldr	r2, [r7, #16]
 8002e0a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e12:	2201      	movs	r2, #1
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1a:	43db      	mvns	r3, r3
 8002e1c:	693a      	ldr	r2, [r7, #16]
 8002e1e:	4013      	ands	r3, r2
 8002e20:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	091b      	lsrs	r3, r3, #4
 8002e28:	f003 0201 	and.w	r2, r3, #1
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e32:	693a      	ldr	r2, [r7, #16]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	693a      	ldr	r2, [r7, #16]
 8002e3c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	f003 0303 	and.w	r3, r3, #3
 8002e46:	2b03      	cmp	r3, #3
 8002e48:	d017      	beq.n	8002e7a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	68db      	ldr	r3, [r3, #12]
 8002e4e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	005b      	lsls	r3, r3, #1
 8002e54:	2203      	movs	r2, #3
 8002e56:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5a:	43db      	mvns	r3, r3
 8002e5c:	693a      	ldr	r2, [r7, #16]
 8002e5e:	4013      	ands	r3, r2
 8002e60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	689a      	ldr	r2, [r3, #8]
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	005b      	lsls	r3, r3, #1
 8002e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6e:	693a      	ldr	r2, [r7, #16]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	693a      	ldr	r2, [r7, #16]
 8002e78:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	f003 0303 	and.w	r3, r3, #3
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d123      	bne.n	8002ece <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	08da      	lsrs	r2, r3, #3
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	3208      	adds	r2, #8
 8002e8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e92:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	f003 0307 	and.w	r3, r3, #7
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	220f      	movs	r2, #15
 8002e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea2:	43db      	mvns	r3, r3
 8002ea4:	693a      	ldr	r2, [r7, #16]
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	691a      	ldr	r2, [r3, #16]
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	f003 0307 	and.w	r3, r3, #7
 8002eb4:	009b      	lsls	r3, r3, #2
 8002eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eba:	693a      	ldr	r2, [r7, #16]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	08da      	lsrs	r2, r3, #3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	3208      	adds	r2, #8
 8002ec8:	6939      	ldr	r1, [r7, #16]
 8002eca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	005b      	lsls	r3, r3, #1
 8002ed8:	2203      	movs	r2, #3
 8002eda:	fa02 f303 	lsl.w	r3, r2, r3
 8002ede:	43db      	mvns	r3, r3
 8002ee0:	693a      	ldr	r2, [r7, #16]
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	f003 0203 	and.w	r2, r3, #3
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	005b      	lsls	r3, r3, #1
 8002ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef6:	693a      	ldr	r2, [r7, #16]
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	693a      	ldr	r2, [r7, #16]
 8002f00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	f000 80b2 	beq.w	8003074 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f10:	4b61      	ldr	r3, [pc, #388]	@ (8003098 <HAL_GPIO_Init+0x2fc>)
 8002f12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f14:	4a60      	ldr	r2, [pc, #384]	@ (8003098 <HAL_GPIO_Init+0x2fc>)
 8002f16:	f043 0301 	orr.w	r3, r3, #1
 8002f1a:	6613      	str	r3, [r2, #96]	@ 0x60
 8002f1c:	4b5e      	ldr	r3, [pc, #376]	@ (8003098 <HAL_GPIO_Init+0x2fc>)
 8002f1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f20:	f003 0301 	and.w	r3, r3, #1
 8002f24:	60bb      	str	r3, [r7, #8]
 8002f26:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002f28:	4a5c      	ldr	r2, [pc, #368]	@ (800309c <HAL_GPIO_Init+0x300>)
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	089b      	lsrs	r3, r3, #2
 8002f2e:	3302      	adds	r3, #2
 8002f30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f34:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	f003 0303 	and.w	r3, r3, #3
 8002f3c:	009b      	lsls	r3, r3, #2
 8002f3e:	220f      	movs	r2, #15
 8002f40:	fa02 f303 	lsl.w	r3, r2, r3
 8002f44:	43db      	mvns	r3, r3
 8002f46:	693a      	ldr	r2, [r7, #16]
 8002f48:	4013      	ands	r3, r2
 8002f4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002f52:	d02b      	beq.n	8002fac <HAL_GPIO_Init+0x210>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	4a52      	ldr	r2, [pc, #328]	@ (80030a0 <HAL_GPIO_Init+0x304>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d025      	beq.n	8002fa8 <HAL_GPIO_Init+0x20c>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	4a51      	ldr	r2, [pc, #324]	@ (80030a4 <HAL_GPIO_Init+0x308>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d01f      	beq.n	8002fa4 <HAL_GPIO_Init+0x208>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	4a50      	ldr	r2, [pc, #320]	@ (80030a8 <HAL_GPIO_Init+0x30c>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d019      	beq.n	8002fa0 <HAL_GPIO_Init+0x204>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	4a4f      	ldr	r2, [pc, #316]	@ (80030ac <HAL_GPIO_Init+0x310>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d013      	beq.n	8002f9c <HAL_GPIO_Init+0x200>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	4a4e      	ldr	r2, [pc, #312]	@ (80030b0 <HAL_GPIO_Init+0x314>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d00d      	beq.n	8002f98 <HAL_GPIO_Init+0x1fc>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	4a4d      	ldr	r2, [pc, #308]	@ (80030b4 <HAL_GPIO_Init+0x318>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d007      	beq.n	8002f94 <HAL_GPIO_Init+0x1f8>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	4a4c      	ldr	r2, [pc, #304]	@ (80030b8 <HAL_GPIO_Init+0x31c>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d101      	bne.n	8002f90 <HAL_GPIO_Init+0x1f4>
 8002f8c:	2307      	movs	r3, #7
 8002f8e:	e00e      	b.n	8002fae <HAL_GPIO_Init+0x212>
 8002f90:	2308      	movs	r3, #8
 8002f92:	e00c      	b.n	8002fae <HAL_GPIO_Init+0x212>
 8002f94:	2306      	movs	r3, #6
 8002f96:	e00a      	b.n	8002fae <HAL_GPIO_Init+0x212>
 8002f98:	2305      	movs	r3, #5
 8002f9a:	e008      	b.n	8002fae <HAL_GPIO_Init+0x212>
 8002f9c:	2304      	movs	r3, #4
 8002f9e:	e006      	b.n	8002fae <HAL_GPIO_Init+0x212>
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	e004      	b.n	8002fae <HAL_GPIO_Init+0x212>
 8002fa4:	2302      	movs	r3, #2
 8002fa6:	e002      	b.n	8002fae <HAL_GPIO_Init+0x212>
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e000      	b.n	8002fae <HAL_GPIO_Init+0x212>
 8002fac:	2300      	movs	r3, #0
 8002fae:	697a      	ldr	r2, [r7, #20]
 8002fb0:	f002 0203 	and.w	r2, r2, #3
 8002fb4:	0092      	lsls	r2, r2, #2
 8002fb6:	4093      	lsls	r3, r2
 8002fb8:	693a      	ldr	r2, [r7, #16]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002fbe:	4937      	ldr	r1, [pc, #220]	@ (800309c <HAL_GPIO_Init+0x300>)
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	089b      	lsrs	r3, r3, #2
 8002fc4:	3302      	adds	r3, #2
 8002fc6:	693a      	ldr	r2, [r7, #16]
 8002fc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002fcc:	4b3b      	ldr	r3, [pc, #236]	@ (80030bc <HAL_GPIO_Init+0x320>)
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	43db      	mvns	r3, r3
 8002fd6:	693a      	ldr	r2, [r7, #16]
 8002fd8:	4013      	ands	r3, r2
 8002fda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d003      	beq.n	8002ff0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002fe8:	693a      	ldr	r2, [r7, #16]
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	4313      	orrs	r3, r2
 8002fee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ff0:	4a32      	ldr	r2, [pc, #200]	@ (80030bc <HAL_GPIO_Init+0x320>)
 8002ff2:	693b      	ldr	r3, [r7, #16]
 8002ff4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002ff6:	4b31      	ldr	r3, [pc, #196]	@ (80030bc <HAL_GPIO_Init+0x320>)
 8002ff8:	68db      	ldr	r3, [r3, #12]
 8002ffa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	43db      	mvns	r3, r3
 8003000:	693a      	ldr	r2, [r7, #16]
 8003002:	4013      	ands	r3, r2
 8003004:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800300e:	2b00      	cmp	r3, #0
 8003010:	d003      	beq.n	800301a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003012:	693a      	ldr	r2, [r7, #16]
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	4313      	orrs	r3, r2
 8003018:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800301a:	4a28      	ldr	r2, [pc, #160]	@ (80030bc <HAL_GPIO_Init+0x320>)
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003020:	4b26      	ldr	r3, [pc, #152]	@ (80030bc <HAL_GPIO_Init+0x320>)
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	43db      	mvns	r3, r3
 800302a:	693a      	ldr	r2, [r7, #16]
 800302c:	4013      	ands	r3, r2
 800302e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003038:	2b00      	cmp	r3, #0
 800303a:	d003      	beq.n	8003044 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800303c:	693a      	ldr	r2, [r7, #16]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	4313      	orrs	r3, r2
 8003042:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003044:	4a1d      	ldr	r2, [pc, #116]	@ (80030bc <HAL_GPIO_Init+0x320>)
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800304a:	4b1c      	ldr	r3, [pc, #112]	@ (80030bc <HAL_GPIO_Init+0x320>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	43db      	mvns	r3, r3
 8003054:	693a      	ldr	r2, [r7, #16]
 8003056:	4013      	ands	r3, r2
 8003058:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d003      	beq.n	800306e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003066:	693a      	ldr	r2, [r7, #16]
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	4313      	orrs	r3, r2
 800306c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800306e:	4a13      	ldr	r2, [pc, #76]	@ (80030bc <HAL_GPIO_Init+0x320>)
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	3301      	adds	r3, #1
 8003078:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	fa22 f303 	lsr.w	r3, r2, r3
 8003084:	2b00      	cmp	r3, #0
 8003086:	f47f ae91 	bne.w	8002dac <HAL_GPIO_Init+0x10>
  }
}
 800308a:	bf00      	nop
 800308c:	bf00      	nop
 800308e:	371c      	adds	r7, #28
 8003090:	46bd      	mov	sp, r7
 8003092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003096:	4770      	bx	lr
 8003098:	40021000 	.word	0x40021000
 800309c:	40010000 	.word	0x40010000
 80030a0:	48000400 	.word	0x48000400
 80030a4:	48000800 	.word	0x48000800
 80030a8:	48000c00 	.word	0x48000c00
 80030ac:	48001000 	.word	0x48001000
 80030b0:	48001400 	.word	0x48001400
 80030b4:	48001800 	.word	0x48001800
 80030b8:	48001c00 	.word	0x48001c00
 80030bc:	40010400 	.word	0x40010400

080030c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b085      	sub	sp, #20
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	460b      	mov	r3, r1
 80030ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	691a      	ldr	r2, [r3, #16]
 80030d0:	887b      	ldrh	r3, [r7, #2]
 80030d2:	4013      	ands	r3, r2
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d002      	beq.n	80030de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80030d8:	2301      	movs	r3, #1
 80030da:	73fb      	strb	r3, [r7, #15]
 80030dc:	e001      	b.n	80030e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80030de:	2300      	movs	r3, #0
 80030e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80030e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3714      	adds	r7, #20
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr

080030f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
 80030f8:	460b      	mov	r3, r1
 80030fa:	807b      	strh	r3, [r7, #2]
 80030fc:	4613      	mov	r3, r2
 80030fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003100:	787b      	ldrb	r3, [r7, #1]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d003      	beq.n	800310e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003106:	887a      	ldrh	r2, [r7, #2]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800310c:	e002      	b.n	8003114 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800310e:	887a      	ldrh	r2, [r7, #2]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003114:	bf00      	nop
 8003116:	370c      	adds	r7, #12
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr

08003120 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003120:	b480      	push	{r7}
 8003122:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003124:	4b0d      	ldr	r3, [pc, #52]	@ (800315c <HAL_PWREx_GetVoltageRange+0x3c>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800312c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003130:	d102      	bne.n	8003138 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003132:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003136:	e00b      	b.n	8003150 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003138:	4b08      	ldr	r3, [pc, #32]	@ (800315c <HAL_PWREx_GetVoltageRange+0x3c>)
 800313a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800313e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003142:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003146:	d102      	bne.n	800314e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003148:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800314c:	e000      	b.n	8003150 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800314e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003150:	4618      	mov	r0, r3
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr
 800315a:	bf00      	nop
 800315c:	40007000 	.word	0x40007000

08003160 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003160:	b480      	push	{r7}
 8003162:	b085      	sub	sp, #20
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d141      	bne.n	80031f2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800316e:	4b4b      	ldr	r3, [pc, #300]	@ (800329c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003176:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800317a:	d131      	bne.n	80031e0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800317c:	4b47      	ldr	r3, [pc, #284]	@ (800329c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800317e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003182:	4a46      	ldr	r2, [pc, #280]	@ (800329c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003184:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003188:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800318c:	4b43      	ldr	r3, [pc, #268]	@ (800329c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003194:	4a41      	ldr	r2, [pc, #260]	@ (800329c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003196:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800319a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800319c:	4b40      	ldr	r3, [pc, #256]	@ (80032a0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	2232      	movs	r2, #50	@ 0x32
 80031a2:	fb02 f303 	mul.w	r3, r2, r3
 80031a6:	4a3f      	ldr	r2, [pc, #252]	@ (80032a4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80031a8:	fba2 2303 	umull	r2, r3, r2, r3
 80031ac:	0c9b      	lsrs	r3, r3, #18
 80031ae:	3301      	adds	r3, #1
 80031b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031b2:	e002      	b.n	80031ba <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	3b01      	subs	r3, #1
 80031b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031ba:	4b38      	ldr	r3, [pc, #224]	@ (800329c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031bc:	695b      	ldr	r3, [r3, #20]
 80031be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031c6:	d102      	bne.n	80031ce <HAL_PWREx_ControlVoltageScaling+0x6e>
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d1f2      	bne.n	80031b4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80031ce:	4b33      	ldr	r3, [pc, #204]	@ (800329c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031d0:	695b      	ldr	r3, [r3, #20]
 80031d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031da:	d158      	bne.n	800328e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80031dc:	2303      	movs	r3, #3
 80031de:	e057      	b.n	8003290 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031e0:	4b2e      	ldr	r3, [pc, #184]	@ (800329c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031e6:	4a2d      	ldr	r2, [pc, #180]	@ (800329c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80031ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80031f0:	e04d      	b.n	800328e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031f8:	d141      	bne.n	800327e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80031fa:	4b28      	ldr	r3, [pc, #160]	@ (800329c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003202:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003206:	d131      	bne.n	800326c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003208:	4b24      	ldr	r3, [pc, #144]	@ (800329c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800320a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800320e:	4a23      	ldr	r2, [pc, #140]	@ (800329c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003210:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003214:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003218:	4b20      	ldr	r3, [pc, #128]	@ (800329c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003220:	4a1e      	ldr	r2, [pc, #120]	@ (800329c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003222:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003226:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003228:	4b1d      	ldr	r3, [pc, #116]	@ (80032a0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2232      	movs	r2, #50	@ 0x32
 800322e:	fb02 f303 	mul.w	r3, r2, r3
 8003232:	4a1c      	ldr	r2, [pc, #112]	@ (80032a4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003234:	fba2 2303 	umull	r2, r3, r2, r3
 8003238:	0c9b      	lsrs	r3, r3, #18
 800323a:	3301      	adds	r3, #1
 800323c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800323e:	e002      	b.n	8003246 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	3b01      	subs	r3, #1
 8003244:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003246:	4b15      	ldr	r3, [pc, #84]	@ (800329c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003248:	695b      	ldr	r3, [r3, #20]
 800324a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800324e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003252:	d102      	bne.n	800325a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d1f2      	bne.n	8003240 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800325a:	4b10      	ldr	r3, [pc, #64]	@ (800329c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800325c:	695b      	ldr	r3, [r3, #20]
 800325e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003262:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003266:	d112      	bne.n	800328e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003268:	2303      	movs	r3, #3
 800326a:	e011      	b.n	8003290 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800326c:	4b0b      	ldr	r3, [pc, #44]	@ (800329c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800326e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003272:	4a0a      	ldr	r2, [pc, #40]	@ (800329c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003274:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003278:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800327c:	e007      	b.n	800328e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800327e:	4b07      	ldr	r3, [pc, #28]	@ (800329c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003286:	4a05      	ldr	r2, [pc, #20]	@ (800329c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003288:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800328c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800328e:	2300      	movs	r3, #0
}
 8003290:	4618      	mov	r0, r3
 8003292:	3714      	adds	r7, #20
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr
 800329c:	40007000 	.word	0x40007000
 80032a0:	20000004 	.word	0x20000004
 80032a4:	431bde83 	.word	0x431bde83

080032a8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b088      	sub	sp, #32
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d102      	bne.n	80032bc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	f000 bc08 	b.w	8003acc <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032bc:	4b96      	ldr	r3, [pc, #600]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	f003 030c 	and.w	r3, r3, #12
 80032c4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032c6:	4b94      	ldr	r3, [pc, #592]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 80032c8:	68db      	ldr	r3, [r3, #12]
 80032ca:	f003 0303 	and.w	r3, r3, #3
 80032ce:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 0310 	and.w	r3, r3, #16
 80032d8:	2b00      	cmp	r3, #0
 80032da:	f000 80e4 	beq.w	80034a6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80032de:	69bb      	ldr	r3, [r7, #24]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d007      	beq.n	80032f4 <HAL_RCC_OscConfig+0x4c>
 80032e4:	69bb      	ldr	r3, [r7, #24]
 80032e6:	2b0c      	cmp	r3, #12
 80032e8:	f040 808b 	bne.w	8003402 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	f040 8087 	bne.w	8003402 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80032f4:	4b88      	ldr	r3, [pc, #544]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0302 	and.w	r3, r3, #2
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d005      	beq.n	800330c <HAL_RCC_OscConfig+0x64>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	699b      	ldr	r3, [r3, #24]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d101      	bne.n	800330c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	e3df      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6a1a      	ldr	r2, [r3, #32]
 8003310:	4b81      	ldr	r3, [pc, #516]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 0308 	and.w	r3, r3, #8
 8003318:	2b00      	cmp	r3, #0
 800331a:	d004      	beq.n	8003326 <HAL_RCC_OscConfig+0x7e>
 800331c:	4b7e      	ldr	r3, [pc, #504]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003324:	e005      	b.n	8003332 <HAL_RCC_OscConfig+0x8a>
 8003326:	4b7c      	ldr	r3, [pc, #496]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 8003328:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800332c:	091b      	lsrs	r3, r3, #4
 800332e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003332:	4293      	cmp	r3, r2
 8003334:	d223      	bcs.n	800337e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a1b      	ldr	r3, [r3, #32]
 800333a:	4618      	mov	r0, r3
 800333c:	f000 fda0 	bl	8003e80 <RCC_SetFlashLatencyFromMSIRange>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e3c0      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800334a:	4b73      	ldr	r3, [pc, #460]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a72      	ldr	r2, [pc, #456]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 8003350:	f043 0308 	orr.w	r3, r3, #8
 8003354:	6013      	str	r3, [r2, #0]
 8003356:	4b70      	ldr	r3, [pc, #448]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6a1b      	ldr	r3, [r3, #32]
 8003362:	496d      	ldr	r1, [pc, #436]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 8003364:	4313      	orrs	r3, r2
 8003366:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003368:	4b6b      	ldr	r3, [pc, #428]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	69db      	ldr	r3, [r3, #28]
 8003374:	021b      	lsls	r3, r3, #8
 8003376:	4968      	ldr	r1, [pc, #416]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 8003378:	4313      	orrs	r3, r2
 800337a:	604b      	str	r3, [r1, #4]
 800337c:	e025      	b.n	80033ca <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800337e:	4b66      	ldr	r3, [pc, #408]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a65      	ldr	r2, [pc, #404]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 8003384:	f043 0308 	orr.w	r3, r3, #8
 8003388:	6013      	str	r3, [r2, #0]
 800338a:	4b63      	ldr	r3, [pc, #396]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6a1b      	ldr	r3, [r3, #32]
 8003396:	4960      	ldr	r1, [pc, #384]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 8003398:	4313      	orrs	r3, r2
 800339a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800339c:	4b5e      	ldr	r3, [pc, #376]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	69db      	ldr	r3, [r3, #28]
 80033a8:	021b      	lsls	r3, r3, #8
 80033aa:	495b      	ldr	r1, [pc, #364]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 80033ac:	4313      	orrs	r3, r2
 80033ae:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80033b0:	69bb      	ldr	r3, [r7, #24]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d109      	bne.n	80033ca <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6a1b      	ldr	r3, [r3, #32]
 80033ba:	4618      	mov	r0, r3
 80033bc:	f000 fd60 	bl	8003e80 <RCC_SetFlashLatencyFromMSIRange>
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d001      	beq.n	80033ca <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e380      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80033ca:	f000 fcc1 	bl	8003d50 <HAL_RCC_GetSysClockFreq>
 80033ce:	4602      	mov	r2, r0
 80033d0:	4b51      	ldr	r3, [pc, #324]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	091b      	lsrs	r3, r3, #4
 80033d6:	f003 030f 	and.w	r3, r3, #15
 80033da:	4950      	ldr	r1, [pc, #320]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 80033dc:	5ccb      	ldrb	r3, [r1, r3]
 80033de:	f003 031f 	and.w	r3, r3, #31
 80033e2:	fa22 f303 	lsr.w	r3, r2, r3
 80033e6:	4a4e      	ldr	r2, [pc, #312]	@ (8003520 <HAL_RCC_OscConfig+0x278>)
 80033e8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80033ea:	4b4e      	ldr	r3, [pc, #312]	@ (8003524 <HAL_RCC_OscConfig+0x27c>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4618      	mov	r0, r3
 80033f0:	f7fe f8e8 	bl	80015c4 <HAL_InitTick>
 80033f4:	4603      	mov	r3, r0
 80033f6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80033f8:	7bfb      	ldrb	r3, [r7, #15]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d052      	beq.n	80034a4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80033fe:	7bfb      	ldrb	r3, [r7, #15]
 8003400:	e364      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	699b      	ldr	r3, [r3, #24]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d032      	beq.n	8003470 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800340a:	4b43      	ldr	r3, [pc, #268]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a42      	ldr	r2, [pc, #264]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 8003410:	f043 0301 	orr.w	r3, r3, #1
 8003414:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003416:	f7fe f925 	bl	8001664 <HAL_GetTick>
 800341a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800341c:	e008      	b.n	8003430 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800341e:	f7fe f921 	bl	8001664 <HAL_GetTick>
 8003422:	4602      	mov	r2, r0
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	1ad3      	subs	r3, r2, r3
 8003428:	2b02      	cmp	r3, #2
 800342a:	d901      	bls.n	8003430 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800342c:	2303      	movs	r3, #3
 800342e:	e34d      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003430:	4b39      	ldr	r3, [pc, #228]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0302 	and.w	r3, r3, #2
 8003438:	2b00      	cmp	r3, #0
 800343a:	d0f0      	beq.n	800341e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800343c:	4b36      	ldr	r3, [pc, #216]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a35      	ldr	r2, [pc, #212]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 8003442:	f043 0308 	orr.w	r3, r3, #8
 8003446:	6013      	str	r3, [r2, #0]
 8003448:	4b33      	ldr	r3, [pc, #204]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6a1b      	ldr	r3, [r3, #32]
 8003454:	4930      	ldr	r1, [pc, #192]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 8003456:	4313      	orrs	r3, r2
 8003458:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800345a:	4b2f      	ldr	r3, [pc, #188]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	69db      	ldr	r3, [r3, #28]
 8003466:	021b      	lsls	r3, r3, #8
 8003468:	492b      	ldr	r1, [pc, #172]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 800346a:	4313      	orrs	r3, r2
 800346c:	604b      	str	r3, [r1, #4]
 800346e:	e01a      	b.n	80034a6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003470:	4b29      	ldr	r3, [pc, #164]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a28      	ldr	r2, [pc, #160]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 8003476:	f023 0301 	bic.w	r3, r3, #1
 800347a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800347c:	f7fe f8f2 	bl	8001664 <HAL_GetTick>
 8003480:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003482:	e008      	b.n	8003496 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003484:	f7fe f8ee 	bl	8001664 <HAL_GetTick>
 8003488:	4602      	mov	r2, r0
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	1ad3      	subs	r3, r2, r3
 800348e:	2b02      	cmp	r3, #2
 8003490:	d901      	bls.n	8003496 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	e31a      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003496:	4b20      	ldr	r3, [pc, #128]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 0302 	and.w	r3, r3, #2
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d1f0      	bne.n	8003484 <HAL_RCC_OscConfig+0x1dc>
 80034a2:	e000      	b.n	80034a6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80034a4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0301 	and.w	r3, r3, #1
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d073      	beq.n	800359a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	2b08      	cmp	r3, #8
 80034b6:	d005      	beq.n	80034c4 <HAL_RCC_OscConfig+0x21c>
 80034b8:	69bb      	ldr	r3, [r7, #24]
 80034ba:	2b0c      	cmp	r3, #12
 80034bc:	d10e      	bne.n	80034dc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	2b03      	cmp	r3, #3
 80034c2:	d10b      	bne.n	80034dc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034c4:	4b14      	ldr	r3, [pc, #80]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d063      	beq.n	8003598 <HAL_RCC_OscConfig+0x2f0>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d15f      	bne.n	8003598 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	e2f7      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034e4:	d106      	bne.n	80034f4 <HAL_RCC_OscConfig+0x24c>
 80034e6:	4b0c      	ldr	r3, [pc, #48]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a0b      	ldr	r2, [pc, #44]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 80034ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034f0:	6013      	str	r3, [r2, #0]
 80034f2:	e025      	b.n	8003540 <HAL_RCC_OscConfig+0x298>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034fc:	d114      	bne.n	8003528 <HAL_RCC_OscConfig+0x280>
 80034fe:	4b06      	ldr	r3, [pc, #24]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a05      	ldr	r2, [pc, #20]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 8003504:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003508:	6013      	str	r3, [r2, #0]
 800350a:	4b03      	ldr	r3, [pc, #12]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a02      	ldr	r2, [pc, #8]	@ (8003518 <HAL_RCC_OscConfig+0x270>)
 8003510:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003514:	6013      	str	r3, [r2, #0]
 8003516:	e013      	b.n	8003540 <HAL_RCC_OscConfig+0x298>
 8003518:	40021000 	.word	0x40021000
 800351c:	08005b78 	.word	0x08005b78
 8003520:	20000004 	.word	0x20000004
 8003524:	20000008 	.word	0x20000008
 8003528:	4ba0      	ldr	r3, [pc, #640]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a9f      	ldr	r2, [pc, #636]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 800352e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003532:	6013      	str	r3, [r2, #0]
 8003534:	4b9d      	ldr	r3, [pc, #628]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a9c      	ldr	r2, [pc, #624]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 800353a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800353e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d013      	beq.n	8003570 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003548:	f7fe f88c 	bl	8001664 <HAL_GetTick>
 800354c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800354e:	e008      	b.n	8003562 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003550:	f7fe f888 	bl	8001664 <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	2b64      	cmp	r3, #100	@ 0x64
 800355c:	d901      	bls.n	8003562 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e2b4      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003562:	4b92      	ldr	r3, [pc, #584]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d0f0      	beq.n	8003550 <HAL_RCC_OscConfig+0x2a8>
 800356e:	e014      	b.n	800359a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003570:	f7fe f878 	bl	8001664 <HAL_GetTick>
 8003574:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003576:	e008      	b.n	800358a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003578:	f7fe f874 	bl	8001664 <HAL_GetTick>
 800357c:	4602      	mov	r2, r0
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	2b64      	cmp	r3, #100	@ 0x64
 8003584:	d901      	bls.n	800358a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003586:	2303      	movs	r3, #3
 8003588:	e2a0      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800358a:	4b88      	ldr	r3, [pc, #544]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003592:	2b00      	cmp	r3, #0
 8003594:	d1f0      	bne.n	8003578 <HAL_RCC_OscConfig+0x2d0>
 8003596:	e000      	b.n	800359a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003598:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f003 0302 	and.w	r3, r3, #2
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d060      	beq.n	8003668 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	2b04      	cmp	r3, #4
 80035aa:	d005      	beq.n	80035b8 <HAL_RCC_OscConfig+0x310>
 80035ac:	69bb      	ldr	r3, [r7, #24]
 80035ae:	2b0c      	cmp	r3, #12
 80035b0:	d119      	bne.n	80035e6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	2b02      	cmp	r3, #2
 80035b6:	d116      	bne.n	80035e6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035b8:	4b7c      	ldr	r3, [pc, #496]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d005      	beq.n	80035d0 <HAL_RCC_OscConfig+0x328>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d101      	bne.n	80035d0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e27d      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035d0:	4b76      	ldr	r3, [pc, #472]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	691b      	ldr	r3, [r3, #16]
 80035dc:	061b      	lsls	r3, r3, #24
 80035de:	4973      	ldr	r1, [pc, #460]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035e4:	e040      	b.n	8003668 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	68db      	ldr	r3, [r3, #12]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d023      	beq.n	8003636 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035ee:	4b6f      	ldr	r3, [pc, #444]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a6e      	ldr	r2, [pc, #440]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 80035f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035fa:	f7fe f833 	bl	8001664 <HAL_GetTick>
 80035fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003600:	e008      	b.n	8003614 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003602:	f7fe f82f 	bl	8001664 <HAL_GetTick>
 8003606:	4602      	mov	r2, r0
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	1ad3      	subs	r3, r2, r3
 800360c:	2b02      	cmp	r3, #2
 800360e:	d901      	bls.n	8003614 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003610:	2303      	movs	r3, #3
 8003612:	e25b      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003614:	4b65      	ldr	r3, [pc, #404]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800361c:	2b00      	cmp	r3, #0
 800361e:	d0f0      	beq.n	8003602 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003620:	4b62      	ldr	r3, [pc, #392]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	691b      	ldr	r3, [r3, #16]
 800362c:	061b      	lsls	r3, r3, #24
 800362e:	495f      	ldr	r1, [pc, #380]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 8003630:	4313      	orrs	r3, r2
 8003632:	604b      	str	r3, [r1, #4]
 8003634:	e018      	b.n	8003668 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003636:	4b5d      	ldr	r3, [pc, #372]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a5c      	ldr	r2, [pc, #368]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 800363c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003640:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003642:	f7fe f80f 	bl	8001664 <HAL_GetTick>
 8003646:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003648:	e008      	b.n	800365c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800364a:	f7fe f80b 	bl	8001664 <HAL_GetTick>
 800364e:	4602      	mov	r2, r0
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	1ad3      	subs	r3, r2, r3
 8003654:	2b02      	cmp	r3, #2
 8003656:	d901      	bls.n	800365c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003658:	2303      	movs	r3, #3
 800365a:	e237      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800365c:	4b53      	ldr	r3, [pc, #332]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003664:	2b00      	cmp	r3, #0
 8003666:	d1f0      	bne.n	800364a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 0308 	and.w	r3, r3, #8
 8003670:	2b00      	cmp	r3, #0
 8003672:	d03c      	beq.n	80036ee <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	695b      	ldr	r3, [r3, #20]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d01c      	beq.n	80036b6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800367c:	4b4b      	ldr	r3, [pc, #300]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 800367e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003682:	4a4a      	ldr	r2, [pc, #296]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 8003684:	f043 0301 	orr.w	r3, r3, #1
 8003688:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800368c:	f7fd ffea 	bl	8001664 <HAL_GetTick>
 8003690:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003692:	e008      	b.n	80036a6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003694:	f7fd ffe6 	bl	8001664 <HAL_GetTick>
 8003698:	4602      	mov	r2, r0
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	1ad3      	subs	r3, r2, r3
 800369e:	2b02      	cmp	r3, #2
 80036a0:	d901      	bls.n	80036a6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80036a2:	2303      	movs	r3, #3
 80036a4:	e212      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036a6:	4b41      	ldr	r3, [pc, #260]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 80036a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036ac:	f003 0302 	and.w	r3, r3, #2
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d0ef      	beq.n	8003694 <HAL_RCC_OscConfig+0x3ec>
 80036b4:	e01b      	b.n	80036ee <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036b6:	4b3d      	ldr	r3, [pc, #244]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 80036b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036bc:	4a3b      	ldr	r2, [pc, #236]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 80036be:	f023 0301 	bic.w	r3, r3, #1
 80036c2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036c6:	f7fd ffcd 	bl	8001664 <HAL_GetTick>
 80036ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80036cc:	e008      	b.n	80036e0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036ce:	f7fd ffc9 	bl	8001664 <HAL_GetTick>
 80036d2:	4602      	mov	r2, r0
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	2b02      	cmp	r3, #2
 80036da:	d901      	bls.n	80036e0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80036dc:	2303      	movs	r3, #3
 80036de:	e1f5      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80036e0:	4b32      	ldr	r3, [pc, #200]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 80036e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036e6:	f003 0302 	and.w	r3, r3, #2
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d1ef      	bne.n	80036ce <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0304 	and.w	r3, r3, #4
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	f000 80a6 	beq.w	8003848 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036fc:	2300      	movs	r3, #0
 80036fe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003700:	4b2a      	ldr	r3, [pc, #168]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 8003702:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003704:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003708:	2b00      	cmp	r3, #0
 800370a:	d10d      	bne.n	8003728 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800370c:	4b27      	ldr	r3, [pc, #156]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 800370e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003710:	4a26      	ldr	r2, [pc, #152]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 8003712:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003716:	6593      	str	r3, [r2, #88]	@ 0x58
 8003718:	4b24      	ldr	r3, [pc, #144]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 800371a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800371c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003720:	60bb      	str	r3, [r7, #8]
 8003722:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003724:	2301      	movs	r3, #1
 8003726:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003728:	4b21      	ldr	r3, [pc, #132]	@ (80037b0 <HAL_RCC_OscConfig+0x508>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003730:	2b00      	cmp	r3, #0
 8003732:	d118      	bne.n	8003766 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003734:	4b1e      	ldr	r3, [pc, #120]	@ (80037b0 <HAL_RCC_OscConfig+0x508>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a1d      	ldr	r2, [pc, #116]	@ (80037b0 <HAL_RCC_OscConfig+0x508>)
 800373a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800373e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003740:	f7fd ff90 	bl	8001664 <HAL_GetTick>
 8003744:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003746:	e008      	b.n	800375a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003748:	f7fd ff8c 	bl	8001664 <HAL_GetTick>
 800374c:	4602      	mov	r2, r0
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	2b02      	cmp	r3, #2
 8003754:	d901      	bls.n	800375a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	e1b8      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800375a:	4b15      	ldr	r3, [pc, #84]	@ (80037b0 <HAL_RCC_OscConfig+0x508>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003762:	2b00      	cmp	r3, #0
 8003764:	d0f0      	beq.n	8003748 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	2b01      	cmp	r3, #1
 800376c:	d108      	bne.n	8003780 <HAL_RCC_OscConfig+0x4d8>
 800376e:	4b0f      	ldr	r3, [pc, #60]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 8003770:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003774:	4a0d      	ldr	r2, [pc, #52]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 8003776:	f043 0301 	orr.w	r3, r3, #1
 800377a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800377e:	e029      	b.n	80037d4 <HAL_RCC_OscConfig+0x52c>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	2b05      	cmp	r3, #5
 8003786:	d115      	bne.n	80037b4 <HAL_RCC_OscConfig+0x50c>
 8003788:	4b08      	ldr	r3, [pc, #32]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 800378a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800378e:	4a07      	ldr	r2, [pc, #28]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 8003790:	f043 0304 	orr.w	r3, r3, #4
 8003794:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003798:	4b04      	ldr	r3, [pc, #16]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 800379a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800379e:	4a03      	ldr	r2, [pc, #12]	@ (80037ac <HAL_RCC_OscConfig+0x504>)
 80037a0:	f043 0301 	orr.w	r3, r3, #1
 80037a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037a8:	e014      	b.n	80037d4 <HAL_RCC_OscConfig+0x52c>
 80037aa:	bf00      	nop
 80037ac:	40021000 	.word	0x40021000
 80037b0:	40007000 	.word	0x40007000
 80037b4:	4b9d      	ldr	r3, [pc, #628]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 80037b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037ba:	4a9c      	ldr	r2, [pc, #624]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 80037bc:	f023 0301 	bic.w	r3, r3, #1
 80037c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037c4:	4b99      	ldr	r3, [pc, #612]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 80037c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037ca:	4a98      	ldr	r2, [pc, #608]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 80037cc:	f023 0304 	bic.w	r3, r3, #4
 80037d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d016      	beq.n	800380a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037dc:	f7fd ff42 	bl	8001664 <HAL_GetTick>
 80037e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037e2:	e00a      	b.n	80037fa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037e4:	f7fd ff3e 	bl	8001664 <HAL_GetTick>
 80037e8:	4602      	mov	r2, r0
 80037ea:	693b      	ldr	r3, [r7, #16]
 80037ec:	1ad3      	subs	r3, r2, r3
 80037ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d901      	bls.n	80037fa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80037f6:	2303      	movs	r3, #3
 80037f8:	e168      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037fa:	4b8c      	ldr	r3, [pc, #560]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 80037fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003800:	f003 0302 	and.w	r3, r3, #2
 8003804:	2b00      	cmp	r3, #0
 8003806:	d0ed      	beq.n	80037e4 <HAL_RCC_OscConfig+0x53c>
 8003808:	e015      	b.n	8003836 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800380a:	f7fd ff2b 	bl	8001664 <HAL_GetTick>
 800380e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003810:	e00a      	b.n	8003828 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003812:	f7fd ff27 	bl	8001664 <HAL_GetTick>
 8003816:	4602      	mov	r2, r0
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	1ad3      	subs	r3, r2, r3
 800381c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003820:	4293      	cmp	r3, r2
 8003822:	d901      	bls.n	8003828 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003824:	2303      	movs	r3, #3
 8003826:	e151      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003828:	4b80      	ldr	r3, [pc, #512]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 800382a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800382e:	f003 0302 	and.w	r3, r3, #2
 8003832:	2b00      	cmp	r3, #0
 8003834:	d1ed      	bne.n	8003812 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003836:	7ffb      	ldrb	r3, [r7, #31]
 8003838:	2b01      	cmp	r3, #1
 800383a:	d105      	bne.n	8003848 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800383c:	4b7b      	ldr	r3, [pc, #492]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 800383e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003840:	4a7a      	ldr	r2, [pc, #488]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 8003842:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003846:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 0320 	and.w	r3, r3, #32
 8003850:	2b00      	cmp	r3, #0
 8003852:	d03c      	beq.n	80038ce <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003858:	2b00      	cmp	r3, #0
 800385a:	d01c      	beq.n	8003896 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800385c:	4b73      	ldr	r3, [pc, #460]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 800385e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003862:	4a72      	ldr	r2, [pc, #456]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 8003864:	f043 0301 	orr.w	r3, r3, #1
 8003868:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800386c:	f7fd fefa 	bl	8001664 <HAL_GetTick>
 8003870:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003872:	e008      	b.n	8003886 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003874:	f7fd fef6 	bl	8001664 <HAL_GetTick>
 8003878:	4602      	mov	r2, r0
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	2b02      	cmp	r3, #2
 8003880:	d901      	bls.n	8003886 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e122      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003886:	4b69      	ldr	r3, [pc, #420]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 8003888:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800388c:	f003 0302 	and.w	r3, r3, #2
 8003890:	2b00      	cmp	r3, #0
 8003892:	d0ef      	beq.n	8003874 <HAL_RCC_OscConfig+0x5cc>
 8003894:	e01b      	b.n	80038ce <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003896:	4b65      	ldr	r3, [pc, #404]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 8003898:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800389c:	4a63      	ldr	r2, [pc, #396]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 800389e:	f023 0301 	bic.w	r3, r3, #1
 80038a2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038a6:	f7fd fedd 	bl	8001664 <HAL_GetTick>
 80038aa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80038ac:	e008      	b.n	80038c0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80038ae:	f7fd fed9 	bl	8001664 <HAL_GetTick>
 80038b2:	4602      	mov	r2, r0
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	1ad3      	subs	r3, r2, r3
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d901      	bls.n	80038c0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80038bc:	2303      	movs	r3, #3
 80038be:	e105      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80038c0:	4b5a      	ldr	r3, [pc, #360]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 80038c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80038c6:	f003 0302 	and.w	r3, r3, #2
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d1ef      	bne.n	80038ae <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	f000 80f9 	beq.w	8003aca <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038dc:	2b02      	cmp	r3, #2
 80038de:	f040 80cf 	bne.w	8003a80 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80038e2:	4b52      	ldr	r3, [pc, #328]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	f003 0203 	and.w	r2, r3, #3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d12c      	bne.n	8003950 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003900:	3b01      	subs	r3, #1
 8003902:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003904:	429a      	cmp	r2, r3
 8003906:	d123      	bne.n	8003950 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003912:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003914:	429a      	cmp	r2, r3
 8003916:	d11b      	bne.n	8003950 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003922:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003924:	429a      	cmp	r2, r3
 8003926:	d113      	bne.n	8003950 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003932:	085b      	lsrs	r3, r3, #1
 8003934:	3b01      	subs	r3, #1
 8003936:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003938:	429a      	cmp	r2, r3
 800393a:	d109      	bne.n	8003950 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003946:	085b      	lsrs	r3, r3, #1
 8003948:	3b01      	subs	r3, #1
 800394a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800394c:	429a      	cmp	r2, r3
 800394e:	d071      	beq.n	8003a34 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003950:	69bb      	ldr	r3, [r7, #24]
 8003952:	2b0c      	cmp	r3, #12
 8003954:	d068      	beq.n	8003a28 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003956:	4b35      	ldr	r3, [pc, #212]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d105      	bne.n	800396e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003962:	4b32      	ldr	r3, [pc, #200]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d001      	beq.n	8003972 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e0ac      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003972:	4b2e      	ldr	r3, [pc, #184]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a2d      	ldr	r2, [pc, #180]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 8003978:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800397c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800397e:	f7fd fe71 	bl	8001664 <HAL_GetTick>
 8003982:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003984:	e008      	b.n	8003998 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003986:	f7fd fe6d 	bl	8001664 <HAL_GetTick>
 800398a:	4602      	mov	r2, r0
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	1ad3      	subs	r3, r2, r3
 8003990:	2b02      	cmp	r3, #2
 8003992:	d901      	bls.n	8003998 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003994:	2303      	movs	r3, #3
 8003996:	e099      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003998:	4b24      	ldr	r3, [pc, #144]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d1f0      	bne.n	8003986 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80039a4:	4b21      	ldr	r3, [pc, #132]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 80039a6:	68da      	ldr	r2, [r3, #12]
 80039a8:	4b21      	ldr	r3, [pc, #132]	@ (8003a30 <HAL_RCC_OscConfig+0x788>)
 80039aa:	4013      	ands	r3, r2
 80039ac:	687a      	ldr	r2, [r7, #4]
 80039ae:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80039b0:	687a      	ldr	r2, [r7, #4]
 80039b2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80039b4:	3a01      	subs	r2, #1
 80039b6:	0112      	lsls	r2, r2, #4
 80039b8:	4311      	orrs	r1, r2
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80039be:	0212      	lsls	r2, r2, #8
 80039c0:	4311      	orrs	r1, r2
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80039c6:	0852      	lsrs	r2, r2, #1
 80039c8:	3a01      	subs	r2, #1
 80039ca:	0552      	lsls	r2, r2, #21
 80039cc:	4311      	orrs	r1, r2
 80039ce:	687a      	ldr	r2, [r7, #4]
 80039d0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80039d2:	0852      	lsrs	r2, r2, #1
 80039d4:	3a01      	subs	r2, #1
 80039d6:	0652      	lsls	r2, r2, #25
 80039d8:	4311      	orrs	r1, r2
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80039de:	06d2      	lsls	r2, r2, #27
 80039e0:	430a      	orrs	r2, r1
 80039e2:	4912      	ldr	r1, [pc, #72]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 80039e4:	4313      	orrs	r3, r2
 80039e6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80039e8:	4b10      	ldr	r3, [pc, #64]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a0f      	ldr	r2, [pc, #60]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 80039ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80039f2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80039f4:	4b0d      	ldr	r3, [pc, #52]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	4a0c      	ldr	r2, [pc, #48]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 80039fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80039fe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003a00:	f7fd fe30 	bl	8001664 <HAL_GetTick>
 8003a04:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a06:	e008      	b.n	8003a1a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a08:	f7fd fe2c 	bl	8001664 <HAL_GetTick>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d901      	bls.n	8003a1a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003a16:	2303      	movs	r3, #3
 8003a18:	e058      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a1a:	4b04      	ldr	r3, [pc, #16]	@ (8003a2c <HAL_RCC_OscConfig+0x784>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d0f0      	beq.n	8003a08 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a26:	e050      	b.n	8003aca <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e04f      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
 8003a2c:	40021000 	.word	0x40021000
 8003a30:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a34:	4b27      	ldr	r3, [pc, #156]	@ (8003ad4 <HAL_RCC_OscConfig+0x82c>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d144      	bne.n	8003aca <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003a40:	4b24      	ldr	r3, [pc, #144]	@ (8003ad4 <HAL_RCC_OscConfig+0x82c>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a23      	ldr	r2, [pc, #140]	@ (8003ad4 <HAL_RCC_OscConfig+0x82c>)
 8003a46:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a4a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a4c:	4b21      	ldr	r3, [pc, #132]	@ (8003ad4 <HAL_RCC_OscConfig+0x82c>)
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	4a20      	ldr	r2, [pc, #128]	@ (8003ad4 <HAL_RCC_OscConfig+0x82c>)
 8003a52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a56:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003a58:	f7fd fe04 	bl	8001664 <HAL_GetTick>
 8003a5c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a5e:	e008      	b.n	8003a72 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a60:	f7fd fe00 	bl	8001664 <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	2b02      	cmp	r3, #2
 8003a6c:	d901      	bls.n	8003a72 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003a6e:	2303      	movs	r3, #3
 8003a70:	e02c      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a72:	4b18      	ldr	r3, [pc, #96]	@ (8003ad4 <HAL_RCC_OscConfig+0x82c>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d0f0      	beq.n	8003a60 <HAL_RCC_OscConfig+0x7b8>
 8003a7e:	e024      	b.n	8003aca <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a80:	69bb      	ldr	r3, [r7, #24]
 8003a82:	2b0c      	cmp	r3, #12
 8003a84:	d01f      	beq.n	8003ac6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a86:	4b13      	ldr	r3, [pc, #76]	@ (8003ad4 <HAL_RCC_OscConfig+0x82c>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a12      	ldr	r2, [pc, #72]	@ (8003ad4 <HAL_RCC_OscConfig+0x82c>)
 8003a8c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a92:	f7fd fde7 	bl	8001664 <HAL_GetTick>
 8003a96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a98:	e008      	b.n	8003aac <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a9a:	f7fd fde3 	bl	8001664 <HAL_GetTick>
 8003a9e:	4602      	mov	r2, r0
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	1ad3      	subs	r3, r2, r3
 8003aa4:	2b02      	cmp	r3, #2
 8003aa6:	d901      	bls.n	8003aac <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003aa8:	2303      	movs	r3, #3
 8003aaa:	e00f      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003aac:	4b09      	ldr	r3, [pc, #36]	@ (8003ad4 <HAL_RCC_OscConfig+0x82c>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d1f0      	bne.n	8003a9a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003ab8:	4b06      	ldr	r3, [pc, #24]	@ (8003ad4 <HAL_RCC_OscConfig+0x82c>)
 8003aba:	68da      	ldr	r2, [r3, #12]
 8003abc:	4905      	ldr	r1, [pc, #20]	@ (8003ad4 <HAL_RCC_OscConfig+0x82c>)
 8003abe:	4b06      	ldr	r3, [pc, #24]	@ (8003ad8 <HAL_RCC_OscConfig+0x830>)
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	60cb      	str	r3, [r1, #12]
 8003ac4:	e001      	b.n	8003aca <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e000      	b.n	8003acc <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003aca:	2300      	movs	r3, #0
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	3720      	adds	r7, #32
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	40021000 	.word	0x40021000
 8003ad8:	feeefffc 	.word	0xfeeefffc

08003adc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b086      	sub	sp, #24
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
 8003ae4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d101      	bne.n	8003af4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e11d      	b.n	8003d30 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003af4:	4b90      	ldr	r3, [pc, #576]	@ (8003d38 <HAL_RCC_ClockConfig+0x25c>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 030f 	and.w	r3, r3, #15
 8003afc:	683a      	ldr	r2, [r7, #0]
 8003afe:	429a      	cmp	r2, r3
 8003b00:	d910      	bls.n	8003b24 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b02:	4b8d      	ldr	r3, [pc, #564]	@ (8003d38 <HAL_RCC_ClockConfig+0x25c>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f023 020f 	bic.w	r2, r3, #15
 8003b0a:	498b      	ldr	r1, [pc, #556]	@ (8003d38 <HAL_RCC_ClockConfig+0x25c>)
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b12:	4b89      	ldr	r3, [pc, #548]	@ (8003d38 <HAL_RCC_ClockConfig+0x25c>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 030f 	and.w	r3, r3, #15
 8003b1a:	683a      	ldr	r2, [r7, #0]
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d001      	beq.n	8003b24 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	e105      	b.n	8003d30 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f003 0302 	and.w	r3, r3, #2
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d010      	beq.n	8003b52 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	689a      	ldr	r2, [r3, #8]
 8003b34:	4b81      	ldr	r3, [pc, #516]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	d908      	bls.n	8003b52 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b40:	4b7e      	ldr	r3, [pc, #504]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	689b      	ldr	r3, [r3, #8]
 8003b4c:	497b      	ldr	r1, [pc, #492]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0301 	and.w	r3, r3, #1
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d079      	beq.n	8003c52 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	2b03      	cmp	r3, #3
 8003b64:	d11e      	bne.n	8003ba4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b66:	4b75      	ldr	r3, [pc, #468]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d101      	bne.n	8003b76 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e0dc      	b.n	8003d30 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003b76:	f000 f9dd 	bl	8003f34 <RCC_GetSysClockFreqFromPLLSource>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	4a70      	ldr	r2, [pc, #448]	@ (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d946      	bls.n	8003c10 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003b82:	4b6e      	ldr	r3, [pc, #440]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d140      	bne.n	8003c10 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003b8e:	4b6b      	ldr	r3, [pc, #428]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003b96:	4a69      	ldr	r2, [pc, #420]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003b98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b9c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003b9e:	2380      	movs	r3, #128	@ 0x80
 8003ba0:	617b      	str	r3, [r7, #20]
 8003ba2:	e035      	b.n	8003c10 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d107      	bne.n	8003bbc <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003bac:	4b63      	ldr	r3, [pc, #396]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d115      	bne.n	8003be4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e0b9      	b.n	8003d30 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d107      	bne.n	8003bd4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003bc4:	4b5d      	ldr	r3, [pc, #372]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 0302 	and.w	r3, r3, #2
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d109      	bne.n	8003be4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e0ad      	b.n	8003d30 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bd4:	4b59      	ldr	r3, [pc, #356]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d101      	bne.n	8003be4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e0a5      	b.n	8003d30 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003be4:	f000 f8b4 	bl	8003d50 <HAL_RCC_GetSysClockFreq>
 8003be8:	4603      	mov	r3, r0
 8003bea:	4a55      	ldr	r2, [pc, #340]	@ (8003d40 <HAL_RCC_ClockConfig+0x264>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d90f      	bls.n	8003c10 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003bf0:	4b52      	ldr	r3, [pc, #328]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d109      	bne.n	8003c10 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003bfc:	4b4f      	ldr	r3, [pc, #316]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c04:	4a4d      	ldr	r2, [pc, #308]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003c06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c0a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003c0c:	2380      	movs	r3, #128	@ 0x80
 8003c0e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003c10:	4b4a      	ldr	r3, [pc, #296]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	f023 0203 	bic.w	r2, r3, #3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	4947      	ldr	r1, [pc, #284]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c22:	f7fd fd1f 	bl	8001664 <HAL_GetTick>
 8003c26:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c28:	e00a      	b.n	8003c40 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c2a:	f7fd fd1b 	bl	8001664 <HAL_GetTick>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d901      	bls.n	8003c40 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003c3c:	2303      	movs	r3, #3
 8003c3e:	e077      	b.n	8003d30 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c40:	4b3e      	ldr	r3, [pc, #248]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	f003 020c 	and.w	r2, r3, #12
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	009b      	lsls	r3, r3, #2
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d1eb      	bne.n	8003c2a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	2b80      	cmp	r3, #128	@ 0x80
 8003c56:	d105      	bne.n	8003c64 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003c58:	4b38      	ldr	r3, [pc, #224]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	4a37      	ldr	r2, [pc, #220]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003c5e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c62:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0302 	and.w	r3, r3, #2
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d010      	beq.n	8003c92 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	689a      	ldr	r2, [r3, #8]
 8003c74:	4b31      	ldr	r3, [pc, #196]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d208      	bcs.n	8003c92 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c80:	4b2e      	ldr	r3, [pc, #184]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	492b      	ldr	r1, [pc, #172]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c92:	4b29      	ldr	r3, [pc, #164]	@ (8003d38 <HAL_RCC_ClockConfig+0x25c>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 030f 	and.w	r3, r3, #15
 8003c9a:	683a      	ldr	r2, [r7, #0]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d210      	bcs.n	8003cc2 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ca0:	4b25      	ldr	r3, [pc, #148]	@ (8003d38 <HAL_RCC_ClockConfig+0x25c>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f023 020f 	bic.w	r2, r3, #15
 8003ca8:	4923      	ldr	r1, [pc, #140]	@ (8003d38 <HAL_RCC_ClockConfig+0x25c>)
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cb0:	4b21      	ldr	r3, [pc, #132]	@ (8003d38 <HAL_RCC_ClockConfig+0x25c>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f003 030f 	and.w	r3, r3, #15
 8003cb8:	683a      	ldr	r2, [r7, #0]
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d001      	beq.n	8003cc2 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e036      	b.n	8003d30 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 0304 	and.w	r3, r3, #4
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d008      	beq.n	8003ce0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cce:	4b1b      	ldr	r3, [pc, #108]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	68db      	ldr	r3, [r3, #12]
 8003cda:	4918      	ldr	r1, [pc, #96]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 0308 	and.w	r3, r3, #8
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d009      	beq.n	8003d00 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003cec:	4b13      	ldr	r3, [pc, #76]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	691b      	ldr	r3, [r3, #16]
 8003cf8:	00db      	lsls	r3, r3, #3
 8003cfa:	4910      	ldr	r1, [pc, #64]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003d00:	f000 f826 	bl	8003d50 <HAL_RCC_GetSysClockFreq>
 8003d04:	4602      	mov	r2, r0
 8003d06:	4b0d      	ldr	r3, [pc, #52]	@ (8003d3c <HAL_RCC_ClockConfig+0x260>)
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	091b      	lsrs	r3, r3, #4
 8003d0c:	f003 030f 	and.w	r3, r3, #15
 8003d10:	490c      	ldr	r1, [pc, #48]	@ (8003d44 <HAL_RCC_ClockConfig+0x268>)
 8003d12:	5ccb      	ldrb	r3, [r1, r3]
 8003d14:	f003 031f 	and.w	r3, r3, #31
 8003d18:	fa22 f303 	lsr.w	r3, r2, r3
 8003d1c:	4a0a      	ldr	r2, [pc, #40]	@ (8003d48 <HAL_RCC_ClockConfig+0x26c>)
 8003d1e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003d20:	4b0a      	ldr	r3, [pc, #40]	@ (8003d4c <HAL_RCC_ClockConfig+0x270>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4618      	mov	r0, r3
 8003d26:	f7fd fc4d 	bl	80015c4 <HAL_InitTick>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	73fb      	strb	r3, [r7, #15]

  return status;
 8003d2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3718      	adds	r7, #24
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	40022000 	.word	0x40022000
 8003d3c:	40021000 	.word	0x40021000
 8003d40:	04c4b400 	.word	0x04c4b400
 8003d44:	08005b78 	.word	0x08005b78
 8003d48:	20000004 	.word	0x20000004
 8003d4c:	20000008 	.word	0x20000008

08003d50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b089      	sub	sp, #36	@ 0x24
 8003d54:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003d56:	2300      	movs	r3, #0
 8003d58:	61fb      	str	r3, [r7, #28]
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d5e:	4b3e      	ldr	r3, [pc, #248]	@ (8003e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	f003 030c 	and.w	r3, r3, #12
 8003d66:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d68:	4b3b      	ldr	r3, [pc, #236]	@ (8003e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d6a:	68db      	ldr	r3, [r3, #12]
 8003d6c:	f003 0303 	and.w	r3, r3, #3
 8003d70:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d005      	beq.n	8003d84 <HAL_RCC_GetSysClockFreq+0x34>
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	2b0c      	cmp	r3, #12
 8003d7c:	d121      	bne.n	8003dc2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d11e      	bne.n	8003dc2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003d84:	4b34      	ldr	r3, [pc, #208]	@ (8003e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0308 	and.w	r3, r3, #8
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d107      	bne.n	8003da0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003d90:	4b31      	ldr	r3, [pc, #196]	@ (8003e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d96:	0a1b      	lsrs	r3, r3, #8
 8003d98:	f003 030f 	and.w	r3, r3, #15
 8003d9c:	61fb      	str	r3, [r7, #28]
 8003d9e:	e005      	b.n	8003dac <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003da0:	4b2d      	ldr	r3, [pc, #180]	@ (8003e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	091b      	lsrs	r3, r3, #4
 8003da6:	f003 030f 	and.w	r3, r3, #15
 8003daa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003dac:	4a2b      	ldr	r2, [pc, #172]	@ (8003e5c <HAL_RCC_GetSysClockFreq+0x10c>)
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003db4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d10d      	bne.n	8003dd8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003dc0:	e00a      	b.n	8003dd8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	2b04      	cmp	r3, #4
 8003dc6:	d102      	bne.n	8003dce <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003dc8:	4b25      	ldr	r3, [pc, #148]	@ (8003e60 <HAL_RCC_GetSysClockFreq+0x110>)
 8003dca:	61bb      	str	r3, [r7, #24]
 8003dcc:	e004      	b.n	8003dd8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	2b08      	cmp	r3, #8
 8003dd2:	d101      	bne.n	8003dd8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003dd4:	4b23      	ldr	r3, [pc, #140]	@ (8003e64 <HAL_RCC_GetSysClockFreq+0x114>)
 8003dd6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	2b0c      	cmp	r3, #12
 8003ddc:	d134      	bne.n	8003e48 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003dde:	4b1e      	ldr	r3, [pc, #120]	@ (8003e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	f003 0303 	and.w	r3, r3, #3
 8003de6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	d003      	beq.n	8003df6 <HAL_RCC_GetSysClockFreq+0xa6>
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	2b03      	cmp	r3, #3
 8003df2:	d003      	beq.n	8003dfc <HAL_RCC_GetSysClockFreq+0xac>
 8003df4:	e005      	b.n	8003e02 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003df6:	4b1a      	ldr	r3, [pc, #104]	@ (8003e60 <HAL_RCC_GetSysClockFreq+0x110>)
 8003df8:	617b      	str	r3, [r7, #20]
      break;
 8003dfa:	e005      	b.n	8003e08 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003dfc:	4b19      	ldr	r3, [pc, #100]	@ (8003e64 <HAL_RCC_GetSysClockFreq+0x114>)
 8003dfe:	617b      	str	r3, [r7, #20]
      break;
 8003e00:	e002      	b.n	8003e08 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003e02:	69fb      	ldr	r3, [r7, #28]
 8003e04:	617b      	str	r3, [r7, #20]
      break;
 8003e06:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003e08:	4b13      	ldr	r3, [pc, #76]	@ (8003e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e0a:	68db      	ldr	r3, [r3, #12]
 8003e0c:	091b      	lsrs	r3, r3, #4
 8003e0e:	f003 030f 	and.w	r3, r3, #15
 8003e12:	3301      	adds	r3, #1
 8003e14:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003e16:	4b10      	ldr	r3, [pc, #64]	@ (8003e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e18:	68db      	ldr	r3, [r3, #12]
 8003e1a:	0a1b      	lsrs	r3, r3, #8
 8003e1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e20:	697a      	ldr	r2, [r7, #20]
 8003e22:	fb03 f202 	mul.w	r2, r3, r2
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e2c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003e2e:	4b0a      	ldr	r3, [pc, #40]	@ (8003e58 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e30:	68db      	ldr	r3, [r3, #12]
 8003e32:	0e5b      	lsrs	r3, r3, #25
 8003e34:	f003 0303 	and.w	r3, r3, #3
 8003e38:	3301      	adds	r3, #1
 8003e3a:	005b      	lsls	r3, r3, #1
 8003e3c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003e3e:	697a      	ldr	r2, [r7, #20]
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e46:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003e48:	69bb      	ldr	r3, [r7, #24]
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3724      	adds	r7, #36	@ 0x24
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e54:	4770      	bx	lr
 8003e56:	bf00      	nop
 8003e58:	40021000 	.word	0x40021000
 8003e5c:	08005b88 	.word	0x08005b88
 8003e60:	00f42400 	.word	0x00f42400
 8003e64:	007a1200 	.word	0x007a1200

08003e68 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e6c:	4b03      	ldr	r3, [pc, #12]	@ (8003e7c <HAL_RCC_GetHCLKFreq+0x14>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	46bd      	mov	sp, r7
 8003e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e78:	4770      	bx	lr
 8003e7a:	bf00      	nop
 8003e7c:	20000004 	.word	0x20000004

08003e80 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b086      	sub	sp, #24
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003e88:	2300      	movs	r3, #0
 8003e8a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003e8c:	4b27      	ldr	r3, [pc, #156]	@ (8003f2c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003e8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d003      	beq.n	8003ea0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003e98:	f7ff f942 	bl	8003120 <HAL_PWREx_GetVoltageRange>
 8003e9c:	6178      	str	r0, [r7, #20]
 8003e9e:	e014      	b.n	8003eca <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003ea0:	4b22      	ldr	r3, [pc, #136]	@ (8003f2c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003ea2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ea4:	4a21      	ldr	r2, [pc, #132]	@ (8003f2c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003ea6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003eaa:	6593      	str	r3, [r2, #88]	@ 0x58
 8003eac:	4b1f      	ldr	r3, [pc, #124]	@ (8003f2c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003eae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003eb4:	60fb      	str	r3, [r7, #12]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003eb8:	f7ff f932 	bl	8003120 <HAL_PWREx_GetVoltageRange>
 8003ebc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003ebe:	4b1b      	ldr	r3, [pc, #108]	@ (8003f2c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003ec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ec2:	4a1a      	ldr	r2, [pc, #104]	@ (8003f2c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003ec4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ec8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ed0:	d10b      	bne.n	8003eea <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2b80      	cmp	r3, #128	@ 0x80
 8003ed6:	d913      	bls.n	8003f00 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2ba0      	cmp	r3, #160	@ 0xa0
 8003edc:	d902      	bls.n	8003ee4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003ede:	2302      	movs	r3, #2
 8003ee0:	613b      	str	r3, [r7, #16]
 8003ee2:	e00d      	b.n	8003f00 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	613b      	str	r3, [r7, #16]
 8003ee8:	e00a      	b.n	8003f00 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2b7f      	cmp	r3, #127	@ 0x7f
 8003eee:	d902      	bls.n	8003ef6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003ef0:	2302      	movs	r3, #2
 8003ef2:	613b      	str	r3, [r7, #16]
 8003ef4:	e004      	b.n	8003f00 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2b70      	cmp	r3, #112	@ 0x70
 8003efa:	d101      	bne.n	8003f00 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003efc:	2301      	movs	r3, #1
 8003efe:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003f00:	4b0b      	ldr	r3, [pc, #44]	@ (8003f30 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f023 020f 	bic.w	r2, r3, #15
 8003f08:	4909      	ldr	r1, [pc, #36]	@ (8003f30 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003f10:	4b07      	ldr	r3, [pc, #28]	@ (8003f30 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f003 030f 	and.w	r3, r3, #15
 8003f18:	693a      	ldr	r2, [r7, #16]
 8003f1a:	429a      	cmp	r2, r3
 8003f1c:	d001      	beq.n	8003f22 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e000      	b.n	8003f24 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003f22:	2300      	movs	r3, #0
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	3718      	adds	r7, #24
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	40021000 	.word	0x40021000
 8003f30:	40022000 	.word	0x40022000

08003f34 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003f34:	b480      	push	{r7}
 8003f36:	b087      	sub	sp, #28
 8003f38:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003f3a:	4b2d      	ldr	r3, [pc, #180]	@ (8003ff0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003f3c:	68db      	ldr	r3, [r3, #12]
 8003f3e:	f003 0303 	and.w	r3, r3, #3
 8003f42:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2b03      	cmp	r3, #3
 8003f48:	d00b      	beq.n	8003f62 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2b03      	cmp	r3, #3
 8003f4e:	d825      	bhi.n	8003f9c <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d008      	beq.n	8003f68 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2b02      	cmp	r3, #2
 8003f5a:	d11f      	bne.n	8003f9c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003f5c:	4b25      	ldr	r3, [pc, #148]	@ (8003ff4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003f5e:	613b      	str	r3, [r7, #16]
    break;
 8003f60:	e01f      	b.n	8003fa2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003f62:	4b25      	ldr	r3, [pc, #148]	@ (8003ff8 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003f64:	613b      	str	r3, [r7, #16]
    break;
 8003f66:	e01c      	b.n	8003fa2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003f68:	4b21      	ldr	r3, [pc, #132]	@ (8003ff0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 0308 	and.w	r3, r3, #8
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d107      	bne.n	8003f84 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003f74:	4b1e      	ldr	r3, [pc, #120]	@ (8003ff0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003f76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f7a:	0a1b      	lsrs	r3, r3, #8
 8003f7c:	f003 030f 	and.w	r3, r3, #15
 8003f80:	617b      	str	r3, [r7, #20]
 8003f82:	e005      	b.n	8003f90 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003f84:	4b1a      	ldr	r3, [pc, #104]	@ (8003ff0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	091b      	lsrs	r3, r3, #4
 8003f8a:	f003 030f 	and.w	r3, r3, #15
 8003f8e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8003f90:	4a1a      	ldr	r2, [pc, #104]	@ (8003ffc <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f98:	613b      	str	r3, [r7, #16]
    break;
 8003f9a:	e002      	b.n	8003fa2 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	613b      	str	r3, [r7, #16]
    break;
 8003fa0:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003fa2:	4b13      	ldr	r3, [pc, #76]	@ (8003ff0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	091b      	lsrs	r3, r3, #4
 8003fa8:	f003 030f 	and.w	r3, r3, #15
 8003fac:	3301      	adds	r3, #1
 8003fae:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003fb0:	4b0f      	ldr	r3, [pc, #60]	@ (8003ff0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	0a1b      	lsrs	r3, r3, #8
 8003fb6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003fba:	693a      	ldr	r2, [r7, #16]
 8003fbc:	fb03 f202 	mul.w	r2, r3, r2
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fc6:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003fc8:	4b09      	ldr	r3, [pc, #36]	@ (8003ff0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	0e5b      	lsrs	r3, r3, #25
 8003fce:	f003 0303 	and.w	r3, r3, #3
 8003fd2:	3301      	adds	r3, #1
 8003fd4:	005b      	lsls	r3, r3, #1
 8003fd6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003fd8:	693a      	ldr	r2, [r7, #16]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fe0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003fe2:	683b      	ldr	r3, [r7, #0]
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	371c      	adds	r7, #28
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fee:	4770      	bx	lr
 8003ff0:	40021000 	.word	0x40021000
 8003ff4:	00f42400 	.word	0x00f42400
 8003ff8:	007a1200 	.word	0x007a1200
 8003ffc:	08005b88 	.word	0x08005b88

08004000 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b086      	sub	sp, #24
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004008:	2300      	movs	r3, #0
 800400a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800400c:	2300      	movs	r3, #0
 800400e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004018:	2b00      	cmp	r3, #0
 800401a:	d040      	beq.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004020:	2b80      	cmp	r3, #128	@ 0x80
 8004022:	d02a      	beq.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004024:	2b80      	cmp	r3, #128	@ 0x80
 8004026:	d825      	bhi.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004028:	2b60      	cmp	r3, #96	@ 0x60
 800402a:	d026      	beq.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800402c:	2b60      	cmp	r3, #96	@ 0x60
 800402e:	d821      	bhi.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004030:	2b40      	cmp	r3, #64	@ 0x40
 8004032:	d006      	beq.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004034:	2b40      	cmp	r3, #64	@ 0x40
 8004036:	d81d      	bhi.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004038:	2b00      	cmp	r3, #0
 800403a:	d009      	beq.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800403c:	2b20      	cmp	r3, #32
 800403e:	d010      	beq.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004040:	e018      	b.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004042:	4b89      	ldr	r3, [pc, #548]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	4a88      	ldr	r2, [pc, #544]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004048:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800404c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800404e:	e015      	b.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	3304      	adds	r3, #4
 8004054:	2100      	movs	r1, #0
 8004056:	4618      	mov	r0, r3
 8004058:	f000 fb02 	bl	8004660 <RCCEx_PLLSAI1_Config>
 800405c:	4603      	mov	r3, r0
 800405e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004060:	e00c      	b.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	3320      	adds	r3, #32
 8004066:	2100      	movs	r1, #0
 8004068:	4618      	mov	r0, r3
 800406a:	f000 fbed 	bl	8004848 <RCCEx_PLLSAI2_Config>
 800406e:	4603      	mov	r3, r0
 8004070:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004072:	e003      	b.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	74fb      	strb	r3, [r7, #19]
      break;
 8004078:	e000      	b.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800407a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800407c:	7cfb      	ldrb	r3, [r7, #19]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d10b      	bne.n	800409a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004082:	4b79      	ldr	r3, [pc, #484]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004084:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004088:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004090:	4975      	ldr	r1, [pc, #468]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004092:	4313      	orrs	r3, r2
 8004094:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004098:	e001      	b.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800409a:	7cfb      	ldrb	r3, [r7, #19]
 800409c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d047      	beq.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040b2:	d030      	beq.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80040b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040b8:	d82a      	bhi.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80040ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040be:	d02a      	beq.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80040c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040c4:	d824      	bhi.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80040c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040ca:	d008      	beq.n	80040de <HAL_RCCEx_PeriphCLKConfig+0xde>
 80040cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040d0:	d81e      	bhi.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d00a      	beq.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0xec>
 80040d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040da:	d010      	beq.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80040dc:	e018      	b.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80040de:	4b62      	ldr	r3, [pc, #392]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	4a61      	ldr	r2, [pc, #388]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80040e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040e8:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80040ea:	e015      	b.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	3304      	adds	r3, #4
 80040f0:	2100      	movs	r1, #0
 80040f2:	4618      	mov	r0, r3
 80040f4:	f000 fab4 	bl	8004660 <RCCEx_PLLSAI1_Config>
 80040f8:	4603      	mov	r3, r0
 80040fa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80040fc:	e00c      	b.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	3320      	adds	r3, #32
 8004102:	2100      	movs	r1, #0
 8004104:	4618      	mov	r0, r3
 8004106:	f000 fb9f 	bl	8004848 <RCCEx_PLLSAI2_Config>
 800410a:	4603      	mov	r3, r0
 800410c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800410e:	e003      	b.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004110:	2301      	movs	r3, #1
 8004112:	74fb      	strb	r3, [r7, #19]
      break;
 8004114:	e000      	b.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8004116:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004118:	7cfb      	ldrb	r3, [r7, #19]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d10b      	bne.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800411e:	4b52      	ldr	r3, [pc, #328]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004120:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004124:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800412c:	494e      	ldr	r1, [pc, #312]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800412e:	4313      	orrs	r3, r2
 8004130:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004134:	e001      	b.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004136:	7cfb      	ldrb	r3, [r7, #19]
 8004138:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004142:	2b00      	cmp	r3, #0
 8004144:	f000 809f 	beq.w	8004286 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004148:	2300      	movs	r3, #0
 800414a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800414c:	4b46      	ldr	r3, [pc, #280]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800414e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004150:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004154:	2b00      	cmp	r3, #0
 8004156:	d101      	bne.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004158:	2301      	movs	r3, #1
 800415a:	e000      	b.n	800415e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800415c:	2300      	movs	r3, #0
 800415e:	2b00      	cmp	r3, #0
 8004160:	d00d      	beq.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004162:	4b41      	ldr	r3, [pc, #260]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004164:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004166:	4a40      	ldr	r2, [pc, #256]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004168:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800416c:	6593      	str	r3, [r2, #88]	@ 0x58
 800416e:	4b3e      	ldr	r3, [pc, #248]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004172:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004176:	60bb      	str	r3, [r7, #8]
 8004178:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800417a:	2301      	movs	r3, #1
 800417c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800417e:	4b3b      	ldr	r3, [pc, #236]	@ (800426c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a3a      	ldr	r2, [pc, #232]	@ (800426c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004184:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004188:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800418a:	f7fd fa6b 	bl	8001664 <HAL_GetTick>
 800418e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004190:	e009      	b.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004192:	f7fd fa67 	bl	8001664 <HAL_GetTick>
 8004196:	4602      	mov	r2, r0
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	1ad3      	subs	r3, r2, r3
 800419c:	2b02      	cmp	r3, #2
 800419e:	d902      	bls.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80041a0:	2303      	movs	r3, #3
 80041a2:	74fb      	strb	r3, [r7, #19]
        break;
 80041a4:	e005      	b.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80041a6:	4b31      	ldr	r3, [pc, #196]	@ (800426c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d0ef      	beq.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80041b2:	7cfb      	ldrb	r3, [r7, #19]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d15b      	bne.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80041b8:	4b2b      	ldr	r3, [pc, #172]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041c2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d01f      	beq.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041d0:	697a      	ldr	r2, [r7, #20]
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d019      	beq.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80041d6:	4b24      	ldr	r3, [pc, #144]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041e0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80041e2:	4b21      	ldr	r3, [pc, #132]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041e8:	4a1f      	ldr	r2, [pc, #124]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041ee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80041f2:	4b1d      	ldr	r3, [pc, #116]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041f8:	4a1b      	ldr	r2, [pc, #108]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004202:	4a19      	ldr	r2, [pc, #100]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	f003 0301 	and.w	r3, r3, #1
 8004210:	2b00      	cmp	r3, #0
 8004212:	d016      	beq.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004214:	f7fd fa26 	bl	8001664 <HAL_GetTick>
 8004218:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800421a:	e00b      	b.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800421c:	f7fd fa22 	bl	8001664 <HAL_GetTick>
 8004220:	4602      	mov	r2, r0
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	f241 3288 	movw	r2, #5000	@ 0x1388
 800422a:	4293      	cmp	r3, r2
 800422c:	d902      	bls.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800422e:	2303      	movs	r3, #3
 8004230:	74fb      	strb	r3, [r7, #19]
            break;
 8004232:	e006      	b.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004234:	4b0c      	ldr	r3, [pc, #48]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800423a:	f003 0302 	and.w	r3, r3, #2
 800423e:	2b00      	cmp	r3, #0
 8004240:	d0ec      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8004242:	7cfb      	ldrb	r3, [r7, #19]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d10c      	bne.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004248:	4b07      	ldr	r3, [pc, #28]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800424a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800424e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004258:	4903      	ldr	r1, [pc, #12]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800425a:	4313      	orrs	r3, r2
 800425c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004260:	e008      	b.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004262:	7cfb      	ldrb	r3, [r7, #19]
 8004264:	74bb      	strb	r3, [r7, #18]
 8004266:	e005      	b.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004268:	40021000 	.word	0x40021000
 800426c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004270:	7cfb      	ldrb	r3, [r7, #19]
 8004272:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004274:	7c7b      	ldrb	r3, [r7, #17]
 8004276:	2b01      	cmp	r3, #1
 8004278:	d105      	bne.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800427a:	4ba0      	ldr	r3, [pc, #640]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800427c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800427e:	4a9f      	ldr	r2, [pc, #636]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004280:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004284:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 0301 	and.w	r3, r3, #1
 800428e:	2b00      	cmp	r3, #0
 8004290:	d00a      	beq.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004292:	4b9a      	ldr	r3, [pc, #616]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004294:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004298:	f023 0203 	bic.w	r2, r3, #3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042a0:	4996      	ldr	r1, [pc, #600]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042a2:	4313      	orrs	r3, r2
 80042a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0302 	and.w	r3, r3, #2
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d00a      	beq.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80042b4:	4b91      	ldr	r3, [pc, #580]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ba:	f023 020c 	bic.w	r2, r3, #12
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c2:	498e      	ldr	r1, [pc, #568]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042c4:	4313      	orrs	r3, r2
 80042c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f003 0304 	and.w	r3, r3, #4
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d00a      	beq.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80042d6:	4b89      	ldr	r3, [pc, #548]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042dc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042e4:	4985      	ldr	r1, [pc, #532]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042e6:	4313      	orrs	r3, r2
 80042e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 0308 	and.w	r3, r3, #8
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d00a      	beq.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80042f8:	4b80      	ldr	r3, [pc, #512]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80042fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042fe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004306:	497d      	ldr	r1, [pc, #500]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004308:	4313      	orrs	r3, r2
 800430a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 0310 	and.w	r3, r3, #16
 8004316:	2b00      	cmp	r3, #0
 8004318:	d00a      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800431a:	4b78      	ldr	r3, [pc, #480]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800431c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004320:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004328:	4974      	ldr	r1, [pc, #464]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800432a:	4313      	orrs	r3, r2
 800432c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 0320 	and.w	r3, r3, #32
 8004338:	2b00      	cmp	r3, #0
 800433a:	d00a      	beq.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800433c:	4b6f      	ldr	r3, [pc, #444]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800433e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004342:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800434a:	496c      	ldr	r1, [pc, #432]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800434c:	4313      	orrs	r3, r2
 800434e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800435a:	2b00      	cmp	r3, #0
 800435c:	d00a      	beq.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800435e:	4b67      	ldr	r3, [pc, #412]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004360:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004364:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800436c:	4963      	ldr	r1, [pc, #396]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800436e:	4313      	orrs	r3, r2
 8004370:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800437c:	2b00      	cmp	r3, #0
 800437e:	d00a      	beq.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004380:	4b5e      	ldr	r3, [pc, #376]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004382:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004386:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800438e:	495b      	ldr	r1, [pc, #364]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004390:	4313      	orrs	r3, r2
 8004392:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d00a      	beq.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80043a2:	4b56      	ldr	r3, [pc, #344]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043a8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043b0:	4952      	ldr	r1, [pc, #328]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043b2:	4313      	orrs	r3, r2
 80043b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d00a      	beq.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80043c4:	4b4d      	ldr	r3, [pc, #308]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043ca:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043d2:	494a      	ldr	r1, [pc, #296]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043d4:	4313      	orrs	r3, r2
 80043d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d00a      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80043e6:	4b45      	ldr	r3, [pc, #276]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043ec:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043f4:	4941      	ldr	r1, [pc, #260]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043f6:	4313      	orrs	r3, r2
 80043f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004404:	2b00      	cmp	r3, #0
 8004406:	d00a      	beq.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004408:	4b3c      	ldr	r3, [pc, #240]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800440a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800440e:	f023 0203 	bic.w	r2, r3, #3
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004416:	4939      	ldr	r1, [pc, #228]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004418:	4313      	orrs	r3, r2
 800441a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004426:	2b00      	cmp	r3, #0
 8004428:	d028      	beq.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800442a:	4b34      	ldr	r3, [pc, #208]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800442c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004430:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004438:	4930      	ldr	r1, [pc, #192]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800443a:	4313      	orrs	r3, r2
 800443c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004444:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004448:	d106      	bne.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800444a:	4b2c      	ldr	r3, [pc, #176]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800444c:	68db      	ldr	r3, [r3, #12]
 800444e:	4a2b      	ldr	r2, [pc, #172]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004450:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004454:	60d3      	str	r3, [r2, #12]
 8004456:	e011      	b.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800445c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004460:	d10c      	bne.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	3304      	adds	r3, #4
 8004466:	2101      	movs	r1, #1
 8004468:	4618      	mov	r0, r3
 800446a:	f000 f8f9 	bl	8004660 <RCCEx_PLLSAI1_Config>
 800446e:	4603      	mov	r3, r0
 8004470:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004472:	7cfb      	ldrb	r3, [r7, #19]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d001      	beq.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004478:	7cfb      	ldrb	r3, [r7, #19]
 800447a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004484:	2b00      	cmp	r3, #0
 8004486:	d04d      	beq.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800448c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004490:	d108      	bne.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004492:	4b1a      	ldr	r3, [pc, #104]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004494:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004498:	4a18      	ldr	r2, [pc, #96]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800449a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800449e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80044a2:	e012      	b.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80044a4:	4b15      	ldr	r3, [pc, #84]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80044aa:	4a14      	ldr	r2, [pc, #80]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044ac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80044b0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80044b4:	4b11      	ldr	r3, [pc, #68]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044ba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80044c2:	490e      	ldr	r1, [pc, #56]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044c4:	4313      	orrs	r3, r2
 80044c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80044ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044d2:	d106      	bne.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044d4:	4b09      	ldr	r3, [pc, #36]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	4a08      	ldr	r2, [pc, #32]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044de:	60d3      	str	r3, [r2, #12]
 80044e0:	e020      	b.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80044e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80044ea:	d109      	bne.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80044ec:	4b03      	ldr	r3, [pc, #12]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	4a02      	ldr	r2, [pc, #8]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044f6:	60d3      	str	r3, [r2, #12]
 80044f8:	e014      	b.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80044fa:	bf00      	nop
 80044fc:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004504:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004508:	d10c      	bne.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	3304      	adds	r3, #4
 800450e:	2101      	movs	r1, #1
 8004510:	4618      	mov	r0, r3
 8004512:	f000 f8a5 	bl	8004660 <RCCEx_PLLSAI1_Config>
 8004516:	4603      	mov	r3, r0
 8004518:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800451a:	7cfb      	ldrb	r3, [r7, #19]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d001      	beq.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004520:	7cfb      	ldrb	r3, [r7, #19]
 8004522:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800452c:	2b00      	cmp	r3, #0
 800452e:	d028      	beq.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004530:	4b4a      	ldr	r3, [pc, #296]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004532:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004536:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800453e:	4947      	ldr	r1, [pc, #284]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004540:	4313      	orrs	r3, r2
 8004542:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800454a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800454e:	d106      	bne.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004550:	4b42      	ldr	r3, [pc, #264]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	4a41      	ldr	r2, [pc, #260]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004556:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800455a:	60d3      	str	r3, [r2, #12]
 800455c:	e011      	b.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004562:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004566:	d10c      	bne.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	3304      	adds	r3, #4
 800456c:	2101      	movs	r1, #1
 800456e:	4618      	mov	r0, r3
 8004570:	f000 f876 	bl	8004660 <RCCEx_PLLSAI1_Config>
 8004574:	4603      	mov	r3, r0
 8004576:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004578:	7cfb      	ldrb	r3, [r7, #19]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d001      	beq.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800457e:	7cfb      	ldrb	r3, [r7, #19]
 8004580:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800458a:	2b00      	cmp	r3, #0
 800458c:	d01e      	beq.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800458e:	4b33      	ldr	r3, [pc, #204]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004590:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004594:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800459e:	492f      	ldr	r1, [pc, #188]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045a0:	4313      	orrs	r3, r2
 80045a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80045b0:	d10c      	bne.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	3304      	adds	r3, #4
 80045b6:	2102      	movs	r1, #2
 80045b8:	4618      	mov	r0, r3
 80045ba:	f000 f851 	bl	8004660 <RCCEx_PLLSAI1_Config>
 80045be:	4603      	mov	r3, r0
 80045c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80045c2:	7cfb      	ldrb	r3, [r7, #19]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d001      	beq.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80045c8:	7cfb      	ldrb	r3, [r7, #19]
 80045ca:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d00b      	beq.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80045d8:	4b20      	ldr	r3, [pc, #128]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045da:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80045de:	f023 0204 	bic.w	r2, r3, #4
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045e8:	491c      	ldr	r1, [pc, #112]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045ea:	4313      	orrs	r3, r2
 80045ec:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d00b      	beq.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80045fc:	4b17      	ldr	r3, [pc, #92]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004602:	f023 0218 	bic.w	r2, r3, #24
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800460c:	4913      	ldr	r1, [pc, #76]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800460e:	4313      	orrs	r3, r2
 8004610:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800461c:	2b00      	cmp	r3, #0
 800461e:	d017      	beq.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004620:	4b0e      	ldr	r3, [pc, #56]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004622:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004626:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004630:	490a      	ldr	r1, [pc, #40]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004632:	4313      	orrs	r3, r2
 8004634:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800463e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004642:	d105      	bne.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004644:	4b05      	ldr	r3, [pc, #20]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004646:	68db      	ldr	r3, [r3, #12]
 8004648:	4a04      	ldr	r2, [pc, #16]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800464a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800464e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004650:	7cbb      	ldrb	r3, [r7, #18]
}
 8004652:	4618      	mov	r0, r3
 8004654:	3718      	adds	r7, #24
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
 800465a:	bf00      	nop
 800465c:	40021000 	.word	0x40021000

08004660 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b084      	sub	sp, #16
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800466a:	2300      	movs	r3, #0
 800466c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800466e:	4b72      	ldr	r3, [pc, #456]	@ (8004838 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004670:	68db      	ldr	r3, [r3, #12]
 8004672:	f003 0303 	and.w	r3, r3, #3
 8004676:	2b00      	cmp	r3, #0
 8004678:	d00e      	beq.n	8004698 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800467a:	4b6f      	ldr	r3, [pc, #444]	@ (8004838 <RCCEx_PLLSAI1_Config+0x1d8>)
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	f003 0203 	and.w	r2, r3, #3
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	429a      	cmp	r2, r3
 8004688:	d103      	bne.n	8004692 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
       ||
 800468e:	2b00      	cmp	r3, #0
 8004690:	d142      	bne.n	8004718 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	73fb      	strb	r3, [r7, #15]
 8004696:	e03f      	b.n	8004718 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	2b03      	cmp	r3, #3
 800469e:	d018      	beq.n	80046d2 <RCCEx_PLLSAI1_Config+0x72>
 80046a0:	2b03      	cmp	r3, #3
 80046a2:	d825      	bhi.n	80046f0 <RCCEx_PLLSAI1_Config+0x90>
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d002      	beq.n	80046ae <RCCEx_PLLSAI1_Config+0x4e>
 80046a8:	2b02      	cmp	r3, #2
 80046aa:	d009      	beq.n	80046c0 <RCCEx_PLLSAI1_Config+0x60>
 80046ac:	e020      	b.n	80046f0 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80046ae:	4b62      	ldr	r3, [pc, #392]	@ (8004838 <RCCEx_PLLSAI1_Config+0x1d8>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f003 0302 	and.w	r3, r3, #2
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d11d      	bne.n	80046f6 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046be:	e01a      	b.n	80046f6 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80046c0:	4b5d      	ldr	r3, [pc, #372]	@ (8004838 <RCCEx_PLLSAI1_Config+0x1d8>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d116      	bne.n	80046fa <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046d0:	e013      	b.n	80046fa <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80046d2:	4b59      	ldr	r3, [pc, #356]	@ (8004838 <RCCEx_PLLSAI1_Config+0x1d8>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d10f      	bne.n	80046fe <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80046de:	4b56      	ldr	r3, [pc, #344]	@ (8004838 <RCCEx_PLLSAI1_Config+0x1d8>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d109      	bne.n	80046fe <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80046ee:	e006      	b.n	80046fe <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	73fb      	strb	r3, [r7, #15]
      break;
 80046f4:	e004      	b.n	8004700 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80046f6:	bf00      	nop
 80046f8:	e002      	b.n	8004700 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80046fa:	bf00      	nop
 80046fc:	e000      	b.n	8004700 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80046fe:	bf00      	nop
    }

    if(status == HAL_OK)
 8004700:	7bfb      	ldrb	r3, [r7, #15]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d108      	bne.n	8004718 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004706:	4b4c      	ldr	r3, [pc, #304]	@ (8004838 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004708:	68db      	ldr	r3, [r3, #12]
 800470a:	f023 0203 	bic.w	r2, r3, #3
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4949      	ldr	r1, [pc, #292]	@ (8004838 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004714:	4313      	orrs	r3, r2
 8004716:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004718:	7bfb      	ldrb	r3, [r7, #15]
 800471a:	2b00      	cmp	r3, #0
 800471c:	f040 8086 	bne.w	800482c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004720:	4b45      	ldr	r3, [pc, #276]	@ (8004838 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a44      	ldr	r2, [pc, #272]	@ (8004838 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004726:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800472a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800472c:	f7fc ff9a 	bl	8001664 <HAL_GetTick>
 8004730:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004732:	e009      	b.n	8004748 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004734:	f7fc ff96 	bl	8001664 <HAL_GetTick>
 8004738:	4602      	mov	r2, r0
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	1ad3      	subs	r3, r2, r3
 800473e:	2b02      	cmp	r3, #2
 8004740:	d902      	bls.n	8004748 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004742:	2303      	movs	r3, #3
 8004744:	73fb      	strb	r3, [r7, #15]
        break;
 8004746:	e005      	b.n	8004754 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004748:	4b3b      	ldr	r3, [pc, #236]	@ (8004838 <RCCEx_PLLSAI1_Config+0x1d8>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004750:	2b00      	cmp	r3, #0
 8004752:	d1ef      	bne.n	8004734 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004754:	7bfb      	ldrb	r3, [r7, #15]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d168      	bne.n	800482c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d113      	bne.n	8004788 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004760:	4b35      	ldr	r3, [pc, #212]	@ (8004838 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004762:	691a      	ldr	r2, [r3, #16]
 8004764:	4b35      	ldr	r3, [pc, #212]	@ (800483c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004766:	4013      	ands	r3, r2
 8004768:	687a      	ldr	r2, [r7, #4]
 800476a:	6892      	ldr	r2, [r2, #8]
 800476c:	0211      	lsls	r1, r2, #8
 800476e:	687a      	ldr	r2, [r7, #4]
 8004770:	68d2      	ldr	r2, [r2, #12]
 8004772:	06d2      	lsls	r2, r2, #27
 8004774:	4311      	orrs	r1, r2
 8004776:	687a      	ldr	r2, [r7, #4]
 8004778:	6852      	ldr	r2, [r2, #4]
 800477a:	3a01      	subs	r2, #1
 800477c:	0112      	lsls	r2, r2, #4
 800477e:	430a      	orrs	r2, r1
 8004780:	492d      	ldr	r1, [pc, #180]	@ (8004838 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004782:	4313      	orrs	r3, r2
 8004784:	610b      	str	r3, [r1, #16]
 8004786:	e02d      	b.n	80047e4 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	2b01      	cmp	r3, #1
 800478c:	d115      	bne.n	80047ba <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800478e:	4b2a      	ldr	r3, [pc, #168]	@ (8004838 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004790:	691a      	ldr	r2, [r3, #16]
 8004792:	4b2b      	ldr	r3, [pc, #172]	@ (8004840 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004794:	4013      	ands	r3, r2
 8004796:	687a      	ldr	r2, [r7, #4]
 8004798:	6892      	ldr	r2, [r2, #8]
 800479a:	0211      	lsls	r1, r2, #8
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	6912      	ldr	r2, [r2, #16]
 80047a0:	0852      	lsrs	r2, r2, #1
 80047a2:	3a01      	subs	r2, #1
 80047a4:	0552      	lsls	r2, r2, #21
 80047a6:	4311      	orrs	r1, r2
 80047a8:	687a      	ldr	r2, [r7, #4]
 80047aa:	6852      	ldr	r2, [r2, #4]
 80047ac:	3a01      	subs	r2, #1
 80047ae:	0112      	lsls	r2, r2, #4
 80047b0:	430a      	orrs	r2, r1
 80047b2:	4921      	ldr	r1, [pc, #132]	@ (8004838 <RCCEx_PLLSAI1_Config+0x1d8>)
 80047b4:	4313      	orrs	r3, r2
 80047b6:	610b      	str	r3, [r1, #16]
 80047b8:	e014      	b.n	80047e4 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80047ba:	4b1f      	ldr	r3, [pc, #124]	@ (8004838 <RCCEx_PLLSAI1_Config+0x1d8>)
 80047bc:	691a      	ldr	r2, [r3, #16]
 80047be:	4b21      	ldr	r3, [pc, #132]	@ (8004844 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047c0:	4013      	ands	r3, r2
 80047c2:	687a      	ldr	r2, [r7, #4]
 80047c4:	6892      	ldr	r2, [r2, #8]
 80047c6:	0211      	lsls	r1, r2, #8
 80047c8:	687a      	ldr	r2, [r7, #4]
 80047ca:	6952      	ldr	r2, [r2, #20]
 80047cc:	0852      	lsrs	r2, r2, #1
 80047ce:	3a01      	subs	r2, #1
 80047d0:	0652      	lsls	r2, r2, #25
 80047d2:	4311      	orrs	r1, r2
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	6852      	ldr	r2, [r2, #4]
 80047d8:	3a01      	subs	r2, #1
 80047da:	0112      	lsls	r2, r2, #4
 80047dc:	430a      	orrs	r2, r1
 80047de:	4916      	ldr	r1, [pc, #88]	@ (8004838 <RCCEx_PLLSAI1_Config+0x1d8>)
 80047e0:	4313      	orrs	r3, r2
 80047e2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80047e4:	4b14      	ldr	r3, [pc, #80]	@ (8004838 <RCCEx_PLLSAI1_Config+0x1d8>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a13      	ldr	r2, [pc, #76]	@ (8004838 <RCCEx_PLLSAI1_Config+0x1d8>)
 80047ea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80047ee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047f0:	f7fc ff38 	bl	8001664 <HAL_GetTick>
 80047f4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80047f6:	e009      	b.n	800480c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80047f8:	f7fc ff34 	bl	8001664 <HAL_GetTick>
 80047fc:	4602      	mov	r2, r0
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	1ad3      	subs	r3, r2, r3
 8004802:	2b02      	cmp	r3, #2
 8004804:	d902      	bls.n	800480c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004806:	2303      	movs	r3, #3
 8004808:	73fb      	strb	r3, [r7, #15]
          break;
 800480a:	e005      	b.n	8004818 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800480c:	4b0a      	ldr	r3, [pc, #40]	@ (8004838 <RCCEx_PLLSAI1_Config+0x1d8>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004814:	2b00      	cmp	r3, #0
 8004816:	d0ef      	beq.n	80047f8 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004818:	7bfb      	ldrb	r3, [r7, #15]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d106      	bne.n	800482c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800481e:	4b06      	ldr	r3, [pc, #24]	@ (8004838 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004820:	691a      	ldr	r2, [r3, #16]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	699b      	ldr	r3, [r3, #24]
 8004826:	4904      	ldr	r1, [pc, #16]	@ (8004838 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004828:	4313      	orrs	r3, r2
 800482a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800482c:	7bfb      	ldrb	r3, [r7, #15]
}
 800482e:	4618      	mov	r0, r3
 8004830:	3710      	adds	r7, #16
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}
 8004836:	bf00      	nop
 8004838:	40021000 	.word	0x40021000
 800483c:	07ff800f 	.word	0x07ff800f
 8004840:	ff9f800f 	.word	0xff9f800f
 8004844:	f9ff800f 	.word	0xf9ff800f

08004848 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b084      	sub	sp, #16
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
 8004850:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004852:	2300      	movs	r3, #0
 8004854:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004856:	4b72      	ldr	r3, [pc, #456]	@ (8004a20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004858:	68db      	ldr	r3, [r3, #12]
 800485a:	f003 0303 	and.w	r3, r3, #3
 800485e:	2b00      	cmp	r3, #0
 8004860:	d00e      	beq.n	8004880 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004862:	4b6f      	ldr	r3, [pc, #444]	@ (8004a20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004864:	68db      	ldr	r3, [r3, #12]
 8004866:	f003 0203 	and.w	r2, r3, #3
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	429a      	cmp	r2, r3
 8004870:	d103      	bne.n	800487a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
       ||
 8004876:	2b00      	cmp	r3, #0
 8004878:	d142      	bne.n	8004900 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	73fb      	strb	r3, [r7, #15]
 800487e:	e03f      	b.n	8004900 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	2b03      	cmp	r3, #3
 8004886:	d018      	beq.n	80048ba <RCCEx_PLLSAI2_Config+0x72>
 8004888:	2b03      	cmp	r3, #3
 800488a:	d825      	bhi.n	80048d8 <RCCEx_PLLSAI2_Config+0x90>
 800488c:	2b01      	cmp	r3, #1
 800488e:	d002      	beq.n	8004896 <RCCEx_PLLSAI2_Config+0x4e>
 8004890:	2b02      	cmp	r3, #2
 8004892:	d009      	beq.n	80048a8 <RCCEx_PLLSAI2_Config+0x60>
 8004894:	e020      	b.n	80048d8 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004896:	4b62      	ldr	r3, [pc, #392]	@ (8004a20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f003 0302 	and.w	r3, r3, #2
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d11d      	bne.n	80048de <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048a6:	e01a      	b.n	80048de <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80048a8:	4b5d      	ldr	r3, [pc, #372]	@ (8004a20 <RCCEx_PLLSAI2_Config+0x1d8>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d116      	bne.n	80048e2 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048b8:	e013      	b.n	80048e2 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80048ba:	4b59      	ldr	r3, [pc, #356]	@ (8004a20 <RCCEx_PLLSAI2_Config+0x1d8>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d10f      	bne.n	80048e6 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80048c6:	4b56      	ldr	r3, [pc, #344]	@ (8004a20 <RCCEx_PLLSAI2_Config+0x1d8>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d109      	bne.n	80048e6 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80048d6:	e006      	b.n	80048e6 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	73fb      	strb	r3, [r7, #15]
      break;
 80048dc:	e004      	b.n	80048e8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80048de:	bf00      	nop
 80048e0:	e002      	b.n	80048e8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80048e2:	bf00      	nop
 80048e4:	e000      	b.n	80048e8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80048e6:	bf00      	nop
    }

    if(status == HAL_OK)
 80048e8:	7bfb      	ldrb	r3, [r7, #15]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d108      	bne.n	8004900 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80048ee:	4b4c      	ldr	r3, [pc, #304]	@ (8004a20 <RCCEx_PLLSAI2_Config+0x1d8>)
 80048f0:	68db      	ldr	r3, [r3, #12]
 80048f2:	f023 0203 	bic.w	r2, r3, #3
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4949      	ldr	r1, [pc, #292]	@ (8004a20 <RCCEx_PLLSAI2_Config+0x1d8>)
 80048fc:	4313      	orrs	r3, r2
 80048fe:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004900:	7bfb      	ldrb	r3, [r7, #15]
 8004902:	2b00      	cmp	r3, #0
 8004904:	f040 8086 	bne.w	8004a14 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004908:	4b45      	ldr	r3, [pc, #276]	@ (8004a20 <RCCEx_PLLSAI2_Config+0x1d8>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a44      	ldr	r2, [pc, #272]	@ (8004a20 <RCCEx_PLLSAI2_Config+0x1d8>)
 800490e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004912:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004914:	f7fc fea6 	bl	8001664 <HAL_GetTick>
 8004918:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800491a:	e009      	b.n	8004930 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800491c:	f7fc fea2 	bl	8001664 <HAL_GetTick>
 8004920:	4602      	mov	r2, r0
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	1ad3      	subs	r3, r2, r3
 8004926:	2b02      	cmp	r3, #2
 8004928:	d902      	bls.n	8004930 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	73fb      	strb	r3, [r7, #15]
        break;
 800492e:	e005      	b.n	800493c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004930:	4b3b      	ldr	r3, [pc, #236]	@ (8004a20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004938:	2b00      	cmp	r3, #0
 800493a:	d1ef      	bne.n	800491c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800493c:	7bfb      	ldrb	r3, [r7, #15]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d168      	bne.n	8004a14 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d113      	bne.n	8004970 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004948:	4b35      	ldr	r3, [pc, #212]	@ (8004a20 <RCCEx_PLLSAI2_Config+0x1d8>)
 800494a:	695a      	ldr	r2, [r3, #20]
 800494c:	4b35      	ldr	r3, [pc, #212]	@ (8004a24 <RCCEx_PLLSAI2_Config+0x1dc>)
 800494e:	4013      	ands	r3, r2
 8004950:	687a      	ldr	r2, [r7, #4]
 8004952:	6892      	ldr	r2, [r2, #8]
 8004954:	0211      	lsls	r1, r2, #8
 8004956:	687a      	ldr	r2, [r7, #4]
 8004958:	68d2      	ldr	r2, [r2, #12]
 800495a:	06d2      	lsls	r2, r2, #27
 800495c:	4311      	orrs	r1, r2
 800495e:	687a      	ldr	r2, [r7, #4]
 8004960:	6852      	ldr	r2, [r2, #4]
 8004962:	3a01      	subs	r2, #1
 8004964:	0112      	lsls	r2, r2, #4
 8004966:	430a      	orrs	r2, r1
 8004968:	492d      	ldr	r1, [pc, #180]	@ (8004a20 <RCCEx_PLLSAI2_Config+0x1d8>)
 800496a:	4313      	orrs	r3, r2
 800496c:	614b      	str	r3, [r1, #20]
 800496e:	e02d      	b.n	80049cc <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	2b01      	cmp	r3, #1
 8004974:	d115      	bne.n	80049a2 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004976:	4b2a      	ldr	r3, [pc, #168]	@ (8004a20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004978:	695a      	ldr	r2, [r3, #20]
 800497a:	4b2b      	ldr	r3, [pc, #172]	@ (8004a28 <RCCEx_PLLSAI2_Config+0x1e0>)
 800497c:	4013      	ands	r3, r2
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	6892      	ldr	r2, [r2, #8]
 8004982:	0211      	lsls	r1, r2, #8
 8004984:	687a      	ldr	r2, [r7, #4]
 8004986:	6912      	ldr	r2, [r2, #16]
 8004988:	0852      	lsrs	r2, r2, #1
 800498a:	3a01      	subs	r2, #1
 800498c:	0552      	lsls	r2, r2, #21
 800498e:	4311      	orrs	r1, r2
 8004990:	687a      	ldr	r2, [r7, #4]
 8004992:	6852      	ldr	r2, [r2, #4]
 8004994:	3a01      	subs	r2, #1
 8004996:	0112      	lsls	r2, r2, #4
 8004998:	430a      	orrs	r2, r1
 800499a:	4921      	ldr	r1, [pc, #132]	@ (8004a20 <RCCEx_PLLSAI2_Config+0x1d8>)
 800499c:	4313      	orrs	r3, r2
 800499e:	614b      	str	r3, [r1, #20]
 80049a0:	e014      	b.n	80049cc <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80049a2:	4b1f      	ldr	r3, [pc, #124]	@ (8004a20 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049a4:	695a      	ldr	r2, [r3, #20]
 80049a6:	4b21      	ldr	r3, [pc, #132]	@ (8004a2c <RCCEx_PLLSAI2_Config+0x1e4>)
 80049a8:	4013      	ands	r3, r2
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	6892      	ldr	r2, [r2, #8]
 80049ae:	0211      	lsls	r1, r2, #8
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	6952      	ldr	r2, [r2, #20]
 80049b4:	0852      	lsrs	r2, r2, #1
 80049b6:	3a01      	subs	r2, #1
 80049b8:	0652      	lsls	r2, r2, #25
 80049ba:	4311      	orrs	r1, r2
 80049bc:	687a      	ldr	r2, [r7, #4]
 80049be:	6852      	ldr	r2, [r2, #4]
 80049c0:	3a01      	subs	r2, #1
 80049c2:	0112      	lsls	r2, r2, #4
 80049c4:	430a      	orrs	r2, r1
 80049c6:	4916      	ldr	r1, [pc, #88]	@ (8004a20 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049c8:	4313      	orrs	r3, r2
 80049ca:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80049cc:	4b14      	ldr	r3, [pc, #80]	@ (8004a20 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a13      	ldr	r2, [pc, #76]	@ (8004a20 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049d6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049d8:	f7fc fe44 	bl	8001664 <HAL_GetTick>
 80049dc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80049de:	e009      	b.n	80049f4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80049e0:	f7fc fe40 	bl	8001664 <HAL_GetTick>
 80049e4:	4602      	mov	r2, r0
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	1ad3      	subs	r3, r2, r3
 80049ea:	2b02      	cmp	r3, #2
 80049ec:	d902      	bls.n	80049f4 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80049ee:	2303      	movs	r3, #3
 80049f0:	73fb      	strb	r3, [r7, #15]
          break;
 80049f2:	e005      	b.n	8004a00 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80049f4:	4b0a      	ldr	r3, [pc, #40]	@ (8004a20 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d0ef      	beq.n	80049e0 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004a00:	7bfb      	ldrb	r3, [r7, #15]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d106      	bne.n	8004a14 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004a06:	4b06      	ldr	r3, [pc, #24]	@ (8004a20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a08:	695a      	ldr	r2, [r3, #20]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	699b      	ldr	r3, [r3, #24]
 8004a0e:	4904      	ldr	r1, [pc, #16]	@ (8004a20 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a10:	4313      	orrs	r3, r2
 8004a12:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004a14:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	3710      	adds	r7, #16
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd80      	pop	{r7, pc}
 8004a1e:	bf00      	nop
 8004a20:	40021000 	.word	0x40021000
 8004a24:	07ff800f 	.word	0x07ff800f
 8004a28:	ff9f800f 	.word	0xff9f800f
 8004a2c:	f9ff800f 	.word	0xf9ff800f

08004a30 <arm_sin_f32>:
 8004a30:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 8004ab0 <arm_sin_f32+0x80>
 8004a34:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004a38:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8004a3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a40:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8004a44:	d504      	bpl.n	8004a50 <arm_sin_f32+0x20>
 8004a46:	ee17 3a90 	vmov	r3, s15
 8004a4a:	3b01      	subs	r3, #1
 8004a4c:	ee07 3a90 	vmov	s15, r3
 8004a50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a54:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8004ab4 <arm_sin_f32+0x84>
 8004a58:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004a5c:	ee20 0a07 	vmul.f32	s0, s0, s14
 8004a60:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8004a64:	ee17 3a90 	vmov	r3, s15
 8004a68:	b29b      	uxth	r3, r3
 8004a6a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a6e:	d21a      	bcs.n	8004aa6 <arm_sin_f32+0x76>
 8004a70:	ee07 3a90 	vmov	s15, r3
 8004a74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a78:	1c59      	adds	r1, r3, #1
 8004a7a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004a7e:	4a0e      	ldr	r2, [pc, #56]	@ (8004ab8 <arm_sin_f32+0x88>)
 8004a80:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8004a84:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004a88:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8004a8c:	ed93 7a00 	vldr	s14, [r3]
 8004a90:	edd2 6a00 	vldr	s13, [r2]
 8004a94:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8004a98:	ee20 0a26 	vmul.f32	s0, s0, s13
 8004a9c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004aa0:	ee37 0a80 	vadd.f32	s0, s15, s0
 8004aa4:	4770      	bx	lr
 8004aa6:	ee30 0a47 	vsub.f32	s0, s0, s14
 8004aaa:	2101      	movs	r1, #1
 8004aac:	2300      	movs	r3, #0
 8004aae:	e7e6      	b.n	8004a7e <arm_sin_f32+0x4e>
 8004ab0:	3e22f983 	.word	0x3e22f983
 8004ab4:	44000000 	.word	0x44000000
 8004ab8:	08005bb8 	.word	0x08005bb8

08004abc <memset>:
 8004abc:	4402      	add	r2, r0
 8004abe:	4603      	mov	r3, r0
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d100      	bne.n	8004ac6 <memset+0xa>
 8004ac4:	4770      	bx	lr
 8004ac6:	f803 1b01 	strb.w	r1, [r3], #1
 8004aca:	e7f9      	b.n	8004ac0 <memset+0x4>

08004acc <__libc_init_array>:
 8004acc:	b570      	push	{r4, r5, r6, lr}
 8004ace:	4d0d      	ldr	r5, [pc, #52]	@ (8004b04 <__libc_init_array+0x38>)
 8004ad0:	4c0d      	ldr	r4, [pc, #52]	@ (8004b08 <__libc_init_array+0x3c>)
 8004ad2:	1b64      	subs	r4, r4, r5
 8004ad4:	10a4      	asrs	r4, r4, #2
 8004ad6:	2600      	movs	r6, #0
 8004ad8:	42a6      	cmp	r6, r4
 8004ada:	d109      	bne.n	8004af0 <__libc_init_array+0x24>
 8004adc:	4d0b      	ldr	r5, [pc, #44]	@ (8004b0c <__libc_init_array+0x40>)
 8004ade:	4c0c      	ldr	r4, [pc, #48]	@ (8004b10 <__libc_init_array+0x44>)
 8004ae0:	f001 f83e 	bl	8005b60 <_init>
 8004ae4:	1b64      	subs	r4, r4, r5
 8004ae6:	10a4      	asrs	r4, r4, #2
 8004ae8:	2600      	movs	r6, #0
 8004aea:	42a6      	cmp	r6, r4
 8004aec:	d105      	bne.n	8004afa <__libc_init_array+0x2e>
 8004aee:	bd70      	pop	{r4, r5, r6, pc}
 8004af0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004af4:	4798      	blx	r3
 8004af6:	3601      	adds	r6, #1
 8004af8:	e7ee      	b.n	8004ad8 <__libc_init_array+0xc>
 8004afa:	f855 3b04 	ldr.w	r3, [r5], #4
 8004afe:	4798      	blx	r3
 8004b00:	3601      	adds	r6, #1
 8004b02:	e7f2      	b.n	8004aea <__libc_init_array+0x1e>
 8004b04:	08006598 	.word	0x08006598
 8004b08:	08006598 	.word	0x08006598
 8004b0c:	08006598 	.word	0x08006598
 8004b10:	0800659c 	.word	0x0800659c
 8004b14:	00000000 	.word	0x00000000

08004b18 <sin>:
 8004b18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004b1a:	ec53 2b10 	vmov	r2, r3, d0
 8004b1e:	4826      	ldr	r0, [pc, #152]	@ (8004bb8 <sin+0xa0>)
 8004b20:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004b24:	4281      	cmp	r1, r0
 8004b26:	d807      	bhi.n	8004b38 <sin+0x20>
 8004b28:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8004bb0 <sin+0x98>
 8004b2c:	2000      	movs	r0, #0
 8004b2e:	b005      	add	sp, #20
 8004b30:	f85d eb04 	ldr.w	lr, [sp], #4
 8004b34:	f000 b90c 	b.w	8004d50 <__kernel_sin>
 8004b38:	4820      	ldr	r0, [pc, #128]	@ (8004bbc <sin+0xa4>)
 8004b3a:	4281      	cmp	r1, r0
 8004b3c:	d908      	bls.n	8004b50 <sin+0x38>
 8004b3e:	4610      	mov	r0, r2
 8004b40:	4619      	mov	r1, r3
 8004b42:	f7fb fc8b 	bl	800045c <__aeabi_dsub>
 8004b46:	ec41 0b10 	vmov	d0, r0, r1
 8004b4a:	b005      	add	sp, #20
 8004b4c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004b50:	4668      	mov	r0, sp
 8004b52:	f000 f9b9 	bl	8004ec8 <__ieee754_rem_pio2>
 8004b56:	f000 0003 	and.w	r0, r0, #3
 8004b5a:	2801      	cmp	r0, #1
 8004b5c:	d00c      	beq.n	8004b78 <sin+0x60>
 8004b5e:	2802      	cmp	r0, #2
 8004b60:	d011      	beq.n	8004b86 <sin+0x6e>
 8004b62:	b9e8      	cbnz	r0, 8004ba0 <sin+0x88>
 8004b64:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004b68:	ed9d 0b00 	vldr	d0, [sp]
 8004b6c:	2001      	movs	r0, #1
 8004b6e:	f000 f8ef 	bl	8004d50 <__kernel_sin>
 8004b72:	ec51 0b10 	vmov	r0, r1, d0
 8004b76:	e7e6      	b.n	8004b46 <sin+0x2e>
 8004b78:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004b7c:	ed9d 0b00 	vldr	d0, [sp]
 8004b80:	f000 f81e 	bl	8004bc0 <__kernel_cos>
 8004b84:	e7f5      	b.n	8004b72 <sin+0x5a>
 8004b86:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004b8a:	ed9d 0b00 	vldr	d0, [sp]
 8004b8e:	2001      	movs	r0, #1
 8004b90:	f000 f8de 	bl	8004d50 <__kernel_sin>
 8004b94:	ec53 2b10 	vmov	r2, r3, d0
 8004b98:	4610      	mov	r0, r2
 8004b9a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8004b9e:	e7d2      	b.n	8004b46 <sin+0x2e>
 8004ba0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004ba4:	ed9d 0b00 	vldr	d0, [sp]
 8004ba8:	f000 f80a 	bl	8004bc0 <__kernel_cos>
 8004bac:	e7f2      	b.n	8004b94 <sin+0x7c>
 8004bae:	bf00      	nop
	...
 8004bb8:	3fe921fb 	.word	0x3fe921fb
 8004bbc:	7fefffff 	.word	0x7fefffff

08004bc0 <__kernel_cos>:
 8004bc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bc4:	ec57 6b10 	vmov	r6, r7, d0
 8004bc8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8004bcc:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8004bd0:	ed8d 1b00 	vstr	d1, [sp]
 8004bd4:	d206      	bcs.n	8004be4 <__kernel_cos+0x24>
 8004bd6:	4630      	mov	r0, r6
 8004bd8:	4639      	mov	r1, r7
 8004bda:	f7fb fe7f 	bl	80008dc <__aeabi_d2iz>
 8004bde:	2800      	cmp	r0, #0
 8004be0:	f000 8088 	beq.w	8004cf4 <__kernel_cos+0x134>
 8004be4:	4632      	mov	r2, r6
 8004be6:	463b      	mov	r3, r7
 8004be8:	4630      	mov	r0, r6
 8004bea:	4639      	mov	r1, r7
 8004bec:	f7fb fb08 	bl	8000200 <__aeabi_dmul>
 8004bf0:	4b51      	ldr	r3, [pc, #324]	@ (8004d38 <__kernel_cos+0x178>)
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	4604      	mov	r4, r0
 8004bf6:	460d      	mov	r5, r1
 8004bf8:	f7fb fb02 	bl	8000200 <__aeabi_dmul>
 8004bfc:	a340      	add	r3, pc, #256	@ (adr r3, 8004d00 <__kernel_cos+0x140>)
 8004bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c02:	4682      	mov	sl, r0
 8004c04:	468b      	mov	fp, r1
 8004c06:	4620      	mov	r0, r4
 8004c08:	4629      	mov	r1, r5
 8004c0a:	f7fb faf9 	bl	8000200 <__aeabi_dmul>
 8004c0e:	a33e      	add	r3, pc, #248	@ (adr r3, 8004d08 <__kernel_cos+0x148>)
 8004c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c14:	f7fb fc24 	bl	8000460 <__adddf3>
 8004c18:	4622      	mov	r2, r4
 8004c1a:	462b      	mov	r3, r5
 8004c1c:	f7fb faf0 	bl	8000200 <__aeabi_dmul>
 8004c20:	a33b      	add	r3, pc, #236	@ (adr r3, 8004d10 <__kernel_cos+0x150>)
 8004c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c26:	f7fb fc19 	bl	800045c <__aeabi_dsub>
 8004c2a:	4622      	mov	r2, r4
 8004c2c:	462b      	mov	r3, r5
 8004c2e:	f7fb fae7 	bl	8000200 <__aeabi_dmul>
 8004c32:	a339      	add	r3, pc, #228	@ (adr r3, 8004d18 <__kernel_cos+0x158>)
 8004c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c38:	f7fb fc12 	bl	8000460 <__adddf3>
 8004c3c:	4622      	mov	r2, r4
 8004c3e:	462b      	mov	r3, r5
 8004c40:	f7fb fade 	bl	8000200 <__aeabi_dmul>
 8004c44:	a336      	add	r3, pc, #216	@ (adr r3, 8004d20 <__kernel_cos+0x160>)
 8004c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c4a:	f7fb fc07 	bl	800045c <__aeabi_dsub>
 8004c4e:	4622      	mov	r2, r4
 8004c50:	462b      	mov	r3, r5
 8004c52:	f7fb fad5 	bl	8000200 <__aeabi_dmul>
 8004c56:	a334      	add	r3, pc, #208	@ (adr r3, 8004d28 <__kernel_cos+0x168>)
 8004c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c5c:	f7fb fc00 	bl	8000460 <__adddf3>
 8004c60:	4622      	mov	r2, r4
 8004c62:	462b      	mov	r3, r5
 8004c64:	f7fb facc 	bl	8000200 <__aeabi_dmul>
 8004c68:	4622      	mov	r2, r4
 8004c6a:	462b      	mov	r3, r5
 8004c6c:	f7fb fac8 	bl	8000200 <__aeabi_dmul>
 8004c70:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004c74:	4604      	mov	r4, r0
 8004c76:	460d      	mov	r5, r1
 8004c78:	4630      	mov	r0, r6
 8004c7a:	4639      	mov	r1, r7
 8004c7c:	f7fb fac0 	bl	8000200 <__aeabi_dmul>
 8004c80:	460b      	mov	r3, r1
 8004c82:	4602      	mov	r2, r0
 8004c84:	4629      	mov	r1, r5
 8004c86:	4620      	mov	r0, r4
 8004c88:	f7fb fbe8 	bl	800045c <__aeabi_dsub>
 8004c8c:	4b2b      	ldr	r3, [pc, #172]	@ (8004d3c <__kernel_cos+0x17c>)
 8004c8e:	4598      	cmp	r8, r3
 8004c90:	4606      	mov	r6, r0
 8004c92:	460f      	mov	r7, r1
 8004c94:	d810      	bhi.n	8004cb8 <__kernel_cos+0xf8>
 8004c96:	4602      	mov	r2, r0
 8004c98:	460b      	mov	r3, r1
 8004c9a:	4650      	mov	r0, sl
 8004c9c:	4659      	mov	r1, fp
 8004c9e:	f7fb fbdd 	bl	800045c <__aeabi_dsub>
 8004ca2:	460b      	mov	r3, r1
 8004ca4:	4926      	ldr	r1, [pc, #152]	@ (8004d40 <__kernel_cos+0x180>)
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	2000      	movs	r0, #0
 8004caa:	f7fb fbd7 	bl	800045c <__aeabi_dsub>
 8004cae:	ec41 0b10 	vmov	d0, r0, r1
 8004cb2:	b003      	add	sp, #12
 8004cb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cb8:	4b22      	ldr	r3, [pc, #136]	@ (8004d44 <__kernel_cos+0x184>)
 8004cba:	4921      	ldr	r1, [pc, #132]	@ (8004d40 <__kernel_cos+0x180>)
 8004cbc:	4598      	cmp	r8, r3
 8004cbe:	bf8c      	ite	hi
 8004cc0:	4d21      	ldrhi	r5, [pc, #132]	@ (8004d48 <__kernel_cos+0x188>)
 8004cc2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8004cc6:	2400      	movs	r4, #0
 8004cc8:	4622      	mov	r2, r4
 8004cca:	462b      	mov	r3, r5
 8004ccc:	2000      	movs	r0, #0
 8004cce:	f7fb fbc5 	bl	800045c <__aeabi_dsub>
 8004cd2:	4622      	mov	r2, r4
 8004cd4:	4680      	mov	r8, r0
 8004cd6:	4689      	mov	r9, r1
 8004cd8:	462b      	mov	r3, r5
 8004cda:	4650      	mov	r0, sl
 8004cdc:	4659      	mov	r1, fp
 8004cde:	f7fb fbbd 	bl	800045c <__aeabi_dsub>
 8004ce2:	4632      	mov	r2, r6
 8004ce4:	463b      	mov	r3, r7
 8004ce6:	f7fb fbb9 	bl	800045c <__aeabi_dsub>
 8004cea:	4602      	mov	r2, r0
 8004cec:	460b      	mov	r3, r1
 8004cee:	4640      	mov	r0, r8
 8004cf0:	4649      	mov	r1, r9
 8004cf2:	e7da      	b.n	8004caa <__kernel_cos+0xea>
 8004cf4:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8004d30 <__kernel_cos+0x170>
 8004cf8:	e7db      	b.n	8004cb2 <__kernel_cos+0xf2>
 8004cfa:	bf00      	nop
 8004cfc:	f3af 8000 	nop.w
 8004d00:	be8838d4 	.word	0xbe8838d4
 8004d04:	bda8fae9 	.word	0xbda8fae9
 8004d08:	bdb4b1c4 	.word	0xbdb4b1c4
 8004d0c:	3e21ee9e 	.word	0x3e21ee9e
 8004d10:	809c52ad 	.word	0x809c52ad
 8004d14:	3e927e4f 	.word	0x3e927e4f
 8004d18:	19cb1590 	.word	0x19cb1590
 8004d1c:	3efa01a0 	.word	0x3efa01a0
 8004d20:	16c15177 	.word	0x16c15177
 8004d24:	3f56c16c 	.word	0x3f56c16c
 8004d28:	5555554c 	.word	0x5555554c
 8004d2c:	3fa55555 	.word	0x3fa55555
 8004d30:	00000000 	.word	0x00000000
 8004d34:	3ff00000 	.word	0x3ff00000
 8004d38:	3fe00000 	.word	0x3fe00000
 8004d3c:	3fd33332 	.word	0x3fd33332
 8004d40:	3ff00000 	.word	0x3ff00000
 8004d44:	3fe90000 	.word	0x3fe90000
 8004d48:	3fd20000 	.word	0x3fd20000
 8004d4c:	00000000 	.word	0x00000000

08004d50 <__kernel_sin>:
 8004d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d54:	ec55 4b10 	vmov	r4, r5, d0
 8004d58:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8004d5c:	b085      	sub	sp, #20
 8004d5e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8004d62:	ed8d 1b02 	vstr	d1, [sp, #8]
 8004d66:	4680      	mov	r8, r0
 8004d68:	d205      	bcs.n	8004d76 <__kernel_sin+0x26>
 8004d6a:	4620      	mov	r0, r4
 8004d6c:	4629      	mov	r1, r5
 8004d6e:	f7fb fdb5 	bl	80008dc <__aeabi_d2iz>
 8004d72:	2800      	cmp	r0, #0
 8004d74:	d052      	beq.n	8004e1c <__kernel_sin+0xcc>
 8004d76:	4622      	mov	r2, r4
 8004d78:	462b      	mov	r3, r5
 8004d7a:	4620      	mov	r0, r4
 8004d7c:	4629      	mov	r1, r5
 8004d7e:	f7fb fa3f 	bl	8000200 <__aeabi_dmul>
 8004d82:	4682      	mov	sl, r0
 8004d84:	468b      	mov	fp, r1
 8004d86:	4602      	mov	r2, r0
 8004d88:	460b      	mov	r3, r1
 8004d8a:	4620      	mov	r0, r4
 8004d8c:	4629      	mov	r1, r5
 8004d8e:	f7fb fa37 	bl	8000200 <__aeabi_dmul>
 8004d92:	a342      	add	r3, pc, #264	@ (adr r3, 8004e9c <__kernel_sin+0x14c>)
 8004d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d98:	e9cd 0100 	strd	r0, r1, [sp]
 8004d9c:	4650      	mov	r0, sl
 8004d9e:	4659      	mov	r1, fp
 8004da0:	f7fb fa2e 	bl	8000200 <__aeabi_dmul>
 8004da4:	a33f      	add	r3, pc, #252	@ (adr r3, 8004ea4 <__kernel_sin+0x154>)
 8004da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004daa:	f7fb fb57 	bl	800045c <__aeabi_dsub>
 8004dae:	4652      	mov	r2, sl
 8004db0:	465b      	mov	r3, fp
 8004db2:	f7fb fa25 	bl	8000200 <__aeabi_dmul>
 8004db6:	a33d      	add	r3, pc, #244	@ (adr r3, 8004eac <__kernel_sin+0x15c>)
 8004db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dbc:	f7fb fb50 	bl	8000460 <__adddf3>
 8004dc0:	4652      	mov	r2, sl
 8004dc2:	465b      	mov	r3, fp
 8004dc4:	f7fb fa1c 	bl	8000200 <__aeabi_dmul>
 8004dc8:	a33a      	add	r3, pc, #232	@ (adr r3, 8004eb4 <__kernel_sin+0x164>)
 8004dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dce:	f7fb fb45 	bl	800045c <__aeabi_dsub>
 8004dd2:	4652      	mov	r2, sl
 8004dd4:	465b      	mov	r3, fp
 8004dd6:	f7fb fa13 	bl	8000200 <__aeabi_dmul>
 8004dda:	a338      	add	r3, pc, #224	@ (adr r3, 8004ebc <__kernel_sin+0x16c>)
 8004ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de0:	f7fb fb3e 	bl	8000460 <__adddf3>
 8004de4:	4606      	mov	r6, r0
 8004de6:	460f      	mov	r7, r1
 8004de8:	f1b8 0f00 	cmp.w	r8, #0
 8004dec:	d11b      	bne.n	8004e26 <__kernel_sin+0xd6>
 8004dee:	4602      	mov	r2, r0
 8004df0:	460b      	mov	r3, r1
 8004df2:	4650      	mov	r0, sl
 8004df4:	4659      	mov	r1, fp
 8004df6:	f7fb fa03 	bl	8000200 <__aeabi_dmul>
 8004dfa:	a325      	add	r3, pc, #148	@ (adr r3, 8004e90 <__kernel_sin+0x140>)
 8004dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e00:	f7fb fb2c 	bl	800045c <__aeabi_dsub>
 8004e04:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004e08:	f7fb f9fa 	bl	8000200 <__aeabi_dmul>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	460b      	mov	r3, r1
 8004e10:	4620      	mov	r0, r4
 8004e12:	4629      	mov	r1, r5
 8004e14:	f7fb fb24 	bl	8000460 <__adddf3>
 8004e18:	4604      	mov	r4, r0
 8004e1a:	460d      	mov	r5, r1
 8004e1c:	ec45 4b10 	vmov	d0, r4, r5
 8004e20:	b005      	add	sp, #20
 8004e22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004e2a:	4b1b      	ldr	r3, [pc, #108]	@ (8004e98 <__kernel_sin+0x148>)
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	f7fb f9e7 	bl	8000200 <__aeabi_dmul>
 8004e32:	4632      	mov	r2, r6
 8004e34:	4680      	mov	r8, r0
 8004e36:	4689      	mov	r9, r1
 8004e38:	463b      	mov	r3, r7
 8004e3a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004e3e:	f7fb f9df 	bl	8000200 <__aeabi_dmul>
 8004e42:	4602      	mov	r2, r0
 8004e44:	460b      	mov	r3, r1
 8004e46:	4640      	mov	r0, r8
 8004e48:	4649      	mov	r1, r9
 8004e4a:	f7fb fb07 	bl	800045c <__aeabi_dsub>
 8004e4e:	4652      	mov	r2, sl
 8004e50:	465b      	mov	r3, fp
 8004e52:	f7fb f9d5 	bl	8000200 <__aeabi_dmul>
 8004e56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004e5a:	f7fb faff 	bl	800045c <__aeabi_dsub>
 8004e5e:	a30c      	add	r3, pc, #48	@ (adr r3, 8004e90 <__kernel_sin+0x140>)
 8004e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e64:	4606      	mov	r6, r0
 8004e66:	460f      	mov	r7, r1
 8004e68:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004e6c:	f7fb f9c8 	bl	8000200 <__aeabi_dmul>
 8004e70:	4602      	mov	r2, r0
 8004e72:	460b      	mov	r3, r1
 8004e74:	4630      	mov	r0, r6
 8004e76:	4639      	mov	r1, r7
 8004e78:	f7fb faf2 	bl	8000460 <__adddf3>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	460b      	mov	r3, r1
 8004e80:	4620      	mov	r0, r4
 8004e82:	4629      	mov	r1, r5
 8004e84:	f7fb faea 	bl	800045c <__aeabi_dsub>
 8004e88:	e7c6      	b.n	8004e18 <__kernel_sin+0xc8>
 8004e8a:	bf00      	nop
 8004e8c:	f3af 8000 	nop.w
 8004e90:	55555549 	.word	0x55555549
 8004e94:	3fc55555 	.word	0x3fc55555
 8004e98:	3fe00000 	.word	0x3fe00000
 8004e9c:	5acfd57c 	.word	0x5acfd57c
 8004ea0:	3de5d93a 	.word	0x3de5d93a
 8004ea4:	8a2b9ceb 	.word	0x8a2b9ceb
 8004ea8:	3e5ae5e6 	.word	0x3e5ae5e6
 8004eac:	57b1fe7d 	.word	0x57b1fe7d
 8004eb0:	3ec71de3 	.word	0x3ec71de3
 8004eb4:	19c161d5 	.word	0x19c161d5
 8004eb8:	3f2a01a0 	.word	0x3f2a01a0
 8004ebc:	1110f8a6 	.word	0x1110f8a6
 8004ec0:	3f811111 	.word	0x3f811111
 8004ec4:	00000000 	.word	0x00000000

08004ec8 <__ieee754_rem_pio2>:
 8004ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ecc:	ec57 6b10 	vmov	r6, r7, d0
 8004ed0:	4bc5      	ldr	r3, [pc, #788]	@ (80051e8 <__ieee754_rem_pio2+0x320>)
 8004ed2:	b08d      	sub	sp, #52	@ 0x34
 8004ed4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8004ed8:	4598      	cmp	r8, r3
 8004eda:	4604      	mov	r4, r0
 8004edc:	9704      	str	r7, [sp, #16]
 8004ede:	d807      	bhi.n	8004ef0 <__ieee754_rem_pio2+0x28>
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	ed80 0b00 	vstr	d0, [r0]
 8004ee8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8004eec:	2500      	movs	r5, #0
 8004eee:	e028      	b.n	8004f42 <__ieee754_rem_pio2+0x7a>
 8004ef0:	4bbe      	ldr	r3, [pc, #760]	@ (80051ec <__ieee754_rem_pio2+0x324>)
 8004ef2:	4598      	cmp	r8, r3
 8004ef4:	d878      	bhi.n	8004fe8 <__ieee754_rem_pio2+0x120>
 8004ef6:	9b04      	ldr	r3, [sp, #16]
 8004ef8:	4dbd      	ldr	r5, [pc, #756]	@ (80051f0 <__ieee754_rem_pio2+0x328>)
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	4630      	mov	r0, r6
 8004efe:	a3ac      	add	r3, pc, #688	@ (adr r3, 80051b0 <__ieee754_rem_pio2+0x2e8>)
 8004f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f04:	4639      	mov	r1, r7
 8004f06:	dd38      	ble.n	8004f7a <__ieee754_rem_pio2+0xb2>
 8004f08:	f7fb faa8 	bl	800045c <__aeabi_dsub>
 8004f0c:	45a8      	cmp	r8, r5
 8004f0e:	4606      	mov	r6, r0
 8004f10:	460f      	mov	r7, r1
 8004f12:	d01a      	beq.n	8004f4a <__ieee754_rem_pio2+0x82>
 8004f14:	a3a8      	add	r3, pc, #672	@ (adr r3, 80051b8 <__ieee754_rem_pio2+0x2f0>)
 8004f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f1a:	f7fb fa9f 	bl	800045c <__aeabi_dsub>
 8004f1e:	4602      	mov	r2, r0
 8004f20:	460b      	mov	r3, r1
 8004f22:	4680      	mov	r8, r0
 8004f24:	4689      	mov	r9, r1
 8004f26:	4630      	mov	r0, r6
 8004f28:	4639      	mov	r1, r7
 8004f2a:	f7fb fa97 	bl	800045c <__aeabi_dsub>
 8004f2e:	a3a2      	add	r3, pc, #648	@ (adr r3, 80051b8 <__ieee754_rem_pio2+0x2f0>)
 8004f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f34:	f7fb fa92 	bl	800045c <__aeabi_dsub>
 8004f38:	e9c4 8900 	strd	r8, r9, [r4]
 8004f3c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004f40:	2501      	movs	r5, #1
 8004f42:	4628      	mov	r0, r5
 8004f44:	b00d      	add	sp, #52	@ 0x34
 8004f46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f4a:	a39d      	add	r3, pc, #628	@ (adr r3, 80051c0 <__ieee754_rem_pio2+0x2f8>)
 8004f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f50:	f7fb fa84 	bl	800045c <__aeabi_dsub>
 8004f54:	a39c      	add	r3, pc, #624	@ (adr r3, 80051c8 <__ieee754_rem_pio2+0x300>)
 8004f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f5a:	4606      	mov	r6, r0
 8004f5c:	460f      	mov	r7, r1
 8004f5e:	f7fb fa7d 	bl	800045c <__aeabi_dsub>
 8004f62:	4602      	mov	r2, r0
 8004f64:	460b      	mov	r3, r1
 8004f66:	4680      	mov	r8, r0
 8004f68:	4689      	mov	r9, r1
 8004f6a:	4630      	mov	r0, r6
 8004f6c:	4639      	mov	r1, r7
 8004f6e:	f7fb fa75 	bl	800045c <__aeabi_dsub>
 8004f72:	a395      	add	r3, pc, #596	@ (adr r3, 80051c8 <__ieee754_rem_pio2+0x300>)
 8004f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f78:	e7dc      	b.n	8004f34 <__ieee754_rem_pio2+0x6c>
 8004f7a:	f7fb fa71 	bl	8000460 <__adddf3>
 8004f7e:	45a8      	cmp	r8, r5
 8004f80:	4606      	mov	r6, r0
 8004f82:	460f      	mov	r7, r1
 8004f84:	d018      	beq.n	8004fb8 <__ieee754_rem_pio2+0xf0>
 8004f86:	a38c      	add	r3, pc, #560	@ (adr r3, 80051b8 <__ieee754_rem_pio2+0x2f0>)
 8004f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f8c:	f7fb fa68 	bl	8000460 <__adddf3>
 8004f90:	4602      	mov	r2, r0
 8004f92:	460b      	mov	r3, r1
 8004f94:	4680      	mov	r8, r0
 8004f96:	4689      	mov	r9, r1
 8004f98:	4630      	mov	r0, r6
 8004f9a:	4639      	mov	r1, r7
 8004f9c:	f7fb fa5e 	bl	800045c <__aeabi_dsub>
 8004fa0:	a385      	add	r3, pc, #532	@ (adr r3, 80051b8 <__ieee754_rem_pio2+0x2f0>)
 8004fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fa6:	f7fb fa5b 	bl	8000460 <__adddf3>
 8004faa:	f04f 35ff 	mov.w	r5, #4294967295
 8004fae:	e9c4 8900 	strd	r8, r9, [r4]
 8004fb2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004fb6:	e7c4      	b.n	8004f42 <__ieee754_rem_pio2+0x7a>
 8004fb8:	a381      	add	r3, pc, #516	@ (adr r3, 80051c0 <__ieee754_rem_pio2+0x2f8>)
 8004fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fbe:	f7fb fa4f 	bl	8000460 <__adddf3>
 8004fc2:	a381      	add	r3, pc, #516	@ (adr r3, 80051c8 <__ieee754_rem_pio2+0x300>)
 8004fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fc8:	4606      	mov	r6, r0
 8004fca:	460f      	mov	r7, r1
 8004fcc:	f7fb fa48 	bl	8000460 <__adddf3>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	460b      	mov	r3, r1
 8004fd4:	4680      	mov	r8, r0
 8004fd6:	4689      	mov	r9, r1
 8004fd8:	4630      	mov	r0, r6
 8004fda:	4639      	mov	r1, r7
 8004fdc:	f7fb fa3e 	bl	800045c <__aeabi_dsub>
 8004fe0:	a379      	add	r3, pc, #484	@ (adr r3, 80051c8 <__ieee754_rem_pio2+0x300>)
 8004fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fe6:	e7de      	b.n	8004fa6 <__ieee754_rem_pio2+0xde>
 8004fe8:	4b82      	ldr	r3, [pc, #520]	@ (80051f4 <__ieee754_rem_pio2+0x32c>)
 8004fea:	4598      	cmp	r8, r3
 8004fec:	f200 80d1 	bhi.w	8005192 <__ieee754_rem_pio2+0x2ca>
 8004ff0:	f000 f966 	bl	80052c0 <fabs>
 8004ff4:	ec57 6b10 	vmov	r6, r7, d0
 8004ff8:	a375      	add	r3, pc, #468	@ (adr r3, 80051d0 <__ieee754_rem_pio2+0x308>)
 8004ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ffe:	4630      	mov	r0, r6
 8005000:	4639      	mov	r1, r7
 8005002:	f7fb f8fd 	bl	8000200 <__aeabi_dmul>
 8005006:	4b7c      	ldr	r3, [pc, #496]	@ (80051f8 <__ieee754_rem_pio2+0x330>)
 8005008:	2200      	movs	r2, #0
 800500a:	f7fb fa29 	bl	8000460 <__adddf3>
 800500e:	f7fb fc65 	bl	80008dc <__aeabi_d2iz>
 8005012:	4605      	mov	r5, r0
 8005014:	f7fb fb70 	bl	80006f8 <__aeabi_i2d>
 8005018:	4602      	mov	r2, r0
 800501a:	460b      	mov	r3, r1
 800501c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005020:	a363      	add	r3, pc, #396	@ (adr r3, 80051b0 <__ieee754_rem_pio2+0x2e8>)
 8005022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005026:	f7fb f8eb 	bl	8000200 <__aeabi_dmul>
 800502a:	4602      	mov	r2, r0
 800502c:	460b      	mov	r3, r1
 800502e:	4630      	mov	r0, r6
 8005030:	4639      	mov	r1, r7
 8005032:	f7fb fa13 	bl	800045c <__aeabi_dsub>
 8005036:	a360      	add	r3, pc, #384	@ (adr r3, 80051b8 <__ieee754_rem_pio2+0x2f0>)
 8005038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800503c:	4682      	mov	sl, r0
 800503e:	468b      	mov	fp, r1
 8005040:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005044:	f7fb f8dc 	bl	8000200 <__aeabi_dmul>
 8005048:	2d1f      	cmp	r5, #31
 800504a:	4606      	mov	r6, r0
 800504c:	460f      	mov	r7, r1
 800504e:	dc0c      	bgt.n	800506a <__ieee754_rem_pio2+0x1a2>
 8005050:	4b6a      	ldr	r3, [pc, #424]	@ (80051fc <__ieee754_rem_pio2+0x334>)
 8005052:	1e6a      	subs	r2, r5, #1
 8005054:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005058:	4543      	cmp	r3, r8
 800505a:	d006      	beq.n	800506a <__ieee754_rem_pio2+0x1a2>
 800505c:	4632      	mov	r2, r6
 800505e:	463b      	mov	r3, r7
 8005060:	4650      	mov	r0, sl
 8005062:	4659      	mov	r1, fp
 8005064:	f7fb f9fa 	bl	800045c <__aeabi_dsub>
 8005068:	e00e      	b.n	8005088 <__ieee754_rem_pio2+0x1c0>
 800506a:	463b      	mov	r3, r7
 800506c:	4632      	mov	r2, r6
 800506e:	4650      	mov	r0, sl
 8005070:	4659      	mov	r1, fp
 8005072:	f7fb f9f3 	bl	800045c <__aeabi_dsub>
 8005076:	ea4f 5328 	mov.w	r3, r8, asr #20
 800507a:	9305      	str	r3, [sp, #20]
 800507c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005080:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8005084:	2b10      	cmp	r3, #16
 8005086:	dc02      	bgt.n	800508e <__ieee754_rem_pio2+0x1c6>
 8005088:	e9c4 0100 	strd	r0, r1, [r4]
 800508c:	e039      	b.n	8005102 <__ieee754_rem_pio2+0x23a>
 800508e:	a34c      	add	r3, pc, #304	@ (adr r3, 80051c0 <__ieee754_rem_pio2+0x2f8>)
 8005090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005094:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005098:	f7fb f8b2 	bl	8000200 <__aeabi_dmul>
 800509c:	4606      	mov	r6, r0
 800509e:	460f      	mov	r7, r1
 80050a0:	4602      	mov	r2, r0
 80050a2:	460b      	mov	r3, r1
 80050a4:	4650      	mov	r0, sl
 80050a6:	4659      	mov	r1, fp
 80050a8:	f7fb f9d8 	bl	800045c <__aeabi_dsub>
 80050ac:	4602      	mov	r2, r0
 80050ae:	460b      	mov	r3, r1
 80050b0:	4680      	mov	r8, r0
 80050b2:	4689      	mov	r9, r1
 80050b4:	4650      	mov	r0, sl
 80050b6:	4659      	mov	r1, fp
 80050b8:	f7fb f9d0 	bl	800045c <__aeabi_dsub>
 80050bc:	4632      	mov	r2, r6
 80050be:	463b      	mov	r3, r7
 80050c0:	f7fb f9cc 	bl	800045c <__aeabi_dsub>
 80050c4:	a340      	add	r3, pc, #256	@ (adr r3, 80051c8 <__ieee754_rem_pio2+0x300>)
 80050c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ca:	4606      	mov	r6, r0
 80050cc:	460f      	mov	r7, r1
 80050ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80050d2:	f7fb f895 	bl	8000200 <__aeabi_dmul>
 80050d6:	4632      	mov	r2, r6
 80050d8:	463b      	mov	r3, r7
 80050da:	f7fb f9bf 	bl	800045c <__aeabi_dsub>
 80050de:	4602      	mov	r2, r0
 80050e0:	460b      	mov	r3, r1
 80050e2:	4606      	mov	r6, r0
 80050e4:	460f      	mov	r7, r1
 80050e6:	4640      	mov	r0, r8
 80050e8:	4649      	mov	r1, r9
 80050ea:	f7fb f9b7 	bl	800045c <__aeabi_dsub>
 80050ee:	9a05      	ldr	r2, [sp, #20]
 80050f0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80050f4:	1ad3      	subs	r3, r2, r3
 80050f6:	2b31      	cmp	r3, #49	@ 0x31
 80050f8:	dc20      	bgt.n	800513c <__ieee754_rem_pio2+0x274>
 80050fa:	e9c4 0100 	strd	r0, r1, [r4]
 80050fe:	46c2      	mov	sl, r8
 8005100:	46cb      	mov	fp, r9
 8005102:	e9d4 8900 	ldrd	r8, r9, [r4]
 8005106:	4650      	mov	r0, sl
 8005108:	4642      	mov	r2, r8
 800510a:	464b      	mov	r3, r9
 800510c:	4659      	mov	r1, fp
 800510e:	f7fb f9a5 	bl	800045c <__aeabi_dsub>
 8005112:	463b      	mov	r3, r7
 8005114:	4632      	mov	r2, r6
 8005116:	f7fb f9a1 	bl	800045c <__aeabi_dsub>
 800511a:	9b04      	ldr	r3, [sp, #16]
 800511c:	2b00      	cmp	r3, #0
 800511e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005122:	f6bf af0e 	bge.w	8004f42 <__ieee754_rem_pio2+0x7a>
 8005126:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800512a:	6063      	str	r3, [r4, #4]
 800512c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005130:	f8c4 8000 	str.w	r8, [r4]
 8005134:	60a0      	str	r0, [r4, #8]
 8005136:	60e3      	str	r3, [r4, #12]
 8005138:	426d      	negs	r5, r5
 800513a:	e702      	b.n	8004f42 <__ieee754_rem_pio2+0x7a>
 800513c:	a326      	add	r3, pc, #152	@ (adr r3, 80051d8 <__ieee754_rem_pio2+0x310>)
 800513e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005142:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005146:	f7fb f85b 	bl	8000200 <__aeabi_dmul>
 800514a:	4606      	mov	r6, r0
 800514c:	460f      	mov	r7, r1
 800514e:	4602      	mov	r2, r0
 8005150:	460b      	mov	r3, r1
 8005152:	4640      	mov	r0, r8
 8005154:	4649      	mov	r1, r9
 8005156:	f7fb f981 	bl	800045c <__aeabi_dsub>
 800515a:	4602      	mov	r2, r0
 800515c:	460b      	mov	r3, r1
 800515e:	4682      	mov	sl, r0
 8005160:	468b      	mov	fp, r1
 8005162:	4640      	mov	r0, r8
 8005164:	4649      	mov	r1, r9
 8005166:	f7fb f979 	bl	800045c <__aeabi_dsub>
 800516a:	4632      	mov	r2, r6
 800516c:	463b      	mov	r3, r7
 800516e:	f7fb f975 	bl	800045c <__aeabi_dsub>
 8005172:	a31b      	add	r3, pc, #108	@ (adr r3, 80051e0 <__ieee754_rem_pio2+0x318>)
 8005174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005178:	4606      	mov	r6, r0
 800517a:	460f      	mov	r7, r1
 800517c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005180:	f7fb f83e 	bl	8000200 <__aeabi_dmul>
 8005184:	4632      	mov	r2, r6
 8005186:	463b      	mov	r3, r7
 8005188:	f7fb f968 	bl	800045c <__aeabi_dsub>
 800518c:	4606      	mov	r6, r0
 800518e:	460f      	mov	r7, r1
 8005190:	e764      	b.n	800505c <__ieee754_rem_pio2+0x194>
 8005192:	4b1b      	ldr	r3, [pc, #108]	@ (8005200 <__ieee754_rem_pio2+0x338>)
 8005194:	4598      	cmp	r8, r3
 8005196:	d935      	bls.n	8005204 <__ieee754_rem_pio2+0x33c>
 8005198:	4632      	mov	r2, r6
 800519a:	463b      	mov	r3, r7
 800519c:	4630      	mov	r0, r6
 800519e:	4639      	mov	r1, r7
 80051a0:	f7fb f95c 	bl	800045c <__aeabi_dsub>
 80051a4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80051a8:	e9c4 0100 	strd	r0, r1, [r4]
 80051ac:	e69e      	b.n	8004eec <__ieee754_rem_pio2+0x24>
 80051ae:	bf00      	nop
 80051b0:	54400000 	.word	0x54400000
 80051b4:	3ff921fb 	.word	0x3ff921fb
 80051b8:	1a626331 	.word	0x1a626331
 80051bc:	3dd0b461 	.word	0x3dd0b461
 80051c0:	1a600000 	.word	0x1a600000
 80051c4:	3dd0b461 	.word	0x3dd0b461
 80051c8:	2e037073 	.word	0x2e037073
 80051cc:	3ba3198a 	.word	0x3ba3198a
 80051d0:	6dc9c883 	.word	0x6dc9c883
 80051d4:	3fe45f30 	.word	0x3fe45f30
 80051d8:	2e000000 	.word	0x2e000000
 80051dc:	3ba3198a 	.word	0x3ba3198a
 80051e0:	252049c1 	.word	0x252049c1
 80051e4:	397b839a 	.word	0x397b839a
 80051e8:	3fe921fb 	.word	0x3fe921fb
 80051ec:	4002d97b 	.word	0x4002d97b
 80051f0:	3ff921fb 	.word	0x3ff921fb
 80051f4:	413921fb 	.word	0x413921fb
 80051f8:	3fe00000 	.word	0x3fe00000
 80051fc:	080063bc 	.word	0x080063bc
 8005200:	7fefffff 	.word	0x7fefffff
 8005204:	ea4f 5528 	mov.w	r5, r8, asr #20
 8005208:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800520c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8005210:	4630      	mov	r0, r6
 8005212:	460f      	mov	r7, r1
 8005214:	f7fb fb62 	bl	80008dc <__aeabi_d2iz>
 8005218:	f7fb fa6e 	bl	80006f8 <__aeabi_i2d>
 800521c:	4602      	mov	r2, r0
 800521e:	460b      	mov	r3, r1
 8005220:	4630      	mov	r0, r6
 8005222:	4639      	mov	r1, r7
 8005224:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005228:	f7fb f918 	bl	800045c <__aeabi_dsub>
 800522c:	4b22      	ldr	r3, [pc, #136]	@ (80052b8 <__ieee754_rem_pio2+0x3f0>)
 800522e:	2200      	movs	r2, #0
 8005230:	f7fa ffe6 	bl	8000200 <__aeabi_dmul>
 8005234:	460f      	mov	r7, r1
 8005236:	4606      	mov	r6, r0
 8005238:	f7fb fb50 	bl	80008dc <__aeabi_d2iz>
 800523c:	f7fb fa5c 	bl	80006f8 <__aeabi_i2d>
 8005240:	4602      	mov	r2, r0
 8005242:	460b      	mov	r3, r1
 8005244:	4630      	mov	r0, r6
 8005246:	4639      	mov	r1, r7
 8005248:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800524c:	f7fb f906 	bl	800045c <__aeabi_dsub>
 8005250:	4b19      	ldr	r3, [pc, #100]	@ (80052b8 <__ieee754_rem_pio2+0x3f0>)
 8005252:	2200      	movs	r2, #0
 8005254:	f7fa ffd4 	bl	8000200 <__aeabi_dmul>
 8005258:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800525c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8005260:	f04f 0803 	mov.w	r8, #3
 8005264:	2600      	movs	r6, #0
 8005266:	2700      	movs	r7, #0
 8005268:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800526c:	4632      	mov	r2, r6
 800526e:	463b      	mov	r3, r7
 8005270:	46c2      	mov	sl, r8
 8005272:	f108 38ff 	add.w	r8, r8, #4294967295
 8005276:	f7fb faff 	bl	8000878 <__aeabi_dcmpeq>
 800527a:	2800      	cmp	r0, #0
 800527c:	d1f4      	bne.n	8005268 <__ieee754_rem_pio2+0x3a0>
 800527e:	4b0f      	ldr	r3, [pc, #60]	@ (80052bc <__ieee754_rem_pio2+0x3f4>)
 8005280:	9301      	str	r3, [sp, #4]
 8005282:	2302      	movs	r3, #2
 8005284:	9300      	str	r3, [sp, #0]
 8005286:	462a      	mov	r2, r5
 8005288:	4653      	mov	r3, sl
 800528a:	4621      	mov	r1, r4
 800528c:	a806      	add	r0, sp, #24
 800528e:	f000 f81f 	bl	80052d0 <__kernel_rem_pio2>
 8005292:	9b04      	ldr	r3, [sp, #16]
 8005294:	2b00      	cmp	r3, #0
 8005296:	4605      	mov	r5, r0
 8005298:	f6bf ae53 	bge.w	8004f42 <__ieee754_rem_pio2+0x7a>
 800529c:	e9d4 2100 	ldrd	r2, r1, [r4]
 80052a0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80052a4:	e9c4 2300 	strd	r2, r3, [r4]
 80052a8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 80052ac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80052b0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80052b4:	e740      	b.n	8005138 <__ieee754_rem_pio2+0x270>
 80052b6:	bf00      	nop
 80052b8:	41700000 	.word	0x41700000
 80052bc:	0800643c 	.word	0x0800643c

080052c0 <fabs>:
 80052c0:	ec51 0b10 	vmov	r0, r1, d0
 80052c4:	4602      	mov	r2, r0
 80052c6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80052ca:	ec43 2b10 	vmov	d0, r2, r3
 80052ce:	4770      	bx	lr

080052d0 <__kernel_rem_pio2>:
 80052d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052d4:	ed2d 8b02 	vpush	{d8}
 80052d8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80052dc:	f112 0f14 	cmn.w	r2, #20
 80052e0:	9306      	str	r3, [sp, #24]
 80052e2:	9104      	str	r1, [sp, #16]
 80052e4:	4bc2      	ldr	r3, [pc, #776]	@ (80055f0 <__kernel_rem_pio2+0x320>)
 80052e6:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 80052e8:	9008      	str	r0, [sp, #32]
 80052ea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80052ee:	9300      	str	r3, [sp, #0]
 80052f0:	9b06      	ldr	r3, [sp, #24]
 80052f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80052f6:	bfa8      	it	ge
 80052f8:	1ed4      	subge	r4, r2, #3
 80052fa:	9305      	str	r3, [sp, #20]
 80052fc:	bfb2      	itee	lt
 80052fe:	2400      	movlt	r4, #0
 8005300:	2318      	movge	r3, #24
 8005302:	fb94 f4f3 	sdivge	r4, r4, r3
 8005306:	f06f 0317 	mvn.w	r3, #23
 800530a:	fb04 3303 	mla	r3, r4, r3, r3
 800530e:	eb03 0b02 	add.w	fp, r3, r2
 8005312:	9b00      	ldr	r3, [sp, #0]
 8005314:	9a05      	ldr	r2, [sp, #20]
 8005316:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 80055e0 <__kernel_rem_pio2+0x310>
 800531a:	eb03 0802 	add.w	r8, r3, r2
 800531e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8005320:	1aa7      	subs	r7, r4, r2
 8005322:	ae20      	add	r6, sp, #128	@ 0x80
 8005324:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8005328:	2500      	movs	r5, #0
 800532a:	4545      	cmp	r5, r8
 800532c:	dd12      	ble.n	8005354 <__kernel_rem_pio2+0x84>
 800532e:	9b06      	ldr	r3, [sp, #24]
 8005330:	aa20      	add	r2, sp, #128	@ 0x80
 8005332:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8005336:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800533a:	2700      	movs	r7, #0
 800533c:	9b00      	ldr	r3, [sp, #0]
 800533e:	429f      	cmp	r7, r3
 8005340:	dc2e      	bgt.n	80053a0 <__kernel_rem_pio2+0xd0>
 8005342:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 80055e0 <__kernel_rem_pio2+0x310>
 8005346:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800534a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800534e:	46a8      	mov	r8, r5
 8005350:	2600      	movs	r6, #0
 8005352:	e01b      	b.n	800538c <__kernel_rem_pio2+0xbc>
 8005354:	42ef      	cmn	r7, r5
 8005356:	d407      	bmi.n	8005368 <__kernel_rem_pio2+0x98>
 8005358:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800535c:	f7fb f9cc 	bl	80006f8 <__aeabi_i2d>
 8005360:	e8e6 0102 	strd	r0, r1, [r6], #8
 8005364:	3501      	adds	r5, #1
 8005366:	e7e0      	b.n	800532a <__kernel_rem_pio2+0x5a>
 8005368:	ec51 0b18 	vmov	r0, r1, d8
 800536c:	e7f8      	b.n	8005360 <__kernel_rem_pio2+0x90>
 800536e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 8005372:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8005376:	f7fa ff43 	bl	8000200 <__aeabi_dmul>
 800537a:	4602      	mov	r2, r0
 800537c:	460b      	mov	r3, r1
 800537e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005382:	f7fb f86d 	bl	8000460 <__adddf3>
 8005386:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800538a:	3601      	adds	r6, #1
 800538c:	9b05      	ldr	r3, [sp, #20]
 800538e:	429e      	cmp	r6, r3
 8005390:	dded      	ble.n	800536e <__kernel_rem_pio2+0x9e>
 8005392:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005396:	3701      	adds	r7, #1
 8005398:	ecaa 7b02 	vstmia	sl!, {d7}
 800539c:	3508      	adds	r5, #8
 800539e:	e7cd      	b.n	800533c <__kernel_rem_pio2+0x6c>
 80053a0:	9b00      	ldr	r3, [sp, #0]
 80053a2:	f8dd 8000 	ldr.w	r8, [sp]
 80053a6:	aa0c      	add	r2, sp, #48	@ 0x30
 80053a8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80053ac:	930a      	str	r3, [sp, #40]	@ 0x28
 80053ae:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80053b0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80053b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80053b6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 80053ba:	930b      	str	r3, [sp, #44]	@ 0x2c
 80053bc:	ab98      	add	r3, sp, #608	@ 0x260
 80053be:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80053c2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 80053c6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80053ca:	ac0c      	add	r4, sp, #48	@ 0x30
 80053cc:	ab70      	add	r3, sp, #448	@ 0x1c0
 80053ce:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 80053d2:	46a1      	mov	r9, r4
 80053d4:	46c2      	mov	sl, r8
 80053d6:	f1ba 0f00 	cmp.w	sl, #0
 80053da:	dc77      	bgt.n	80054cc <__kernel_rem_pio2+0x1fc>
 80053dc:	4658      	mov	r0, fp
 80053de:	ed9d 0b02 	vldr	d0, [sp, #8]
 80053e2:	f000 fac5 	bl	8005970 <scalbn>
 80053e6:	ec57 6b10 	vmov	r6, r7, d0
 80053ea:	2200      	movs	r2, #0
 80053ec:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80053f0:	4630      	mov	r0, r6
 80053f2:	4639      	mov	r1, r7
 80053f4:	f7fa ff04 	bl	8000200 <__aeabi_dmul>
 80053f8:	ec41 0b10 	vmov	d0, r0, r1
 80053fc:	f000 fb34 	bl	8005a68 <floor>
 8005400:	4b7c      	ldr	r3, [pc, #496]	@ (80055f4 <__kernel_rem_pio2+0x324>)
 8005402:	ec51 0b10 	vmov	r0, r1, d0
 8005406:	2200      	movs	r2, #0
 8005408:	f7fa fefa 	bl	8000200 <__aeabi_dmul>
 800540c:	4602      	mov	r2, r0
 800540e:	460b      	mov	r3, r1
 8005410:	4630      	mov	r0, r6
 8005412:	4639      	mov	r1, r7
 8005414:	f7fb f822 	bl	800045c <__aeabi_dsub>
 8005418:	460f      	mov	r7, r1
 800541a:	4606      	mov	r6, r0
 800541c:	f7fb fa5e 	bl	80008dc <__aeabi_d2iz>
 8005420:	9002      	str	r0, [sp, #8]
 8005422:	f7fb f969 	bl	80006f8 <__aeabi_i2d>
 8005426:	4602      	mov	r2, r0
 8005428:	460b      	mov	r3, r1
 800542a:	4630      	mov	r0, r6
 800542c:	4639      	mov	r1, r7
 800542e:	f7fb f815 	bl	800045c <__aeabi_dsub>
 8005432:	f1bb 0f00 	cmp.w	fp, #0
 8005436:	4606      	mov	r6, r0
 8005438:	460f      	mov	r7, r1
 800543a:	dd6c      	ble.n	8005516 <__kernel_rem_pio2+0x246>
 800543c:	f108 31ff 	add.w	r1, r8, #4294967295
 8005440:	ab0c      	add	r3, sp, #48	@ 0x30
 8005442:	9d02      	ldr	r5, [sp, #8]
 8005444:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005448:	f1cb 0018 	rsb	r0, fp, #24
 800544c:	fa43 f200 	asr.w	r2, r3, r0
 8005450:	4415      	add	r5, r2
 8005452:	4082      	lsls	r2, r0
 8005454:	1a9b      	subs	r3, r3, r2
 8005456:	aa0c      	add	r2, sp, #48	@ 0x30
 8005458:	9502      	str	r5, [sp, #8]
 800545a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800545e:	f1cb 0217 	rsb	r2, fp, #23
 8005462:	fa43 f902 	asr.w	r9, r3, r2
 8005466:	f1b9 0f00 	cmp.w	r9, #0
 800546a:	dd64      	ble.n	8005536 <__kernel_rem_pio2+0x266>
 800546c:	9b02      	ldr	r3, [sp, #8]
 800546e:	2200      	movs	r2, #0
 8005470:	3301      	adds	r3, #1
 8005472:	9302      	str	r3, [sp, #8]
 8005474:	4615      	mov	r5, r2
 8005476:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800547a:	4590      	cmp	r8, r2
 800547c:	f300 80a1 	bgt.w	80055c2 <__kernel_rem_pio2+0x2f2>
 8005480:	f1bb 0f00 	cmp.w	fp, #0
 8005484:	dd07      	ble.n	8005496 <__kernel_rem_pio2+0x1c6>
 8005486:	f1bb 0f01 	cmp.w	fp, #1
 800548a:	f000 80c1 	beq.w	8005610 <__kernel_rem_pio2+0x340>
 800548e:	f1bb 0f02 	cmp.w	fp, #2
 8005492:	f000 80c8 	beq.w	8005626 <__kernel_rem_pio2+0x356>
 8005496:	f1b9 0f02 	cmp.w	r9, #2
 800549a:	d14c      	bne.n	8005536 <__kernel_rem_pio2+0x266>
 800549c:	4632      	mov	r2, r6
 800549e:	463b      	mov	r3, r7
 80054a0:	4955      	ldr	r1, [pc, #340]	@ (80055f8 <__kernel_rem_pio2+0x328>)
 80054a2:	2000      	movs	r0, #0
 80054a4:	f7fa ffda 	bl	800045c <__aeabi_dsub>
 80054a8:	4606      	mov	r6, r0
 80054aa:	460f      	mov	r7, r1
 80054ac:	2d00      	cmp	r5, #0
 80054ae:	d042      	beq.n	8005536 <__kernel_rem_pio2+0x266>
 80054b0:	4658      	mov	r0, fp
 80054b2:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 80055e8 <__kernel_rem_pio2+0x318>
 80054b6:	f000 fa5b 	bl	8005970 <scalbn>
 80054ba:	4630      	mov	r0, r6
 80054bc:	4639      	mov	r1, r7
 80054be:	ec53 2b10 	vmov	r2, r3, d0
 80054c2:	f7fa ffcb 	bl	800045c <__aeabi_dsub>
 80054c6:	4606      	mov	r6, r0
 80054c8:	460f      	mov	r7, r1
 80054ca:	e034      	b.n	8005536 <__kernel_rem_pio2+0x266>
 80054cc:	4b4b      	ldr	r3, [pc, #300]	@ (80055fc <__kernel_rem_pio2+0x32c>)
 80054ce:	2200      	movs	r2, #0
 80054d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80054d4:	f7fa fe94 	bl	8000200 <__aeabi_dmul>
 80054d8:	f7fb fa00 	bl	80008dc <__aeabi_d2iz>
 80054dc:	f7fb f90c 	bl	80006f8 <__aeabi_i2d>
 80054e0:	4b47      	ldr	r3, [pc, #284]	@ (8005600 <__kernel_rem_pio2+0x330>)
 80054e2:	2200      	movs	r2, #0
 80054e4:	4606      	mov	r6, r0
 80054e6:	460f      	mov	r7, r1
 80054e8:	f7fa fe8a 	bl	8000200 <__aeabi_dmul>
 80054ec:	4602      	mov	r2, r0
 80054ee:	460b      	mov	r3, r1
 80054f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80054f4:	f7fa ffb2 	bl	800045c <__aeabi_dsub>
 80054f8:	f7fb f9f0 	bl	80008dc <__aeabi_d2iz>
 80054fc:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8005500:	f849 0b04 	str.w	r0, [r9], #4
 8005504:	4639      	mov	r1, r7
 8005506:	4630      	mov	r0, r6
 8005508:	f7fa ffaa 	bl	8000460 <__adddf3>
 800550c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005510:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005514:	e75f      	b.n	80053d6 <__kernel_rem_pio2+0x106>
 8005516:	d107      	bne.n	8005528 <__kernel_rem_pio2+0x258>
 8005518:	f108 33ff 	add.w	r3, r8, #4294967295
 800551c:	aa0c      	add	r2, sp, #48	@ 0x30
 800551e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005522:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8005526:	e79e      	b.n	8005466 <__kernel_rem_pio2+0x196>
 8005528:	4b36      	ldr	r3, [pc, #216]	@ (8005604 <__kernel_rem_pio2+0x334>)
 800552a:	2200      	movs	r2, #0
 800552c:	f7fb f9c2 	bl	80008b4 <__aeabi_dcmpge>
 8005530:	2800      	cmp	r0, #0
 8005532:	d143      	bne.n	80055bc <__kernel_rem_pio2+0x2ec>
 8005534:	4681      	mov	r9, r0
 8005536:	2200      	movs	r2, #0
 8005538:	2300      	movs	r3, #0
 800553a:	4630      	mov	r0, r6
 800553c:	4639      	mov	r1, r7
 800553e:	f7fb f99b 	bl	8000878 <__aeabi_dcmpeq>
 8005542:	2800      	cmp	r0, #0
 8005544:	f000 80c1 	beq.w	80056ca <__kernel_rem_pio2+0x3fa>
 8005548:	f108 33ff 	add.w	r3, r8, #4294967295
 800554c:	2200      	movs	r2, #0
 800554e:	9900      	ldr	r1, [sp, #0]
 8005550:	428b      	cmp	r3, r1
 8005552:	da70      	bge.n	8005636 <__kernel_rem_pio2+0x366>
 8005554:	2a00      	cmp	r2, #0
 8005556:	f000 808b 	beq.w	8005670 <__kernel_rem_pio2+0x3a0>
 800555a:	f108 38ff 	add.w	r8, r8, #4294967295
 800555e:	ab0c      	add	r3, sp, #48	@ 0x30
 8005560:	f1ab 0b18 	sub.w	fp, fp, #24
 8005564:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d0f6      	beq.n	800555a <__kernel_rem_pio2+0x28a>
 800556c:	4658      	mov	r0, fp
 800556e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 80055e8 <__kernel_rem_pio2+0x318>
 8005572:	f000 f9fd 	bl	8005970 <scalbn>
 8005576:	f108 0301 	add.w	r3, r8, #1
 800557a:	00da      	lsls	r2, r3, #3
 800557c:	9205      	str	r2, [sp, #20]
 800557e:	ec55 4b10 	vmov	r4, r5, d0
 8005582:	aa70      	add	r2, sp, #448	@ 0x1c0
 8005584:	f8df b074 	ldr.w	fp, [pc, #116]	@ 80055fc <__kernel_rem_pio2+0x32c>
 8005588:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800558c:	4646      	mov	r6, r8
 800558e:	f04f 0a00 	mov.w	sl, #0
 8005592:	2e00      	cmp	r6, #0
 8005594:	f280 80d1 	bge.w	800573a <__kernel_rem_pio2+0x46a>
 8005598:	4644      	mov	r4, r8
 800559a:	2c00      	cmp	r4, #0
 800559c:	f2c0 80ff 	blt.w	800579e <__kernel_rem_pio2+0x4ce>
 80055a0:	4b19      	ldr	r3, [pc, #100]	@ (8005608 <__kernel_rem_pio2+0x338>)
 80055a2:	461f      	mov	r7, r3
 80055a4:	ab70      	add	r3, sp, #448	@ 0x1c0
 80055a6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80055aa:	9306      	str	r3, [sp, #24]
 80055ac:	f04f 0a00 	mov.w	sl, #0
 80055b0:	f04f 0b00 	mov.w	fp, #0
 80055b4:	2600      	movs	r6, #0
 80055b6:	eba8 0504 	sub.w	r5, r8, r4
 80055ba:	e0e4      	b.n	8005786 <__kernel_rem_pio2+0x4b6>
 80055bc:	f04f 0902 	mov.w	r9, #2
 80055c0:	e754      	b.n	800546c <__kernel_rem_pio2+0x19c>
 80055c2:	f854 3b04 	ldr.w	r3, [r4], #4
 80055c6:	bb0d      	cbnz	r5, 800560c <__kernel_rem_pio2+0x33c>
 80055c8:	b123      	cbz	r3, 80055d4 <__kernel_rem_pio2+0x304>
 80055ca:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 80055ce:	f844 3c04 	str.w	r3, [r4, #-4]
 80055d2:	2301      	movs	r3, #1
 80055d4:	3201      	adds	r2, #1
 80055d6:	461d      	mov	r5, r3
 80055d8:	e74f      	b.n	800547a <__kernel_rem_pio2+0x1aa>
 80055da:	bf00      	nop
 80055dc:	f3af 8000 	nop.w
	...
 80055ec:	3ff00000 	.word	0x3ff00000
 80055f0:	08006588 	.word	0x08006588
 80055f4:	40200000 	.word	0x40200000
 80055f8:	3ff00000 	.word	0x3ff00000
 80055fc:	3e700000 	.word	0x3e700000
 8005600:	41700000 	.word	0x41700000
 8005604:	3fe00000 	.word	0x3fe00000
 8005608:	08006548 	.word	0x08006548
 800560c:	1acb      	subs	r3, r1, r3
 800560e:	e7de      	b.n	80055ce <__kernel_rem_pio2+0x2fe>
 8005610:	f108 32ff 	add.w	r2, r8, #4294967295
 8005614:	ab0c      	add	r3, sp, #48	@ 0x30
 8005616:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800561a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800561e:	a90c      	add	r1, sp, #48	@ 0x30
 8005620:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8005624:	e737      	b.n	8005496 <__kernel_rem_pio2+0x1c6>
 8005626:	f108 32ff 	add.w	r2, r8, #4294967295
 800562a:	ab0c      	add	r3, sp, #48	@ 0x30
 800562c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005630:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005634:	e7f3      	b.n	800561e <__kernel_rem_pio2+0x34e>
 8005636:	a90c      	add	r1, sp, #48	@ 0x30
 8005638:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800563c:	3b01      	subs	r3, #1
 800563e:	430a      	orrs	r2, r1
 8005640:	e785      	b.n	800554e <__kernel_rem_pio2+0x27e>
 8005642:	3401      	adds	r4, #1
 8005644:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8005648:	2a00      	cmp	r2, #0
 800564a:	d0fa      	beq.n	8005642 <__kernel_rem_pio2+0x372>
 800564c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800564e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005652:	eb0d 0503 	add.w	r5, sp, r3
 8005656:	9b06      	ldr	r3, [sp, #24]
 8005658:	aa20      	add	r2, sp, #128	@ 0x80
 800565a:	4443      	add	r3, r8
 800565c:	f108 0701 	add.w	r7, r8, #1
 8005660:	3d98      	subs	r5, #152	@ 0x98
 8005662:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8005666:	4444      	add	r4, r8
 8005668:	42bc      	cmp	r4, r7
 800566a:	da04      	bge.n	8005676 <__kernel_rem_pio2+0x3a6>
 800566c:	46a0      	mov	r8, r4
 800566e:	e6a2      	b.n	80053b6 <__kernel_rem_pio2+0xe6>
 8005670:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005672:	2401      	movs	r4, #1
 8005674:	e7e6      	b.n	8005644 <__kernel_rem_pio2+0x374>
 8005676:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005678:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800567c:	f7fb f83c 	bl	80006f8 <__aeabi_i2d>
 8005680:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8005940 <__kernel_rem_pio2+0x670>
 8005684:	e8e6 0102 	strd	r0, r1, [r6], #8
 8005688:	ed8d 7b02 	vstr	d7, [sp, #8]
 800568c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005690:	46b2      	mov	sl, r6
 8005692:	f04f 0800 	mov.w	r8, #0
 8005696:	9b05      	ldr	r3, [sp, #20]
 8005698:	4598      	cmp	r8, r3
 800569a:	dd05      	ble.n	80056a8 <__kernel_rem_pio2+0x3d8>
 800569c:	ed9d 7b02 	vldr	d7, [sp, #8]
 80056a0:	3701      	adds	r7, #1
 80056a2:	eca5 7b02 	vstmia	r5!, {d7}
 80056a6:	e7df      	b.n	8005668 <__kernel_rem_pio2+0x398>
 80056a8:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 80056ac:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80056b0:	f7fa fda6 	bl	8000200 <__aeabi_dmul>
 80056b4:	4602      	mov	r2, r0
 80056b6:	460b      	mov	r3, r1
 80056b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80056bc:	f7fa fed0 	bl	8000460 <__adddf3>
 80056c0:	f108 0801 	add.w	r8, r8, #1
 80056c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80056c8:	e7e5      	b.n	8005696 <__kernel_rem_pio2+0x3c6>
 80056ca:	f1cb 0000 	rsb	r0, fp, #0
 80056ce:	ec47 6b10 	vmov	d0, r6, r7
 80056d2:	f000 f94d 	bl	8005970 <scalbn>
 80056d6:	ec55 4b10 	vmov	r4, r5, d0
 80056da:	4b9b      	ldr	r3, [pc, #620]	@ (8005948 <__kernel_rem_pio2+0x678>)
 80056dc:	2200      	movs	r2, #0
 80056de:	4620      	mov	r0, r4
 80056e0:	4629      	mov	r1, r5
 80056e2:	f7fb f8e7 	bl	80008b4 <__aeabi_dcmpge>
 80056e6:	b300      	cbz	r0, 800572a <__kernel_rem_pio2+0x45a>
 80056e8:	4b98      	ldr	r3, [pc, #608]	@ (800594c <__kernel_rem_pio2+0x67c>)
 80056ea:	2200      	movs	r2, #0
 80056ec:	4620      	mov	r0, r4
 80056ee:	4629      	mov	r1, r5
 80056f0:	f7fa fd86 	bl	8000200 <__aeabi_dmul>
 80056f4:	f7fb f8f2 	bl	80008dc <__aeabi_d2iz>
 80056f8:	4606      	mov	r6, r0
 80056fa:	f7fa fffd 	bl	80006f8 <__aeabi_i2d>
 80056fe:	4b92      	ldr	r3, [pc, #584]	@ (8005948 <__kernel_rem_pio2+0x678>)
 8005700:	2200      	movs	r2, #0
 8005702:	f7fa fd7d 	bl	8000200 <__aeabi_dmul>
 8005706:	460b      	mov	r3, r1
 8005708:	4602      	mov	r2, r0
 800570a:	4629      	mov	r1, r5
 800570c:	4620      	mov	r0, r4
 800570e:	f7fa fea5 	bl	800045c <__aeabi_dsub>
 8005712:	f7fb f8e3 	bl	80008dc <__aeabi_d2iz>
 8005716:	ab0c      	add	r3, sp, #48	@ 0x30
 8005718:	f10b 0b18 	add.w	fp, fp, #24
 800571c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8005720:	f108 0801 	add.w	r8, r8, #1
 8005724:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8005728:	e720      	b.n	800556c <__kernel_rem_pio2+0x29c>
 800572a:	4620      	mov	r0, r4
 800572c:	4629      	mov	r1, r5
 800572e:	f7fb f8d5 	bl	80008dc <__aeabi_d2iz>
 8005732:	ab0c      	add	r3, sp, #48	@ 0x30
 8005734:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8005738:	e718      	b.n	800556c <__kernel_rem_pio2+0x29c>
 800573a:	ab0c      	add	r3, sp, #48	@ 0x30
 800573c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005740:	f7fa ffda 	bl	80006f8 <__aeabi_i2d>
 8005744:	4622      	mov	r2, r4
 8005746:	462b      	mov	r3, r5
 8005748:	f7fa fd5a 	bl	8000200 <__aeabi_dmul>
 800574c:	4652      	mov	r2, sl
 800574e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8005752:	465b      	mov	r3, fp
 8005754:	4620      	mov	r0, r4
 8005756:	4629      	mov	r1, r5
 8005758:	f7fa fd52 	bl	8000200 <__aeabi_dmul>
 800575c:	3e01      	subs	r6, #1
 800575e:	4604      	mov	r4, r0
 8005760:	460d      	mov	r5, r1
 8005762:	e716      	b.n	8005592 <__kernel_rem_pio2+0x2c2>
 8005764:	9906      	ldr	r1, [sp, #24]
 8005766:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800576a:	9106      	str	r1, [sp, #24]
 800576c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8005770:	f7fa fd46 	bl	8000200 <__aeabi_dmul>
 8005774:	4602      	mov	r2, r0
 8005776:	460b      	mov	r3, r1
 8005778:	4650      	mov	r0, sl
 800577a:	4659      	mov	r1, fp
 800577c:	f7fa fe70 	bl	8000460 <__adddf3>
 8005780:	3601      	adds	r6, #1
 8005782:	4682      	mov	sl, r0
 8005784:	468b      	mov	fp, r1
 8005786:	9b00      	ldr	r3, [sp, #0]
 8005788:	429e      	cmp	r6, r3
 800578a:	dc01      	bgt.n	8005790 <__kernel_rem_pio2+0x4c0>
 800578c:	42ae      	cmp	r6, r5
 800578e:	dde9      	ble.n	8005764 <__kernel_rem_pio2+0x494>
 8005790:	ab48      	add	r3, sp, #288	@ 0x120
 8005792:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005796:	e9c5 ab00 	strd	sl, fp, [r5]
 800579a:	3c01      	subs	r4, #1
 800579c:	e6fd      	b.n	800559a <__kernel_rem_pio2+0x2ca>
 800579e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80057a0:	2b02      	cmp	r3, #2
 80057a2:	dc0b      	bgt.n	80057bc <__kernel_rem_pio2+0x4ec>
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	dc35      	bgt.n	8005814 <__kernel_rem_pio2+0x544>
 80057a8:	d059      	beq.n	800585e <__kernel_rem_pio2+0x58e>
 80057aa:	9b02      	ldr	r3, [sp, #8]
 80057ac:	f003 0007 	and.w	r0, r3, #7
 80057b0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 80057b4:	ecbd 8b02 	vpop	{d8}
 80057b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057bc:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80057be:	2b03      	cmp	r3, #3
 80057c0:	d1f3      	bne.n	80057aa <__kernel_rem_pio2+0x4da>
 80057c2:	9b05      	ldr	r3, [sp, #20]
 80057c4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80057c8:	eb0d 0403 	add.w	r4, sp, r3
 80057cc:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 80057d0:	4625      	mov	r5, r4
 80057d2:	46c2      	mov	sl, r8
 80057d4:	f1ba 0f00 	cmp.w	sl, #0
 80057d8:	dc69      	bgt.n	80058ae <__kernel_rem_pio2+0x5de>
 80057da:	4645      	mov	r5, r8
 80057dc:	2d01      	cmp	r5, #1
 80057de:	f300 8087 	bgt.w	80058f0 <__kernel_rem_pio2+0x620>
 80057e2:	9c05      	ldr	r4, [sp, #20]
 80057e4:	ab48      	add	r3, sp, #288	@ 0x120
 80057e6:	441c      	add	r4, r3
 80057e8:	2000      	movs	r0, #0
 80057ea:	2100      	movs	r1, #0
 80057ec:	f1b8 0f01 	cmp.w	r8, #1
 80057f0:	f300 809c 	bgt.w	800592c <__kernel_rem_pio2+0x65c>
 80057f4:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 80057f8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 80057fc:	f1b9 0f00 	cmp.w	r9, #0
 8005800:	f040 80a6 	bne.w	8005950 <__kernel_rem_pio2+0x680>
 8005804:	9b04      	ldr	r3, [sp, #16]
 8005806:	e9c3 5600 	strd	r5, r6, [r3]
 800580a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800580e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8005812:	e7ca      	b.n	80057aa <__kernel_rem_pio2+0x4da>
 8005814:	9d05      	ldr	r5, [sp, #20]
 8005816:	ab48      	add	r3, sp, #288	@ 0x120
 8005818:	441d      	add	r5, r3
 800581a:	4644      	mov	r4, r8
 800581c:	2000      	movs	r0, #0
 800581e:	2100      	movs	r1, #0
 8005820:	2c00      	cmp	r4, #0
 8005822:	da35      	bge.n	8005890 <__kernel_rem_pio2+0x5c0>
 8005824:	f1b9 0f00 	cmp.w	r9, #0
 8005828:	d038      	beq.n	800589c <__kernel_rem_pio2+0x5cc>
 800582a:	4602      	mov	r2, r0
 800582c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005830:	9c04      	ldr	r4, [sp, #16]
 8005832:	e9c4 2300 	strd	r2, r3, [r4]
 8005836:	4602      	mov	r2, r0
 8005838:	460b      	mov	r3, r1
 800583a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800583e:	f7fa fe0d 	bl	800045c <__aeabi_dsub>
 8005842:	ad4a      	add	r5, sp, #296	@ 0x128
 8005844:	2401      	movs	r4, #1
 8005846:	45a0      	cmp	r8, r4
 8005848:	da2b      	bge.n	80058a2 <__kernel_rem_pio2+0x5d2>
 800584a:	f1b9 0f00 	cmp.w	r9, #0
 800584e:	d002      	beq.n	8005856 <__kernel_rem_pio2+0x586>
 8005850:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005854:	4619      	mov	r1, r3
 8005856:	9b04      	ldr	r3, [sp, #16]
 8005858:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800585c:	e7a5      	b.n	80057aa <__kernel_rem_pio2+0x4da>
 800585e:	9c05      	ldr	r4, [sp, #20]
 8005860:	ab48      	add	r3, sp, #288	@ 0x120
 8005862:	441c      	add	r4, r3
 8005864:	2000      	movs	r0, #0
 8005866:	2100      	movs	r1, #0
 8005868:	f1b8 0f00 	cmp.w	r8, #0
 800586c:	da09      	bge.n	8005882 <__kernel_rem_pio2+0x5b2>
 800586e:	f1b9 0f00 	cmp.w	r9, #0
 8005872:	d002      	beq.n	800587a <__kernel_rem_pio2+0x5aa>
 8005874:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005878:	4619      	mov	r1, r3
 800587a:	9b04      	ldr	r3, [sp, #16]
 800587c:	e9c3 0100 	strd	r0, r1, [r3]
 8005880:	e793      	b.n	80057aa <__kernel_rem_pio2+0x4da>
 8005882:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005886:	f7fa fdeb 	bl	8000460 <__adddf3>
 800588a:	f108 38ff 	add.w	r8, r8, #4294967295
 800588e:	e7eb      	b.n	8005868 <__kernel_rem_pio2+0x598>
 8005890:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8005894:	f7fa fde4 	bl	8000460 <__adddf3>
 8005898:	3c01      	subs	r4, #1
 800589a:	e7c1      	b.n	8005820 <__kernel_rem_pio2+0x550>
 800589c:	4602      	mov	r2, r0
 800589e:	460b      	mov	r3, r1
 80058a0:	e7c6      	b.n	8005830 <__kernel_rem_pio2+0x560>
 80058a2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 80058a6:	f7fa fddb 	bl	8000460 <__adddf3>
 80058aa:	3401      	adds	r4, #1
 80058ac:	e7cb      	b.n	8005846 <__kernel_rem_pio2+0x576>
 80058ae:	ed35 7b02 	vldmdb	r5!, {d7}
 80058b2:	ed8d 7b00 	vstr	d7, [sp]
 80058b6:	ed95 7b02 	vldr	d7, [r5, #8]
 80058ba:	e9dd 0100 	ldrd	r0, r1, [sp]
 80058be:	ec53 2b17 	vmov	r2, r3, d7
 80058c2:	ed8d 7b06 	vstr	d7, [sp, #24]
 80058c6:	f7fa fdcb 	bl	8000460 <__adddf3>
 80058ca:	4602      	mov	r2, r0
 80058cc:	460b      	mov	r3, r1
 80058ce:	4606      	mov	r6, r0
 80058d0:	460f      	mov	r7, r1
 80058d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80058d6:	f7fa fdc1 	bl	800045c <__aeabi_dsub>
 80058da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80058de:	f7fa fdbf 	bl	8000460 <__adddf3>
 80058e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80058e6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80058ea:	e9c5 6700 	strd	r6, r7, [r5]
 80058ee:	e771      	b.n	80057d4 <__kernel_rem_pio2+0x504>
 80058f0:	ed34 7b02 	vldmdb	r4!, {d7}
 80058f4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 80058f8:	ec51 0b17 	vmov	r0, r1, d7
 80058fc:	4652      	mov	r2, sl
 80058fe:	465b      	mov	r3, fp
 8005900:	ed8d 7b00 	vstr	d7, [sp]
 8005904:	f7fa fdac 	bl	8000460 <__adddf3>
 8005908:	4602      	mov	r2, r0
 800590a:	460b      	mov	r3, r1
 800590c:	4606      	mov	r6, r0
 800590e:	460f      	mov	r7, r1
 8005910:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005914:	f7fa fda2 	bl	800045c <__aeabi_dsub>
 8005918:	4652      	mov	r2, sl
 800591a:	465b      	mov	r3, fp
 800591c:	f7fa fda0 	bl	8000460 <__adddf3>
 8005920:	3d01      	subs	r5, #1
 8005922:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005926:	e9c4 6700 	strd	r6, r7, [r4]
 800592a:	e757      	b.n	80057dc <__kernel_rem_pio2+0x50c>
 800592c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005930:	f7fa fd96 	bl	8000460 <__adddf3>
 8005934:	f108 38ff 	add.w	r8, r8, #4294967295
 8005938:	e758      	b.n	80057ec <__kernel_rem_pio2+0x51c>
 800593a:	bf00      	nop
 800593c:	f3af 8000 	nop.w
	...
 8005948:	41700000 	.word	0x41700000
 800594c:	3e700000 	.word	0x3e700000
 8005950:	9b04      	ldr	r3, [sp, #16]
 8005952:	9a04      	ldr	r2, [sp, #16]
 8005954:	601d      	str	r5, [r3, #0]
 8005956:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800595a:	605c      	str	r4, [r3, #4]
 800595c:	609f      	str	r7, [r3, #8]
 800595e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8005962:	60d3      	str	r3, [r2, #12]
 8005964:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005968:	6110      	str	r0, [r2, #16]
 800596a:	6153      	str	r3, [r2, #20]
 800596c:	e71d      	b.n	80057aa <__kernel_rem_pio2+0x4da>
 800596e:	bf00      	nop

08005970 <scalbn>:
 8005970:	b570      	push	{r4, r5, r6, lr}
 8005972:	ec55 4b10 	vmov	r4, r5, d0
 8005976:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800597a:	4606      	mov	r6, r0
 800597c:	462b      	mov	r3, r5
 800597e:	b991      	cbnz	r1, 80059a6 <scalbn+0x36>
 8005980:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8005984:	4323      	orrs	r3, r4
 8005986:	d03b      	beq.n	8005a00 <scalbn+0x90>
 8005988:	4b33      	ldr	r3, [pc, #204]	@ (8005a58 <scalbn+0xe8>)
 800598a:	4620      	mov	r0, r4
 800598c:	4629      	mov	r1, r5
 800598e:	2200      	movs	r2, #0
 8005990:	f7fa fc36 	bl	8000200 <__aeabi_dmul>
 8005994:	4b31      	ldr	r3, [pc, #196]	@ (8005a5c <scalbn+0xec>)
 8005996:	429e      	cmp	r6, r3
 8005998:	4604      	mov	r4, r0
 800599a:	460d      	mov	r5, r1
 800599c:	da0f      	bge.n	80059be <scalbn+0x4e>
 800599e:	a326      	add	r3, pc, #152	@ (adr r3, 8005a38 <scalbn+0xc8>)
 80059a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059a4:	e01e      	b.n	80059e4 <scalbn+0x74>
 80059a6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80059aa:	4291      	cmp	r1, r2
 80059ac:	d10b      	bne.n	80059c6 <scalbn+0x56>
 80059ae:	4622      	mov	r2, r4
 80059b0:	4620      	mov	r0, r4
 80059b2:	4629      	mov	r1, r5
 80059b4:	f7fa fd54 	bl	8000460 <__adddf3>
 80059b8:	4604      	mov	r4, r0
 80059ba:	460d      	mov	r5, r1
 80059bc:	e020      	b.n	8005a00 <scalbn+0x90>
 80059be:	460b      	mov	r3, r1
 80059c0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80059c4:	3936      	subs	r1, #54	@ 0x36
 80059c6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80059ca:	4296      	cmp	r6, r2
 80059cc:	dd0d      	ble.n	80059ea <scalbn+0x7a>
 80059ce:	2d00      	cmp	r5, #0
 80059d0:	a11b      	add	r1, pc, #108	@ (adr r1, 8005a40 <scalbn+0xd0>)
 80059d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80059d6:	da02      	bge.n	80059de <scalbn+0x6e>
 80059d8:	a11b      	add	r1, pc, #108	@ (adr r1, 8005a48 <scalbn+0xd8>)
 80059da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80059de:	a318      	add	r3, pc, #96	@ (adr r3, 8005a40 <scalbn+0xd0>)
 80059e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059e4:	f7fa fc0c 	bl	8000200 <__aeabi_dmul>
 80059e8:	e7e6      	b.n	80059b8 <scalbn+0x48>
 80059ea:	1872      	adds	r2, r6, r1
 80059ec:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80059f0:	428a      	cmp	r2, r1
 80059f2:	dcec      	bgt.n	80059ce <scalbn+0x5e>
 80059f4:	2a00      	cmp	r2, #0
 80059f6:	dd06      	ble.n	8005a06 <scalbn+0x96>
 80059f8:	f36f 531e 	bfc	r3, #20, #11
 80059fc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005a00:	ec45 4b10 	vmov	d0, r4, r5
 8005a04:	bd70      	pop	{r4, r5, r6, pc}
 8005a06:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8005a0a:	da08      	bge.n	8005a1e <scalbn+0xae>
 8005a0c:	2d00      	cmp	r5, #0
 8005a0e:	a10a      	add	r1, pc, #40	@ (adr r1, 8005a38 <scalbn+0xc8>)
 8005a10:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005a14:	dac3      	bge.n	800599e <scalbn+0x2e>
 8005a16:	a10e      	add	r1, pc, #56	@ (adr r1, 8005a50 <scalbn+0xe0>)
 8005a18:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005a1c:	e7bf      	b.n	800599e <scalbn+0x2e>
 8005a1e:	3236      	adds	r2, #54	@ 0x36
 8005a20:	f36f 531e 	bfc	r3, #20, #11
 8005a24:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005a28:	4620      	mov	r0, r4
 8005a2a:	4b0d      	ldr	r3, [pc, #52]	@ (8005a60 <scalbn+0xf0>)
 8005a2c:	4629      	mov	r1, r5
 8005a2e:	2200      	movs	r2, #0
 8005a30:	e7d8      	b.n	80059e4 <scalbn+0x74>
 8005a32:	bf00      	nop
 8005a34:	f3af 8000 	nop.w
 8005a38:	c2f8f359 	.word	0xc2f8f359
 8005a3c:	01a56e1f 	.word	0x01a56e1f
 8005a40:	8800759c 	.word	0x8800759c
 8005a44:	7e37e43c 	.word	0x7e37e43c
 8005a48:	8800759c 	.word	0x8800759c
 8005a4c:	fe37e43c 	.word	0xfe37e43c
 8005a50:	c2f8f359 	.word	0xc2f8f359
 8005a54:	81a56e1f 	.word	0x81a56e1f
 8005a58:	43500000 	.word	0x43500000
 8005a5c:	ffff3cb0 	.word	0xffff3cb0
 8005a60:	3c900000 	.word	0x3c900000
 8005a64:	00000000 	.word	0x00000000

08005a68 <floor>:
 8005a68:	ec51 0b10 	vmov	r0, r1, d0
 8005a6c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005a70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a74:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8005a78:	2e13      	cmp	r6, #19
 8005a7a:	460c      	mov	r4, r1
 8005a7c:	4605      	mov	r5, r0
 8005a7e:	4680      	mov	r8, r0
 8005a80:	dc34      	bgt.n	8005aec <floor+0x84>
 8005a82:	2e00      	cmp	r6, #0
 8005a84:	da17      	bge.n	8005ab6 <floor+0x4e>
 8005a86:	a332      	add	r3, pc, #200	@ (adr r3, 8005b50 <floor+0xe8>)
 8005a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a8c:	f7fa fce8 	bl	8000460 <__adddf3>
 8005a90:	2200      	movs	r2, #0
 8005a92:	2300      	movs	r3, #0
 8005a94:	f7fa ff18 	bl	80008c8 <__aeabi_dcmpgt>
 8005a98:	b150      	cbz	r0, 8005ab0 <floor+0x48>
 8005a9a:	2c00      	cmp	r4, #0
 8005a9c:	da55      	bge.n	8005b4a <floor+0xe2>
 8005a9e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8005aa2:	432c      	orrs	r4, r5
 8005aa4:	2500      	movs	r5, #0
 8005aa6:	42ac      	cmp	r4, r5
 8005aa8:	4c2b      	ldr	r4, [pc, #172]	@ (8005b58 <floor+0xf0>)
 8005aaa:	bf08      	it	eq
 8005aac:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8005ab0:	4621      	mov	r1, r4
 8005ab2:	4628      	mov	r0, r5
 8005ab4:	e023      	b.n	8005afe <floor+0x96>
 8005ab6:	4f29      	ldr	r7, [pc, #164]	@ (8005b5c <floor+0xf4>)
 8005ab8:	4137      	asrs	r7, r6
 8005aba:	ea01 0307 	and.w	r3, r1, r7
 8005abe:	4303      	orrs	r3, r0
 8005ac0:	d01d      	beq.n	8005afe <floor+0x96>
 8005ac2:	a323      	add	r3, pc, #140	@ (adr r3, 8005b50 <floor+0xe8>)
 8005ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ac8:	f7fa fcca 	bl	8000460 <__adddf3>
 8005acc:	2200      	movs	r2, #0
 8005ace:	2300      	movs	r3, #0
 8005ad0:	f7fa fefa 	bl	80008c8 <__aeabi_dcmpgt>
 8005ad4:	2800      	cmp	r0, #0
 8005ad6:	d0eb      	beq.n	8005ab0 <floor+0x48>
 8005ad8:	2c00      	cmp	r4, #0
 8005ada:	bfbe      	ittt	lt
 8005adc:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8005ae0:	4133      	asrlt	r3, r6
 8005ae2:	18e4      	addlt	r4, r4, r3
 8005ae4:	ea24 0407 	bic.w	r4, r4, r7
 8005ae8:	2500      	movs	r5, #0
 8005aea:	e7e1      	b.n	8005ab0 <floor+0x48>
 8005aec:	2e33      	cmp	r6, #51	@ 0x33
 8005aee:	dd0a      	ble.n	8005b06 <floor+0x9e>
 8005af0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8005af4:	d103      	bne.n	8005afe <floor+0x96>
 8005af6:	4602      	mov	r2, r0
 8005af8:	460b      	mov	r3, r1
 8005afa:	f7fa fcb1 	bl	8000460 <__adddf3>
 8005afe:	ec41 0b10 	vmov	d0, r0, r1
 8005b02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b06:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8005b0a:	f04f 37ff 	mov.w	r7, #4294967295
 8005b0e:	40df      	lsrs	r7, r3
 8005b10:	4207      	tst	r7, r0
 8005b12:	d0f4      	beq.n	8005afe <floor+0x96>
 8005b14:	a30e      	add	r3, pc, #56	@ (adr r3, 8005b50 <floor+0xe8>)
 8005b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b1a:	f7fa fca1 	bl	8000460 <__adddf3>
 8005b1e:	2200      	movs	r2, #0
 8005b20:	2300      	movs	r3, #0
 8005b22:	f7fa fed1 	bl	80008c8 <__aeabi_dcmpgt>
 8005b26:	2800      	cmp	r0, #0
 8005b28:	d0c2      	beq.n	8005ab0 <floor+0x48>
 8005b2a:	2c00      	cmp	r4, #0
 8005b2c:	da0a      	bge.n	8005b44 <floor+0xdc>
 8005b2e:	2e14      	cmp	r6, #20
 8005b30:	d101      	bne.n	8005b36 <floor+0xce>
 8005b32:	3401      	adds	r4, #1
 8005b34:	e006      	b.n	8005b44 <floor+0xdc>
 8005b36:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	40b3      	lsls	r3, r6
 8005b3e:	441d      	add	r5, r3
 8005b40:	4545      	cmp	r5, r8
 8005b42:	d3f6      	bcc.n	8005b32 <floor+0xca>
 8005b44:	ea25 0507 	bic.w	r5, r5, r7
 8005b48:	e7b2      	b.n	8005ab0 <floor+0x48>
 8005b4a:	2500      	movs	r5, #0
 8005b4c:	462c      	mov	r4, r5
 8005b4e:	e7af      	b.n	8005ab0 <floor+0x48>
 8005b50:	8800759c 	.word	0x8800759c
 8005b54:	7e37e43c 	.word	0x7e37e43c
 8005b58:	bff00000 	.word	0xbff00000
 8005b5c:	000fffff 	.word	0x000fffff

08005b60 <_init>:
 8005b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b62:	bf00      	nop
 8005b64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b66:	bc08      	pop	{r3}
 8005b68:	469e      	mov	lr, r3
 8005b6a:	4770      	bx	lr

08005b6c <_fini>:
 8005b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b6e:	bf00      	nop
 8005b70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b72:	bc08      	pop	{r3}
 8005b74:	469e      	mov	lr, r3
 8005b76:	4770      	bx	lr
