# Mister RISCV

A project to implement a [rv32i](https://msyksphinz-self.github.io/riscv-isadoc/html/rvi.html) processor in verilog within the Mister ecosystem.

This is a learning project to better understand the FPGAs, the RISCV ISA, and the Mister ecosystem.

## Background

### rv32i ISA

A few resources:
- [RISCV ISA Manual](https://riscv.org/technical/specifications/)
- A [list of RISCV instructions](https://msyksphinz-self.github.io/riscv-isadoc/html/rvi.html)
- [Instruction formats](https://five-embeddev.com/riscv-user-isa-manual/Priv-v1.12/rv32.html#base-instruction-formats)


### Mister

Excellent series on developing for the Mister - https://www.youtube.com/playlist?list=PLaPDcLu5g01k3_iUxi79yFyeGkS7iFRXz

