<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="F"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><device die="PA4M1000_N" family="SmartFusion2" package="tq144"/><componentInstances/><component name="calit2boardtest::work"/><component name="calit2boardtest_MSS::work"/><component name="mainUart::work"/><component name="main::work"/><component name="DESIGN_FIRMWARE::work"/><SmartGen version="8.0"/></workspace>