verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/bd/project_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/project_1/ipshared/2fcd/hdl" --include "../../../../xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/c2c6" --include "../../../../xilinx-k26-som-2023.2.gen/sources_1/bd/project_1/ipshared/ec67/hdl" \
"../../../../project_1.gen/sources_1/bd/project_1/ip/project_1_zynq_ultra_ps_e_0_0/sim/project_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../project_1.gen/sources_1/bd/project_1/ip/project_1_clk_wiz_0_0/project_1_clk_wiz_0_0_clk_wiz.v" \
"../../../../project_1.gen/sources_1/bd/project_1/ip/project_1_clk_wiz_0_0/project_1_clk_wiz_0_0.v" \
"../../../../project_1.gen/sources_1/bd/project_1/ip/project_1_xbar_0/sim/project_1_xbar_0.v" \
"../../../../project_1.gen/sources_1/bd/project_1/sim/project_1.v" \
"../../../../project_1.gen/sources_1/bd/project_1/ip/project_1_auto_pc_0/sim/project_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
