
---------- Begin Simulation Statistics ----------
final_tick                               162767862000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 193573                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740228                       # Number of bytes of host memory used
host_op_rate                                   194125                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   516.60                       # Real time elapsed on the host
host_tick_rate                              315074962                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100285183                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.162768                       # Number of seconds simulated
sim_ticks                                162767862000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.595093                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2673700                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2684570                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            162116                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4209814                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5233581                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  118070                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100285183                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.627679                       # CPI: cycles per instruction
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        70000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        70000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       216000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       216000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078947                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078947                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       210000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       210000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078947                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078947                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data     44934028                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     44934028                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40744.979297                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40744.979297                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38748.436374                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38748.436374                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     44621273                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44621273                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12743196000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12743196000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006960                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006960                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       312755                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        312755                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          500                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          500                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12099393000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12099393000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006949                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006949                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       312255                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       312255                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104370.018849                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104370.018849                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    825044999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    825044999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data     12345153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12345153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66756.465283                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66756.465283                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71892.689079                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71892.689079                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12042305                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12042305                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20217061998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20217061998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024532                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024532                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       302848                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       302848                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52305                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52305                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18012210000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18012210000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020295                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020295                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       250543                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       250543                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.241430                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              3384                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        98953                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     57279181                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     57279181                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53541.418736                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53541.418736                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53503.393758                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53503.393758                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     56663578                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         56663578                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  32960257998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32960257998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010747                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010747                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       615603                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         615603                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        52805                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52805                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  30111603000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  30111603000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009826                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009826                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       562798                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       562798                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     57287600                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     57287600                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52862.352064                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52862.352064                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54207.964561                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54207.964561                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     56664089                       # number of overall hits
system.cpu.dcache.overall_hits::total        56664089                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  32960257998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32960257998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010884                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010884                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       623511                       # number of overall misses
system.cpu.dcache.overall_misses::total        623511                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        52805                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52805                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  30936647999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30936647999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009962                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009962                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       570703                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       570703                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 162767862000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 568658                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          272                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1299                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          443                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            100.287833                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        229721410                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  2023.432808                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988004                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988004                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 162767862000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            570706                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         229721410                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          2023.432808                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            57234868                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       479994                       # number of writebacks
system.cpu.dcache.writebacks::total            479994                       # number of writebacks
system.cpu.discardedOps                        418405                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 162767862000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 162767862000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36935338                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48106781                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12501193                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.icache.ReadReq_accesses::.cpu.inst     11931272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11931272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101229.583975                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101229.583975                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99229.583975                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99229.583975                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     11930623                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11930623                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     65698000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     65698000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst          649                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           649                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64400000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64400000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          649                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          649                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     11931272                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11931272                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101229.583975                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101229.583975                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99229.583975                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99229.583975                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     11930623                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11930623                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     65698000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     65698000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000054                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst          649                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            649                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64400000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64400000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst          649                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          649                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     11931272                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11931272                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101229.583975                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101229.583975                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99229.583975                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99229.583975                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     11930623                       # number of overall hits
system.cpu.icache.overall_hits::total        11930623                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     65698000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     65698000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000054                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000054                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst          649                       # number of overall misses
system.cpu.icache.overall_misses::total           649                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64400000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64400000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst          649                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          649                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 162767862000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                     41                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4          608                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          18384.086287                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         47725737                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.741375                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.496818                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.496818                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          608                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 162767862000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               649                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          47725737                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           508.741375                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11931272                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks           41                       # number of writebacks
system.cpu.icache.writebacks::total                41                       # number of writebacks
system.cpu.idleCycles                        28084914                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.614372                       # IPC: instructions per cycle
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 162767862000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 162767862000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        162767862                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41066366     40.95%     40.95% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     40.97% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               46852409     46.72%     87.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12345687     12.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100285183                       # Class of committed instruction
system.cpu.pwrStateResidencyTicks::ON    162767862000                       # Cumulative time (in ticks) in various power states
system.cpu.tickCycles                       134682948                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst          649                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            649                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98811.802233                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98811.802233                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78811.802233                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78811.802233                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61955000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61955000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.966102                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.966102                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          627                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              627                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     49415000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49415000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.966102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.966102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          627                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          627                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        250543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            250543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106463.852374                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106463.852374                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86463.852374                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86463.852374                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            110188                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                110188                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data  14942734000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14942734000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.560203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.560203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data          140355                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              140355                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12135634000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12135634000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.560203                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.560203                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data       140355                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         140355                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       320163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        320163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99989.810069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99989.810069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79990.623493                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79990.623493                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        253823                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            253823                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   6633324000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6633324000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.207207                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.207207                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        66340                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           66340                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5306258000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5306258000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.207194                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.207194                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        66336                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        66336                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks           41                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           41                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           41                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               41                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       479994                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       479994                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       479994                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           479994                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst              649                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           570706                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               571355                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98811.802233                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104385.969665                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104369.111816                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78811.802233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84386.315805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84369.456584                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               364011                       # number of demand (read+write) hits
system.l2.demand_hits::total                   364033                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     61955000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  21576058000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21638013000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.966102                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.362174                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.362860                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                627                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             206695                       # number of demand (read+write) misses
system.l2.demand_misses::total                 207322                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     49415000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17441892000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17491307000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.966102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.362167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.362853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           627                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        206691                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            207318                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst             649                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          570706                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              571355                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 98811.802233                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104385.969665                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104369.111816                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78811.802233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84386.315805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84369.456584                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                  22                       # number of overall hits
system.l2.overall_hits::.cpu.data              364011                       # number of overall hits
system.l2.overall_hits::total                  364033                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     61955000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  21576058000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21638013000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.966102                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.362174                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.362860                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               627                       # number of overall misses
system.l2.overall_misses::.cpu.data            206695                       # number of overall misses
system.l2.overall_misses::total                207322                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     49415000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17441892000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17491307000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.966102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.362167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.362853                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          627                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       206691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207318                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 162767862000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         174570                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          241                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3432                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29054                       # Occupied blocks per task id
system.l2.tags.avg_refs                      5.498215                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  9327282                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       8.445775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        73.105386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32081.244371                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.979042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981531                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 162767862000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    207338                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   9327282                       # Number of tag accesses
system.l2.tags.tagsinuse                 32162.795532                       # Cycle average of tags in use
system.l2.tags.total_refs                     1139989                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks              117039                       # number of writebacks
system.l2.writebacks::total                    117039                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     501815.58                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                32949.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    117039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    206652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     14199.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        81.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     81.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        46.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     46.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.49                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       246535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           246535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            246535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          81270491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              81517026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       46019502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           246535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         81270491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            127536528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       46019502                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             46019502                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       119728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    173.348657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   103.916164                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.163430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        84706     70.75%     70.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12952     10.82%     81.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2936      2.45%     84.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3440      2.87%     86.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8725      7.29%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          676      0.56%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          430      0.36%     95.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          418      0.35%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5445      4.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       119728                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               13265856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                13268352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    2496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7489408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              7490496                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        40128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         40128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          40128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13228224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13268352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7490496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7490496                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          627                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       206691                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27498.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32959.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        40128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13225728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 246535.154464337655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 81255155.885748490691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17241250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6812525500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       117039                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  32649261.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      7489408                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 46012817.935766704381                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 3821236898762                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         6956                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              564168                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110205                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         6956                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          206691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              207318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       117039                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             117039                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    63.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             13123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7434                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.004968330500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 162767862000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         6956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.798304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.552379                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.473542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6787     97.57%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           36      0.52%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          130      1.87%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  157014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    207318                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                207318                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      207318                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 64.64                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   133992                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     39                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 1036395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  162767395000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              6829766750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   2943285500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         6956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.823174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.792158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.033063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4171     59.96%     59.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               80      1.15%     61.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2492     35.83%     96.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              195      2.80%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.19%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   117039                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               117039                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     117039                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                60.30                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   70573                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          31725011550                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                427329000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            504.135952                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  92701546250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5435040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   64631275750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy          35787060000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                227115570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               737290680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         12848434560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            82057131120                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              304889760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          31512565710                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                427586040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            503.972011                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  93169371500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    5435040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   64163450500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.preBackEnergy          35965961760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                227252190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               742681380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         12848434560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            82030446720                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              305965080                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       588609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 588609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20758848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20758848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 162767862000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           849457989                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1121154250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            207318                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  207318    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              207318                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       173980                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        381291                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              66963                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       117039                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56934                       # Transaction distribution
system.membus.trans_dist::ReadExReq            140355                       # Transaction distribution
system.membus.trans_dist::ReadExResp           140355                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         66963                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1710070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1711409                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     67244800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               67288960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 162767862000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2100124000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1947000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1712121996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   7490496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           745925                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000883                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029710                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 745266     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    659      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             745925                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           61                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       568700                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          597                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1140054                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            597                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          174570                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            320812                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       597033                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           41                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          146195                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           250543                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          250543                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           649                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       320163                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
