Protel Design System Design Rule Check
PCB File : D:\labMANDevices\github\DATN_hardware\Gateway\Gateway\Gateway.PcbDoc
Date     : 4/20/2024
Time     : 11:11:15 PM

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.3mm) (Max=2mm) (Preferred=0.35mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (100.457mm,110.871mm) on Top Overlay And Pad C8-1(100.076mm,111.252mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (100.457mm,111.633mm) on Top Overlay And Pad C8-1(100.076mm,111.252mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (102.489mm,88.646mm) on Bottom Overlay And Pad C11-2(102.87mm,89.027mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (105.791mm,88.646mm) on Bottom Overlay And Pad C11-1(105.41mm,89.027mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (109.22mm,117.236mm) on Bottom Overlay And Pad C1-2(109.601mm,117.617mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (109.22mm,120.538mm) on Bottom Overlay And Pad C1-1(109.601mm,120.157mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (109.982mm,117.236mm) on Bottom Overlay And Pad C1-2(109.601mm,117.617mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (109.982mm,120.538mm) on Bottom Overlay And Pad C1-1(109.601mm,120.157mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (111.379mm,92.852mm) on Bottom Overlay And Pad C10-2(111.76mm,93.233mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (111.379mm,96.154mm) on Bottom Overlay And Pad C10-1(111.76mm,95.773mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (112.141mm,92.852mm) on Bottom Overlay And Pad C10-2(111.76mm,93.233mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (112.141mm,96.154mm) on Bottom Overlay And Pad C10-1(111.76mm,95.773mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Arc (116.936mm,121.046mm) on Top Overlay And Pad Q3-1(116.015mm,120.98mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Arc (123.952mm,78.105mm) on Top Overlay And Pad C15-1(123.139mm,78.867mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Arc (123.952mm,79.629mm) on Top Overlay And Pad C15-1(123.139mm,78.867mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (124.968mm,122.189mm) on Top Overlay And Pad C9-1(124.587mm,122.57mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (124.968mm,122.951mm) on Top Overlay And Pad C9-1(124.587mm,122.57mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (132.715mm,93.487mm) on Top Overlay And Pad C3-2(133.096mm,93.868mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (132.715mm,94.249mm) on Top Overlay And Pad C3-2(133.096mm,93.868mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Arc (58.543mm,85.608mm) on Top Overlay And Pad J1-5(58.547mm,83.794mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Arc (68.987mm,101.509mm) on Bottom Overlay And Pad U3-8(69.469mm,100.324mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Arc (69.037mm,104.689mm) on Bottom Overlay And Pad U3-9(69.469mm,105.924mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (78.588mm,77.851mm) on Top Overlay And Pad C16-1(76.327mm,77.851mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Arc (78.841mm,101.509mm) on Bottom Overlay And Pad U3-1(78.359mm,100.324mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (87.249mm,84.074mm) on Top Overlay And Pad C28-2(87.63mm,84.455mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (87.249mm,84.836mm) on Top Overlay And Pad C28-2(87.63mm,84.455mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Arc (87.325mm,79.043mm) on Top Overlay And Pad IC6-3(88.9mm,77.343mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (90.551mm,84.074mm) on Top Overlay And Pad C28-1(90.17mm,84.455mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (90.551mm,84.836mm) on Top Overlay And Pad C28-1(90.17mm,84.455mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (92.075mm,69.723mm) on Top Overlay And Pad C29-1(92.456mm,70.104mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (92.075mm,70.485mm) on Top Overlay And Pad C29-1(92.456mm,70.104mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (95.377mm,69.723mm) on Top Overlay And Pad C29-2(94.996mm,70.104mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Arc (95.377mm,70.485mm) on Top Overlay And Pad C29-2(94.996mm,70.104mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (97.155mm,110.871mm) on Top Overlay And Pad C8-2(97.536mm,111.252mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Arc (97.155mm,111.633mm) on Top Overlay And Pad C8-2(97.536mm,111.252mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad BOOT1-1(90.099mm,95.631mm) on Top Layer And Track (90.78mm,93.777mm)(90.78mm,94.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad BOOT1-1(90.099mm,95.631mm) on Top Layer And Track (90.78mm,96.342mm)(90.78mm,97.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad BOOT1-2(97.099mm,95.631mm) on Top Layer And Track (96.418mm,93.777mm)(96.418mm,94.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad BOOT1-2(97.099mm,95.631mm) on Top Layer And Track (96.418mm,96.342mm)(96.418mm,97.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C10-1(111.76mm,95.773mm) on Bottom Layer And Track (110.871mm,92.852mm)(110.871mm,96.154mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C10-1(111.76mm,95.773mm) on Bottom Layer And Track (112.649mm,92.852mm)(112.649mm,96.154mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C1-2(109.601mm,117.617mm) on Bottom Layer And Track (108.712mm,117.236mm)(108.712mm,120.538mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C15-1(123.139mm,78.867mm) on Top Layer And Track (119.126mm,77.851mm)(123.952mm,77.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C15-1(123.139mm,78.867mm) on Top Layer And Track (119.126mm,79.883mm)(123.952mm,79.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C15-1(123.139mm,78.867mm) on Top Layer And Track (124.206mm,78.105mm)(124.206mm,79.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C15-2(119.939mm,78.867mm) on Top Layer And Track (118.872mm,78.105mm)(118.872mm,79.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad C15-2(119.939mm,78.867mm) on Top Layer And Track (119.126mm,77.851mm)(123.952mm,77.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad C15-2(119.939mm,78.867mm) on Top Layer And Track (119.126mm,79.883mm)(123.952mm,79.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C16-1(76.327mm,77.851mm) on Top Layer And Text "+" (76.463mm,78.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.031mm < 0.254mm) Between Pad C16-1(76.327mm,77.851mm) on Top Layer And Track (75.913mm,75.201mm)(75.913mm,77.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.031mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C16-1(76.327mm,77.851mm) on Top Layer And Track (75.913mm,77.851mm)(75.913mm,80.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C19-1(96.901mm,76.327mm) on Top Layer And Track (95.91mm,75.413mm)(95.91mm,79.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad C19-1(96.901mm,76.327mm) on Top Layer And Track (95.91mm,75.413mm)(97.892mm,75.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C19-1(96.901mm,76.327mm) on Top Layer And Track (97.892mm,75.413mm)(97.892mm,79.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C19-2(96.901mm,78.613mm) on Top Layer And Track (95.91mm,75.413mm)(95.91mm,79.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad C19-2(96.901mm,78.613mm) on Top Layer And Track (95.91mm,79.527mm)(97.892mm,79.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C19-2(96.901mm,78.613mm) on Top Layer And Track (97.892mm,75.413mm)(97.892mm,79.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C20-1(100.584mm,76.327mm) on Top Layer And Track (101.575mm,75.413mm)(101.575mm,79.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad C20-1(100.584mm,76.327mm) on Top Layer And Track (99.593mm,75.413mm)(101.575mm,75.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C20-1(100.584mm,76.327mm) on Top Layer And Track (99.593mm,75.413mm)(99.593mm,79.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C20-2(100.584mm,78.613mm) on Top Layer And Track (101.575mm,75.413mm)(101.575mm,79.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad C20-2(100.584mm,78.613mm) on Top Layer And Track (99.593mm,75.413mm)(99.593mm,79.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad C20-2(100.584mm,78.613mm) on Top Layer And Track (99.593mm,79.527mm)(101.575mm,79.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C28-1(90.17mm,84.455mm) on Top Layer And Track (87.249mm,83.566mm)(90.551mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C28-1(90.17mm,84.455mm) on Top Layer And Track (87.249mm,85.344mm)(90.551mm,85.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C28-1(90.17mm,84.455mm) on Top Layer And Track (91.059mm,84.074mm)(91.059mm,84.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C28-2(87.63mm,84.455mm) on Top Layer And Track (86.741mm,84.074mm)(86.741mm,84.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C28-2(87.63mm,84.455mm) on Top Layer And Track (86.741mm,84.455mm)(86.741mm,84.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C28-2(87.63mm,84.455mm) on Top Layer And Track (87.249mm,83.566mm)(90.551mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C29-1(92.456mm,70.104mm) on Top Layer And Track (91.567mm,69.723mm)(91.567mm,70.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C29-1(92.456mm,70.104mm) on Top Layer And Track (92.075mm,69.215mm)(95.377mm,69.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C29-1(92.456mm,70.104mm) on Top Layer And Track (92.075mm,70.993mm)(95.377mm,70.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C29-2(94.996mm,70.104mm) on Top Layer And Track (92.075mm,69.215mm)(95.377mm,69.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C29-2(94.996mm,70.104mm) on Top Layer And Track (95.885mm,69.723mm)(95.885mm,70.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C29-2(94.996mm,70.104mm) on Top Layer And Track (95.885mm,70.104mm)(95.885mm,70.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C3-2(133.096mm,93.868mm) on Top Layer And Track (132.207mm,93.487mm)(132.207mm,93.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C3-2(133.096mm,93.868mm) on Top Layer And Track (132.207mm,93.868mm)(132.207mm,94.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C3-2(133.096mm,93.868mm) on Top Layer And Track (132.715mm,92.979mm)(136.017mm,92.979mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C3-2(133.096mm,93.868mm) on Top Layer And Track (132.715mm,94.757mm)(136.017mm,94.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C8-1(100.076mm,111.252mm) on Top Layer And Track (100.965mm,110.871mm)(100.965mm,111.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C8-1(100.076mm,111.252mm) on Top Layer And Track (97.155mm,110.363mm)(100.457mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C8-1(100.076mm,111.252mm) on Top Layer And Track (97.155mm,112.141mm)(100.457mm,112.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C8-2(97.536mm,111.252mm) on Top Layer And Track (96.647mm,110.871mm)(96.647mm,111.252mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C8-2(97.536mm,111.252mm) on Top Layer And Track (96.647mm,111.252mm)(96.647mm,111.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad C8-2(97.536mm,111.252mm) on Top Layer And Track (97.155mm,110.363mm)(100.457mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad C8-2(97.536mm,111.252mm) on Top Layer And Track (97.155mm,112.141mm)(100.457mm,112.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-1(124.587mm,122.57mm) on Top Layer And Text "R9" (121.742mm,120.538mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad C9-1(124.587mm,122.57mm) on Top Layer And Track (121.666mm,121.681mm)(124.968mm,121.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C9-1(124.587mm,122.57mm) on Top Layer And Track (121.666mm,123.459mm)(124.968mm,123.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad C9-1(124.587mm,122.57mm) on Top Layer And Track (125.476mm,122.189mm)(125.476mm,122.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(133.223mm,96.139mm) on Bottom Layer And Text "R1" (133.629mm,94.564mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad D1-1(133.223mm,96.139mm) on Bottom Layer And Track (133.223mm,95.25mm)(133.223mm,95.377mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D1-1(133.223mm,96.139mm) on Bottom Layer And Track (133.223mm,95.25mm)(135.509mm,95.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad D1-1(133.223mm,96.139mm) on Bottom Layer And Track (133.223mm,96.901mm)(133.223mm,97.028mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D1-1(133.223mm,96.139mm) on Bottom Layer And Track (133.223mm,97.028mm)(135.509mm,97.028mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D1-2(135.509mm,96.139mm) on Bottom Layer And Track (133.223mm,95.25mm)(135.509mm,95.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D1-2(135.509mm,96.139mm) on Bottom Layer And Track (133.223mm,97.028mm)(135.509mm,97.028mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad D1-2(135.509mm,96.139mm) on Bottom Layer And Track (135.509mm,95.25mm)(135.509mm,95.377mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad D1-2(135.509mm,96.139mm) on Bottom Layer And Track (135.509mm,96.901mm)(135.509mm,97.028mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D2-1(130.048mm,117.729mm) on Bottom Layer And Track (129.159mm,117.729mm)(129.159mm,120.015mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad D2-1(130.048mm,117.729mm) on Bottom Layer And Track (129.159mm,117.729mm)(129.286mm,117.729mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad D2-1(130.048mm,117.729mm) on Bottom Layer And Track (130.81mm,117.729mm)(130.937mm,117.729mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D2-1(130.048mm,117.729mm) on Bottom Layer And Track (130.937mm,117.729mm)(130.937mm,120.015mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D2-2(130.048mm,120.015mm) on Bottom Layer And Track (129.159mm,117.729mm)(129.159mm,120.015mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad D2-2(130.048mm,120.015mm) on Bottom Layer And Track (129.159mm,120.015mm)(129.286mm,120.015mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad D2-2(130.048mm,120.015mm) on Bottom Layer And Track (130.81mm,120.015mm)(130.937mm,120.015mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad D2-2(130.048mm,120.015mm) on Bottom Layer And Track (130.937mm,117.729mm)(130.937mm,120.015mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad D3-1(103.759mm,68.544mm) on Top Layer And Track (102.235mm,69.723mm)(105.283mm,69.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad D3-2(103.759mm,64.044mm) on Top Layer And Track (102.235mm,63.322mm)(102.655mm,62.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad D3-2(103.759mm,64.044mm) on Top Layer And Track (102.655mm,62.902mm)(103.759mm,62.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad D3-2(103.759mm,64.044mm) on Top Layer And Track (103.759mm,62.902mm)(104.837mm,62.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad D3-2(103.759mm,64.044mm) on Top Layer And Track (104.837mm,62.902mm)(105.283mm,63.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad D5-2(70.993mm,80.649mm) on Top Layer And Text "D5" (70.307mm,81.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad EN1-1(90.226mm,90.043mm) on Top Layer And Track (90.907mm,88.189mm)(90.907mm,89.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad EN1-1(90.226mm,90.043mm) on Top Layer And Track (90.907mm,90.754mm)(90.907mm,91.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad EN1-2(97.226mm,90.043mm) on Top Layer And Text "L" (96.786mm,88.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad EN1-2(97.226mm,90.043mm) on Top Layer And Text "P1" (97.075mm,88.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad EN1-2(97.226mm,90.043mm) on Top Layer And Track (96.545mm,88.189mm)(96.545mm,89.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad EN1-2(97.226mm,90.043mm) on Top Layer And Track (96.545mm,90.754mm)(96.545mm,91.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad IC2-1(123.19mm,113.296mm) on Top Layer And Track (122.69mm,111.546mm)(123.19mm,112.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad IC2-1(123.19mm,113.296mm) on Top Layer And Track (123.19mm,112.046mm)(123.69mm,111.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad IC2-1(123.19mm,113.296mm) on Top Layer And Track (123.69mm,113.296mm)(127.19mm,113.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad IC2-100(127.19mm,112.296mm) on Top Layer And Track (127.19mm,112.796mm)(127.19mm,113.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad IC2-17(107.19mm,113.296mm) on Top Layer And Track (103.19mm,113.296mm)(106.69mm,113.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad IC2-51(123.19mm,89.296mm) on Top Layer And Track (123.69mm,89.296mm)(127.19mm,89.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad IC2-89(103.19mm,112.296mm) on Top Layer And Track (103.19mm,112.796mm)(103.19mm,113.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad IC2-94(103.19mm,90.296mm) on Top Layer And Track (103.19mm,89.296mm)(103.19mm,89.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC2-95(127.19mm,90.296mm) on Top Layer And Text "R5" (127.782mm,89.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad IC2-95(127.19mm,90.296mm) on Top Layer And Track (127.19mm,89.296mm)(127.19mm,89.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC2-96(127.19mm,91.296mm) on Top Layer And Text "R5" (127.782mm,89.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad IC3-1(84.836mm,70.043mm) on Top Layer And Track (85.876mm,68.886mm)(85.876mm,73.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad IC3-5(81.836mm,70.993mm) on Top Layer And Track (80.796mm,68.886mm)(80.796mm,73.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC6-1(86.175mm,79.248mm) on Top Layer And Track (86.825mm,75.143mm)(86.825mm,79.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC6-1(86.175mm,79.248mm) on Top Layer And Track (86.825mm,79.543mm)(91.025mm,79.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC6-2(86.175mm,77.978mm) on Top Layer And Track (86.825mm,75.143mm)(86.825mm,79.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC6-3(86.175mm,76.708mm) on Top Layer And Track (86.825mm,75.143mm)(86.825mm,79.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC6-4(86.175mm,75.438mm) on Top Layer And Track (86.825mm,75.143mm)(86.825mm,79.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC6-4(86.175mm,75.438mm) on Top Layer And Track (86.825mm,75.143mm)(91.025mm,75.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC6-5(91.675mm,75.438mm) on Top Layer And Track (86.825mm,75.143mm)(91.025mm,75.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC6-5(91.675mm,75.438mm) on Top Layer And Track (91.025mm,75.143mm)(91.025mm,79.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC6-6(91.675mm,76.708mm) on Top Layer And Track (91.025mm,75.143mm)(91.025mm,79.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC6-7(91.675mm,77.978mm) on Top Layer And Track (91.025mm,75.143mm)(91.025mm,79.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC6-8(91.675mm,79.248mm) on Top Layer And Track (86.825mm,79.543mm)(91.025mm,79.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC6-8(91.675mm,79.248mm) on Top Layer And Track (91.025mm,75.143mm)(91.025mm,79.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad IC7-1(92.988mm,100.65mm) on Bottom Layer And Track (91.948mm,99.493mm)(91.948mm,103.707mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad IC7-2(92.988mm,101.6mm) on Bottom Layer And Track (91.948mm,99.493mm)(91.948mm,103.707mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad IC7-3(92.988mm,102.55mm) on Bottom Layer And Track (91.948mm,99.493mm)(91.948mm,103.707mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad IC7-4(95.988mm,102.55mm) on Bottom Layer And Track (97.028mm,99.493mm)(97.028mm,103.707mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad IC7-5(95.988mm,101.6mm) on Bottom Layer And Track (97.028mm,99.493mm)(97.028mm,103.707mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad J1-5(58.547mm,83.794mm) on Top Layer And Track (56.054mm,83.807mm)(57.328mm,83.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad J1-5(58.547mm,83.794mm) on Top Layer And Track (59.742mm,83.807mm)(61.515mm,83.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad J1-5(58.547mm,91.694mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad J1-5(58.547mm,91.694mm) on Top Layer And Track (56.054mm,91.681mm)(57.328mm,91.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad J1-5(58.547mm,91.694mm) on Top Layer And Track (58.043mm,89.842mm)(58.543mm,90.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad J1-5(58.547mm,91.694mm) on Top Layer And Track (58.543mm,90.542mm)(59.043mm,89.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad J1-5(58.547mm,91.694mm) on Top Layer And Track (59.742mm,91.681mm)(61.54mm,91.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.016mm < 0.254mm) Between Pad JP3-1(101.854mm,121.771mm) on Multi-Layer And Text "R4" (103.861mm,119.456mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.016mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad JP3-1(101.854mm,121.771mm) on Multi-Layer And Track (100.584mm,120.501mm)(100.584mm,128.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad JP3-1(101.854mm,121.771mm) on Multi-Layer And Track (100.609mm,122.914mm)(103.124mm,122.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad JP3-1(101.854mm,121.771mm) on Multi-Layer And Track (103.124mm,120.501mm)(103.124mm,128.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad JP3-2(101.854mm,124.337mm) on Multi-Layer And Track (100.584mm,120.501mm)(100.584mm,128.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad JP3-2(101.854mm,124.337mm) on Multi-Layer And Track (103.124mm,120.501mm)(103.124mm,128.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad JP3-3(101.854mm,126.826mm) on Multi-Layer And Track (100.584mm,120.501mm)(100.584mm,128.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad JP3-3(101.854mm,126.826mm) on Multi-Layer And Track (103.124mm,120.501mm)(103.124mm,128.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L-1(99.172mm,89.488mm) on Top Layer And Text "P1" (97.075mm,88.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad L1-1(98.679mm,115.57mm) on Bottom Layer And Track (97.815mm,114.757mm)(97.815mm,118.694mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad L1-1(98.679mm,115.57mm) on Bottom Layer And Track (97.815mm,114.757mm)(99.517mm,114.757mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad L1-1(98.679mm,115.57mm) on Bottom Layer And Track (99.517mm,114.757mm)(99.517mm,118.694mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad L1-2(98.679mm,117.856mm) on Bottom Layer And Track (97.815mm,114.757mm)(97.815mm,118.694mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L1-2(98.679mm,117.856mm) on Bottom Layer And Track (97.815mm,118.694mm)(99.517mm,118.694mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad L1-2(98.679mm,117.856mm) on Bottom Layer And Track (99.517mm,114.757mm)(99.517mm,118.694mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Pad L2-1(140.444mm,60.817mm) on Top Layer And Track (134.44mm,59.893mm)(135.237mm,59.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Pad L2-1(140.444mm,60.817mm) on Top Layer And Track (145.651mm,59.893mm)(146.54mm,59.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad L2-2(140.54mm,70.993mm) on Top Layer And Track (134.44mm,71.993mm)(135.237mm,71.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad L2-2(140.54mm,70.993mm) on Top Layer And Track (145.778mm,71.993mm)(146.54mm,71.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad LED1-1(72.517mm,99.441mm) on Top Layer And Track (69.418mm,100.279mm)(73.33mm,100.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad LED1-1(72.517mm,99.441mm) on Top Layer And Track (69.418mm,98.603mm)(73.33mm,98.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad LED1-1(72.517mm,99.441mm) on Top Layer And Track (73.33mm,98.603mm)(73.33mm,100.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.254mm) Between Pad LED1-2(70.231mm,99.441mm) on Top Layer And Track (69.418mm,98.628mm)(69.418mm,100.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-1(69.469mm,86.106mm) on Top Layer And Track (69.469mm,85.217mm)(69.469mm,85.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-1(69.469mm,86.106mm) on Top Layer And Track (69.469mm,85.217mm)(71.755mm,85.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-1(69.469mm,86.106mm) on Top Layer And Track (69.469mm,86.868mm)(69.469mm,86.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-1(69.469mm,86.106mm) on Top Layer And Track (69.469mm,86.995mm)(71.755mm,86.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-2(71.755mm,86.106mm) on Top Layer And Track (69.469mm,85.217mm)(71.755mm,85.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-2(71.755mm,86.106mm) on Top Layer And Track (69.469mm,86.995mm)(71.755mm,86.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-2(71.755mm,86.106mm) on Top Layer And Track (71.755mm,85.217mm)(71.755mm,85.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-2(71.755mm,86.106mm) on Top Layer And Track (71.755mm,86.868mm)(71.755mm,86.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P2-1(94.398mm,111.249mm) on Top Layer And Text "C8" (95.758mm,109.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad P2-1(94.398mm,111.249mm) on Top Layer And Track (94.507mm,111.968mm)(94.507mm,112.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad P2-1(94.398mm,111.249mm) on Top Layer And Track (94.516mm,109.476mm)(94.516mm,110.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad P2-3(92.705mm,112.989mm) on Top Layer And Track (92.885mm,113.665mm)(92.885mm,131.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad P2-3(92.705mm,112.989mm) on Top Layer And Track (92.885mm,113.665mm)(95.425mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad P3-1(135.348mm,101.306mm) on Top Layer And Track (135.239mm,99.57mm)(135.239mm,100.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad P3-1(135.348mm,101.306mm) on Top Layer And Track (135.23mm,102.062mm)(135.23mm,103.079mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q5-2(84.201mm,103.378mm) on Top Layer And Text "Q6" (84.201mm,101.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad Q5-3(86.335mm,104.318mm) on Top Layer And Track (85.928mm,102.87mm)(85.928mm,103.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad Q5-3(86.335mm,104.318mm) on Top Layer And Track (85.928mm,104.902mm)(85.928mm,105.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R10-1(139.7mm,107.169mm) on Top Layer And Track (139.065mm,106.305mm)(139.065mm,108.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R10-1(139.7mm,107.169mm) on Top Layer And Track (139.065mm,106.305mm)(142.621mm,106.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R10-1(139.7mm,107.169mm) on Top Layer And Track (139.065mm,108.007mm)(142.621mm,108.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R10-1(139.7mm,107.169mm) on Top Layer And Track (140.411mm,106.534mm)(141.275mm,106.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R10-1(139.7mm,107.169mm) on Top Layer And Track (140.411mm,107.804mm)(141.275mm,107.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R10-2(141.986mm,107.169mm) on Top Layer And Track (139.065mm,106.305mm)(142.621mm,106.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R10-2(141.986mm,107.169mm) on Top Layer And Track (139.065mm,108.007mm)(142.621mm,108.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R10-2(141.986mm,107.169mm) on Top Layer And Track (140.411mm,106.534mm)(141.275mm,106.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R10-2(141.986mm,107.169mm) on Top Layer And Track (140.411mm,107.804mm)(141.275mm,107.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R10-2(141.986mm,107.169mm) on Top Layer And Track (142.621mm,106.305mm)(142.621mm,108.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R1-1(132.984mm,90.821mm) on Bottom Layer And Track (132.12mm,90.186mm)(132.12mm,93.742mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R1-1(132.984mm,90.821mm) on Bottom Layer And Track (132.12mm,90.186mm)(133.822mm,90.186mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R1-1(132.984mm,90.821mm) on Bottom Layer And Track (132.349mm,91.532mm)(132.349mm,92.396mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R1-1(132.984mm,90.821mm) on Bottom Layer And Track (133.619mm,91.532mm)(133.619mm,92.396mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R1-1(132.984mm,90.821mm) on Bottom Layer And Track (133.822mm,90.186mm)(133.822mm,93.742mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R11-1(112.522mm,121.173mm) on Top Layer And Track (111.658mm,118.252mm)(111.658mm,121.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R11-1(112.522mm,121.173mm) on Top Layer And Track (111.658mm,121.808mm)(113.36mm,121.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-1(112.522mm,121.173mm) on Top Layer And Track (111.887mm,119.598mm)(111.887mm,120.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R11-1(112.522mm,121.173mm) on Top Layer And Track (113.157mm,119.598mm)(113.157mm,120.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R11-1(112.522mm,121.173mm) on Top Layer And Track (113.36mm,118.252mm)(113.36mm,121.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R11-2(112.522mm,118.887mm) on Top Layer And Track (111.658mm,118.252mm)(111.658mm,121.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R11-2(112.522mm,118.887mm) on Top Layer And Track (111.658mm,118.252mm)(113.36mm,118.252mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-2(112.522mm,118.887mm) on Top Layer And Track (111.887mm,119.598mm)(111.887mm,120.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-2(112.522mm,118.887mm) on Top Layer And Track (113.157mm,119.598mm)(113.157mm,120.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R11-2(112.522mm,118.887mm) on Top Layer And Track (113.36mm,118.252mm)(113.36mm,121.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12-1(141.986mm,110.666mm) on Top Layer And Text "R10" (139.268mm,108.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R12-1(141.986mm,110.666mm) on Top Layer And Track (139.065mm,109.828mm)(142.621mm,109.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R12-1(141.986mm,110.666mm) on Top Layer And Track (139.065mm,111.53mm)(142.621mm,111.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R12-1(141.986mm,110.666mm) on Top Layer And Track (140.411mm,110.031mm)(141.275mm,110.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R12-1(141.986mm,110.666mm) on Top Layer And Track (140.411mm,111.301mm)(141.275mm,111.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R12-1(141.986mm,110.666mm) on Top Layer And Track (142.621mm,109.828mm)(142.621mm,111.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12-2(139.7mm,110.666mm) on Top Layer And Text "R10" (139.268mm,108.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R12-2(139.7mm,110.666mm) on Top Layer And Track (139.065mm,109.828mm)(139.065mm,111.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R12-2(139.7mm,110.666mm) on Top Layer And Track (139.065mm,109.828mm)(142.621mm,109.828mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R12-2(139.7mm,110.666mm) on Top Layer And Track (139.065mm,111.53mm)(142.621mm,111.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R12-2(139.7mm,110.666mm) on Top Layer And Track (140.411mm,110.031mm)(141.275mm,110.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R12-2(139.7mm,110.666mm) on Top Layer And Track (140.411mm,111.301mm)(141.275mm,111.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R13-1(108.966mm,121.935mm) on Top Layer And Track (107.391mm,121.3mm)(108.255mm,121.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R13-1(108.966mm,121.935mm) on Top Layer And Track (109.601mm,121.097mm)(109.601mm,122.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R18-2(92.329mm,105.029mm) on Top Layer And Track (91.694mm,104.191mm)(91.694mm,105.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R18-2(92.329mm,105.029mm) on Top Layer And Track (93.04mm,104.394mm)(93.904mm,104.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R19-1(94.615mm,101.092mm) on Top Layer And Track (91.694mm,100.254mm)(95.25mm,100.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R19-1(94.615mm,101.092mm) on Top Layer And Track (91.694mm,101.956mm)(95.25mm,101.956mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R19-1(94.615mm,101.092mm) on Top Layer And Track (93.04mm,100.457mm)(93.904mm,100.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R19-1(94.615mm,101.092mm) on Top Layer And Track (93.04mm,101.727mm)(93.904mm,101.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R19-1(94.615mm,101.092mm) on Top Layer And Track (95.25mm,100.254mm)(95.25mm,101.956mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R2-1(129.54mm,94.504mm) on Bottom Layer And Track (128.676mm,93.869mm)(128.676mm,97.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R2-1(129.54mm,94.504mm) on Bottom Layer And Track (128.676mm,93.869mm)(130.378mm,93.869mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R2-1(129.54mm,94.504mm) on Bottom Layer And Track (128.905mm,95.215mm)(128.905mm,96.079mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R2-1(129.54mm,94.504mm) on Bottom Layer And Track (130.175mm,95.215mm)(130.175mm,96.079mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R2-1(129.54mm,94.504mm) on Bottom Layer And Track (130.378mm,93.869mm)(130.378mm,97.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R2-2(129.54mm,96.79mm) on Bottom Layer And Track (128.676mm,93.869mm)(128.676mm,97.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R2-2(129.54mm,96.79mm) on Bottom Layer And Track (128.676mm,97.425mm)(130.378mm,97.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R2-2(129.54mm,96.79mm) on Bottom Layer And Track (128.905mm,95.215mm)(128.905mm,96.079mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R2-2(129.54mm,96.79mm) on Bottom Layer And Track (130.175mm,95.215mm)(130.175mm,96.079mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R2-2(129.54mm,96.79mm) on Bottom Layer And Track (130.378mm,93.869mm)(130.378mm,97.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R22-1(79.248mm,100.711mm) on Top Layer And Track (76.327mm,101.575mm)(79.883mm,101.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R22-1(79.248mm,100.711mm) on Top Layer And Track (76.327mm,99.873mm)(79.883mm,99.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R22-1(79.248mm,100.711mm) on Top Layer And Track (77.673mm,100.076mm)(78.537mm,100.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R22-1(79.248mm,100.711mm) on Top Layer And Track (77.673mm,101.346mm)(78.537mm,101.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R22-1(79.248mm,100.711mm) on Top Layer And Track (79.883mm,99.873mm)(79.883mm,101.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R22-2(76.962mm,100.711mm) on Top Layer And Track (76.327mm,101.575mm)(79.883mm,101.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R22-2(76.962mm,100.711mm) on Top Layer And Track (76.327mm,99.873mm)(76.327mm,101.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R22-2(76.962mm,100.711mm) on Top Layer And Track (76.327mm,99.873mm)(79.883mm,99.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R22-2(76.962mm,100.711mm) on Top Layer And Track (77.673mm,100.076mm)(78.537mm,100.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R22-2(76.962mm,100.711mm) on Top Layer And Track (77.673mm,101.346mm)(78.537mm,101.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R23-1(71.247mm,67.818mm) on Top Layer And Track (70.409mm,67.183mm)(70.409mm,70.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R23-1(71.247mm,67.818mm) on Top Layer And Track (70.409mm,67.183mm)(72.111mm,67.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R23-1(71.247mm,67.818mm) on Top Layer And Track (70.612mm,68.529mm)(70.612mm,69.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R23-1(71.247mm,67.818mm) on Top Layer And Track (71.882mm,68.529mm)(71.882mm,69.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R23-1(71.247mm,67.818mm) on Top Layer And Track (72.111mm,67.183mm)(72.111mm,70.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R23-2(71.247mm,70.104mm) on Top Layer And Track (70.409mm,67.183mm)(70.409mm,70.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R23-2(71.247mm,70.104mm) on Top Layer And Track (70.409mm,70.739mm)(72.111mm,70.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R23-2(71.247mm,70.104mm) on Top Layer And Track (70.612mm,68.529mm)(70.612mm,69.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R23-2(71.247mm,70.104mm) on Top Layer And Track (71.882mm,68.529mm)(71.882mm,69.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R23-2(71.247mm,70.104mm) on Top Layer And Track (72.111mm,67.183mm)(72.111mm,70.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R24-1(107.696mm,76.708mm) on Top Layer And Track (104.496mm,75.717mm)(108.61mm,75.717mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R24-1(107.696mm,76.708mm) on Top Layer And Track (104.496mm,77.699mm)(108.61mm,77.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R24-1(107.696mm,76.708mm) on Top Layer And Track (108.61mm,75.717mm)(108.61mm,77.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R24-2(105.41mm,76.708mm) on Top Layer And Track (104.496mm,75.717mm)(104.496mm,77.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R24-2(105.41mm,76.708mm) on Top Layer And Track (104.496mm,75.717mm)(108.61mm,75.717mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R24-2(105.41mm,76.708mm) on Top Layer And Track (104.496mm,77.699mm)(108.61mm,77.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R25-1(113.792mm,80.772mm) on Top Layer And Text "R26" (110.769mm,78.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R25-1(113.792mm,80.772mm) on Top Layer And Track (110.592mm,79.781mm)(114.706mm,79.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R25-1(113.792mm,80.772mm) on Top Layer And Track (110.592mm,81.763mm)(114.706mm,81.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R25-1(113.792mm,80.772mm) on Top Layer And Track (114.706mm,79.781mm)(114.706mm,81.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R25-2(111.506mm,80.772mm) on Top Layer And Text "R26" (110.769mm,78.664mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R25-2(111.506mm,80.772mm) on Top Layer And Track (110.592mm,79.781mm)(110.592mm,81.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R25-2(111.506mm,80.772mm) on Top Layer And Track (110.592mm,79.781mm)(114.706mm,79.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R25-2(111.506mm,80.772mm) on Top Layer And Track (110.592mm,81.763mm)(114.706mm,81.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R27-2(88.138mm,66.294mm) on Top Layer And Text "IC5" (84.201mm,64.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R27-2(88.138mm,66.294mm) on Top Layer And Track (87.274mm,65.659mm)(87.274mm,69.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R27-2(88.138mm,66.294mm) on Top Layer And Track (87.274mm,65.659mm)(88.976mm,65.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R27-2(88.138mm,66.294mm) on Top Layer And Track (87.503mm,67.005mm)(87.503mm,67.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R27-2(88.138mm,66.294mm) on Top Layer And Track (88.773mm,67.005mm)(88.773mm,67.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R27-2(88.138mm,66.294mm) on Top Layer And Track (88.976mm,65.659mm)(88.976mm,69.215mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad R28-1(77.978mm,67.183mm) on Top Layer And Text "C17" (78.752mm,65.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R28-1(77.978mm,67.183mm) on Top Layer And Track (75.057mm,66.345mm)(78.613mm,66.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R28-1(77.978mm,67.183mm) on Top Layer And Track (75.057mm,68.047mm)(78.613mm,68.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R28-1(77.978mm,67.183mm) on Top Layer And Track (76.403mm,66.548mm)(77.267mm,66.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R28-1(77.978mm,67.183mm) on Top Layer And Track (76.403mm,67.818mm)(77.267mm,67.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R28-1(77.978mm,67.183mm) on Top Layer And Track (78.613mm,66.345mm)(78.613mm,68.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R28-2(75.692mm,67.183mm) on Top Layer And Track (75.057mm,66.345mm)(75.057mm,68.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R28-2(75.692mm,67.183mm) on Top Layer And Track (75.057mm,66.345mm)(78.613mm,66.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R28-2(75.692mm,67.183mm) on Top Layer And Track (75.057mm,68.047mm)(78.613mm,68.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R28-2(75.692mm,67.183mm) on Top Layer And Track (76.403mm,66.548mm)(77.267mm,66.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R28-2(75.692mm,67.183mm) on Top Layer And Track (76.403mm,67.818mm)(77.267mm,67.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R29-1(74.422mm,62.865mm) on Top Layer And Track (73.558mm,59.944mm)(73.558mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R29-1(74.422mm,62.865mm) on Top Layer And Track (73.558mm,63.5mm)(75.26mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R29-1(74.422mm,62.865mm) on Top Layer And Track (73.787mm,61.29mm)(73.787mm,62.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R29-1(74.422mm,62.865mm) on Top Layer And Track (75.057mm,61.29mm)(75.057mm,62.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R29-1(74.422mm,62.865mm) on Top Layer And Track (75.26mm,59.944mm)(75.26mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R29-2(74.422mm,60.579mm) on Top Layer And Track (73.558mm,59.944mm)(73.558mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R29-2(74.422mm,60.579mm) on Top Layer And Track (73.558mm,59.944mm)(75.26mm,59.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R29-2(74.422mm,60.579mm) on Top Layer And Track (73.787mm,61.29mm)(73.787mm,62.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R29-2(74.422mm,60.579mm) on Top Layer And Track (75.057mm,61.29mm)(75.057mm,62.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R29-2(74.422mm,60.579mm) on Top Layer And Track (75.26mm,59.944mm)(75.26mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R30-1(142.621mm,94.107mm) on Top Layer And Track (141.63mm,93.193mm)(141.63mm,97.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad R30-1(142.621mm,94.107mm) on Top Layer And Track (141.63mm,93.193mm)(143.612mm,93.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R30-1(142.621mm,94.107mm) on Top Layer And Track (143.612mm,93.193mm)(143.612mm,97.307mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R31-1(82.042mm,85.979mm) on Top Layer And Track (81.407mm,85.115mm)(81.407mm,86.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R31-1(82.042mm,85.979mm) on Top Layer And Track (81.407mm,85.115mm)(84.963mm,85.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R31-1(82.042mm,85.979mm) on Top Layer And Track (81.407mm,86.817mm)(84.963mm,86.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R31-1(82.042mm,85.979mm) on Top Layer And Track (82.753mm,85.344mm)(83.617mm,85.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R31-1(82.042mm,85.979mm) on Top Layer And Track (82.753mm,86.614mm)(83.617mm,86.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R31-2(84.328mm,85.979mm) on Top Layer And Track (81.407mm,85.115mm)(84.963mm,85.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R31-2(84.328mm,85.979mm) on Top Layer And Track (81.407mm,86.817mm)(84.963mm,86.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R31-2(84.328mm,85.979mm) on Top Layer And Track (82.753mm,85.344mm)(83.617mm,85.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R31-2(84.328mm,85.979mm) on Top Layer And Track (82.753mm,86.614mm)(83.617mm,86.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R31-2(84.328mm,85.979mm) on Top Layer And Track (84.963mm,85.115mm)(84.963mm,86.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-2(115.951mm,122.189mm) on Bottom Layer And Text "IC1" (115.877mm,121.427mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R3-2(115.951mm,122.189mm) on Bottom Layer And Track (113.03mm,121.351mm)(116.586mm,121.351mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R3-2(115.951mm,122.189mm) on Bottom Layer And Track (113.03mm,123.053mm)(116.586mm,123.053mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R3-2(115.951mm,122.189mm) on Bottom Layer And Track (114.376mm,121.554mm)(115.24mm,121.554mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R3-2(115.951mm,122.189mm) on Bottom Layer And Track (114.376mm,122.824mm)(115.24mm,122.824mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R3-2(115.951mm,122.189mm) on Bottom Layer And Track (116.586mm,121.351mm)(116.586mm,123.053mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R32-1(78.74mm,87.63mm) on Top Layer And Track (75.819mm,86.792mm)(79.375mm,86.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R32-1(78.74mm,87.63mm) on Top Layer And Track (75.819mm,88.494mm)(79.375mm,88.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R32-1(78.74mm,87.63mm) on Top Layer And Track (77.165mm,86.995mm)(78.029mm,86.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R32-1(78.74mm,87.63mm) on Top Layer And Track (77.165mm,88.265mm)(78.029mm,88.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R32-1(78.74mm,87.63mm) on Top Layer And Track (79.375mm,86.792mm)(79.375mm,88.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R32-2(76.454mm,87.63mm) on Top Layer And Track (75.819mm,86.792mm)(75.819mm,88.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R32-2(76.454mm,87.63mm) on Top Layer And Track (75.819mm,86.792mm)(79.375mm,86.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R32-2(76.454mm,87.63mm) on Top Layer And Track (75.819mm,88.494mm)(79.375mm,88.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R32-2(76.454mm,87.63mm) on Top Layer And Track (77.165mm,86.995mm)(78.029mm,86.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R32-2(76.454mm,87.63mm) on Top Layer And Track (77.165mm,88.265mm)(78.029mm,88.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R33-1(78.994mm,83.312mm) on Top Layer And Text "C16" (74.981mm,81.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R33-1(78.994mm,83.312mm) on Top Layer And Track (76.073mm,82.474mm)(79.629mm,82.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R33-1(78.994mm,83.312mm) on Top Layer And Track (76.073mm,84.176mm)(79.629mm,84.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R33-1(78.994mm,83.312mm) on Top Layer And Track (77.419mm,82.677mm)(78.283mm,82.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R33-1(78.994mm,83.312mm) on Top Layer And Track (77.419mm,83.947mm)(78.283mm,83.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R33-1(78.994mm,83.312mm) on Top Layer And Track (79.629mm,82.474mm)(79.629mm,84.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad R33-2(76.708mm,83.312mm) on Top Layer And Text "C16" (74.981mm,81.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R33-2(76.708mm,83.312mm) on Top Layer And Track (76.073mm,82.474mm)(76.073mm,84.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R33-2(76.708mm,83.312mm) on Top Layer And Track (76.073mm,82.474mm)(79.629mm,82.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R33-2(76.708mm,83.312mm) on Top Layer And Track (76.073mm,84.176mm)(79.629mm,84.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R33-2(76.708mm,83.312mm) on Top Layer And Track (77.419mm,82.677mm)(78.283mm,82.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R33-2(76.708mm,83.312mm) on Top Layer And Track (77.419mm,83.947mm)(78.283mm,83.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R34-1(129.921mm,117.363mm) on Top Layer And Track (129.286mm,116.499mm)(129.286mm,118.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R34-1(129.921mm,117.363mm) on Top Layer And Track (129.286mm,116.499mm)(132.842mm,116.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R34-1(129.921mm,117.363mm) on Top Layer And Track (129.286mm,118.201mm)(132.842mm,118.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R34-1(129.921mm,117.363mm) on Top Layer And Track (130.632mm,116.728mm)(131.496mm,116.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R34-1(129.921mm,117.363mm) on Top Layer And Track (130.632mm,117.998mm)(131.496mm,117.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad R34-2(132.207mm,117.363mm) on Top Layer And Text "Q4" (131.485mm,114.901mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R34-2(132.207mm,117.363mm) on Top Layer And Track (129.286mm,116.499mm)(132.842mm,116.499mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R34-2(132.207mm,117.363mm) on Top Layer And Track (129.286mm,118.201mm)(132.842mm,118.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R34-2(132.207mm,117.363mm) on Top Layer And Track (130.632mm,116.728mm)(131.496mm,116.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R34-2(132.207mm,117.363mm) on Top Layer And Track (130.632mm,117.998mm)(131.496mm,117.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R34-2(132.207mm,117.363mm) on Top Layer And Track (132.842mm,116.499mm)(132.842mm,118.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R35-1(135.001mm,117.767mm) on Bottom Layer And Track (134.137mm,117.132mm)(134.137mm,120.688mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R35-1(135.001mm,117.767mm) on Bottom Layer And Track (134.137mm,117.132mm)(135.839mm,117.132mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R35-1(135.001mm,117.767mm) on Bottom Layer And Track (134.366mm,118.478mm)(134.366mm,119.342mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R35-1(135.001mm,117.767mm) on Bottom Layer And Track (135.636mm,118.478mm)(135.636mm,119.342mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R35-1(135.001mm,117.767mm) on Bottom Layer And Track (135.839mm,117.132mm)(135.839mm,120.688mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R35-2(135.001mm,120.053mm) on Bottom Layer And Track (134.137mm,117.132mm)(134.137mm,120.688mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R35-2(135.001mm,120.053mm) on Bottom Layer And Track (134.137mm,120.688mm)(135.839mm,120.688mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R35-2(135.001mm,120.053mm) on Bottom Layer And Track (134.366mm,118.478mm)(134.366mm,119.342mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R35-2(135.001mm,120.053mm) on Bottom Layer And Track (135.636mm,118.478mm)(135.636mm,119.342mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R35-2(135.001mm,120.053mm) on Bottom Layer And Track (135.839mm,117.132mm)(135.839mm,120.688mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R4-1(101.981mm,117.983mm) on Bottom Layer And Track (101.143mm,115.062mm)(101.143mm,118.618mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R4-1(101.981mm,117.983mm) on Bottom Layer And Track (101.143mm,118.618mm)(102.845mm,118.618mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R4-1(101.981mm,117.983mm) on Bottom Layer And Track (101.346mm,116.408mm)(101.346mm,117.272mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R4-1(101.981mm,117.983mm) on Bottom Layer And Track (102.616mm,116.408mm)(102.616mm,117.272mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R4-1(101.981mm,117.983mm) on Bottom Layer And Track (102.845mm,115.062mm)(102.845mm,118.618mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R4-2(101.981mm,115.697mm) on Bottom Layer And Track (101.143mm,115.062mm)(101.143mm,118.618mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R4-2(101.981mm,115.697mm) on Bottom Layer And Track (101.143mm,115.062mm)(102.845mm,115.062mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R4-2(101.981mm,115.697mm) on Bottom Layer And Track (101.346mm,116.408mm)(101.346mm,117.272mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R4-2(101.981mm,115.697mm) on Bottom Layer And Track (102.616mm,116.408mm)(102.616mm,117.272mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R4-2(101.981mm,115.697mm) on Bottom Layer And Track (102.845mm,115.062mm)(102.845mm,118.618mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R6-1(123.444mm,84.328mm) on Top Layer And Track (120.523mm,83.49mm)(124.079mm,83.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R6-1(123.444mm,84.328mm) on Top Layer And Track (120.523mm,85.192mm)(124.079mm,85.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-1(123.444mm,84.328mm) on Top Layer And Track (121.869mm,83.693mm)(122.733mm,83.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R6-1(123.444mm,84.328mm) on Top Layer And Track (121.869mm,84.963mm)(122.733mm,84.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R6-1(123.444mm,84.328mm) on Top Layer And Track (124.079mm,83.49mm)(124.079mm,85.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R6-2(121.158mm,84.328mm) on Top Layer And Track (120.523mm,83.49mm)(120.523mm,85.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R6-2(121.158mm,84.328mm) on Top Layer And Track (120.523mm,83.49mm)(124.079mm,83.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R6-2(121.158mm,84.328mm) on Top Layer And Track (120.523mm,85.192mm)(124.079mm,85.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-2(121.158mm,84.328mm) on Top Layer And Track (121.869mm,83.693mm)(122.733mm,83.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-2(121.158mm,84.328mm) on Top Layer And Track (121.869mm,84.963mm)(122.733mm,84.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R8-1(109.093mm,117.871mm) on Top Layer And Track (106.172mm,117.033mm)(109.728mm,117.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R8-1(109.093mm,117.871mm) on Top Layer And Track (106.172mm,118.735mm)(109.728mm,118.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R8-1(109.093mm,117.871mm) on Top Layer And Track (107.518mm,117.236mm)(108.382mm,117.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R8-1(109.093mm,117.871mm) on Top Layer And Track (107.518mm,118.506mm)(108.382mm,118.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R8-1(109.093mm,117.871mm) on Top Layer And Track (109.728mm,117.033mm)(109.728mm,118.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R8-2(106.807mm,117.871mm) on Top Layer And Track (106.172mm,117.033mm)(106.172mm,118.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R8-2(106.807mm,117.871mm) on Top Layer And Track (106.172mm,117.033mm)(109.728mm,117.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R8-2(106.807mm,117.871mm) on Top Layer And Track (106.172mm,118.735mm)(109.728mm,118.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R8-2(106.807mm,117.871mm) on Top Layer And Track (107.518mm,117.236mm)(108.382mm,117.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R8-2(106.807mm,117.871mm) on Top Layer And Track (107.518mm,118.506mm)(108.382mm,118.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R9-1(122.174mm,118.887mm) on Top Layer And Track (121.539mm,118.023mm)(121.539mm,119.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R9-1(122.174mm,118.887mm) on Top Layer And Track (121.539mm,118.023mm)(125.095mm,118.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R9-1(122.174mm,118.887mm) on Top Layer And Track (121.539mm,119.725mm)(125.095mm,119.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R9-1(122.174mm,118.887mm) on Top Layer And Track (122.885mm,118.252mm)(123.749mm,118.252mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R9-1(122.174mm,118.887mm) on Top Layer And Track (122.885mm,119.522mm)(123.749mm,119.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R9-2(124.46mm,118.887mm) on Top Layer And Track (121.539mm,118.023mm)(125.095mm,118.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R9-2(124.46mm,118.887mm) on Top Layer And Track (121.539mm,119.725mm)(125.095mm,119.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R9-2(124.46mm,118.887mm) on Top Layer And Track (122.885mm,118.252mm)(123.749mm,118.252mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R9-2(124.46mm,118.887mm) on Top Layer And Track (122.885mm,119.522mm)(123.749mm,119.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R9-2(124.46mm,118.887mm) on Top Layer And Track (125.095mm,118.023mm)(125.095mm,119.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad SW3-1(138.628mm,127.96mm) on Top Layer And Track (137.947mm,126.106mm)(137.947mm,127.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad SW3-1(138.628mm,127.96mm) on Top Layer And Track (137.947mm,128.671mm)(137.947mm,129.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad SW3-2(131.628mm,127.96mm) on Top Layer And Track (132.309mm,126.106mm)(132.309mm,127.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad SW3-2(131.628mm,127.96mm) on Top Layer And Track (132.309mm,128.671mm)(132.309mm,129.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad U1-8(87.249mm,83.439mm) on Bottom Layer And Track (82.148mm,83.239mm)(86.264mm,83.239mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad U1-8(87.249mm,83.439mm) on Bottom Layer And Track (88.219mm,83.239mm)(98.684mm,83.239mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad U1-8(87.249mm,97.739mm) on Bottom Layer And Track (82.148mm,97.939mm)(86.264mm,97.939mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad U1-8(87.249mm,97.739mm) on Bottom Layer And Track (88.219mm,97.939mm)(98.684mm,97.939mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-1(78.359mm,100.324mm) on Bottom Layer And Track (68.937mm,101.178mm)(78.791mm,101.178mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-2(77.089mm,100.324mm) on Bottom Layer And Track (68.937mm,101.178mm)(78.791mm,101.178mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-3(75.819mm,100.324mm) on Bottom Layer And Track (68.937mm,101.178mm)(78.791mm,101.178mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-4(74.549mm,100.324mm) on Bottom Layer And Track (68.937mm,101.178mm)(78.791mm,101.178mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-5(73.279mm,100.324mm) on Bottom Layer And Track (68.937mm,101.178mm)(78.791mm,101.178mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-6(72.009mm,100.324mm) on Bottom Layer And Track (68.937mm,101.178mm)(78.791mm,101.178mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-7(70.739mm,100.324mm) on Bottom Layer And Track (68.937mm,101.178mm)(78.791mm,101.178mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-8(69.469mm,100.324mm) on Bottom Layer And Track (68.937mm,101.178mm)(78.791mm,101.178mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-9(69.469mm,105.924mm) on Bottom Layer And Track (69.037mm,105.07mm)(78.791mm,105.07mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
Rule Violations :433

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (102.489mm,99.964mm) on Bottom Overlay And Text "R17" (106.222mm,98.207mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (105.791mm,99.964mm) on Bottom Overlay And Text "R17" (106.222mm,98.207mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (123.952mm,117.49mm) on Bottom Overlay And Text "C31" (125.349mm,117.49mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (75.438mm,70.612mm) on Top Overlay And Text "R28" (75.235mm,68.859mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.254mm) Between Arc (75.438mm,71.374mm) on Top Overlay And Text "R23" (70.587mm,71.577mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Arc (78.588mm,77.851mm) on Top Overlay And Text "+" (76.463mm,78.176mm) on Top Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (78.74mm,70.612mm) on Top Overlay And Text "R28" (75.235mm,68.859mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (84.709mm,94.234mm) on Top Overlay And Text "LED2" (81.432mm,92.14mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (92.964mm,105.283mm) on Bottom Overlay And Text "IC7" (95.961mm,104.521mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Arc (96.266mm,105.283mm) on Bottom Overlay And Text "IC7" (95.961mm,104.521mm) on Bottom Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Area Fill (71.756mm,80.392mm) (73.28mm,81.152mm) on Top Overlay And Text "D5" (70.307mm,81.89mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "AMS1" (138.989mm,84.734mm) on Top Overlay And Text "C5" (137.414mm,86.756mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.166mm < 0.254mm) Between Text "BOOT1" (89.459mm,98.374mm) on Top Overlay And Track (91.694mm,100.254mm)(91.694mm,101.956mm) on Top Overlay Silk Text to Silk Clearance [0.166mm]
   Violation between Silk To Silk Clearance Constraint: (0.166mm < 0.254mm) Between Text "BOOT1" (89.459mm,98.374mm) on Top Overlay And Track (91.694mm,100.254mm)(95.25mm,100.254mm) on Top Overlay Silk Text to Silk Clearance [0.166mm]
   Violation between Silk To Silk Clearance Constraint: (0.22mm < 0.254mm) Between Text "BOOT1" (89.459mm,98.374mm) on Top Overlay And Track (95.25mm,100.254mm)(95.25mm,101.956mm) on Top Overlay Silk Text to Silk Clearance [0.22mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "C14" (66.35mm,102.997mm) on Top Overlay And Text "LED1" (69.571mm,101.143mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (137.414mm,91.963mm) on Top Overlay And Text "C3" (137.414mm,94.63mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C2" (137.414mm,91.963mm) on Top Overlay And Text "C4" (137.414mm,89.423mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.254mm) Between Text "C24" (91.694mm,68.072mm) on Top Overlay And Track (91.567mm,69.723mm)(91.567mm,70.485mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C24" (91.694mm,68.072mm) on Top Overlay And Track (92.075mm,69.215mm)(95.377mm,69.215mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.149mm < 0.254mm) Between Text "C24" (91.694mm,68.072mm) on Top Overlay And Track (95.885mm,69.723mm)(95.885mm,70.104mm) on Top Overlay Silk Text to Silk Clearance [0.149mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C25" (127.923mm,83.388mm) on Top Overlay And Text "C26" (131.225mm,83.414mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "C25" (127.923mm,83.388mm) on Top Overlay And Track (128.803mm,85.217mm)(128.803mm,88.773mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "C25" (127.923mm,83.388mm) on Top Overlay And Track (128.803mm,85.217mm)(130.505mm,85.217mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (0.235mm < 0.254mm) Between Text "C25" (127.923mm,83.388mm) on Top Overlay And Track (130.505mm,85.217mm)(130.505mm,88.773mm) on Top Overlay Silk Text to Silk Clearance [0.235mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C26" (131.225mm,83.414mm) on Top Overlay And Track (132.715mm,85.105mm)(136.017mm,85.105mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "C27" (140.894mm,91.364mm) on Top Overlay And Track (141.63mm,93.193mm)(141.63mm,97.307mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "C27" (140.894mm,91.364mm) on Top Overlay And Track (141.63mm,93.193mm)(143.612mm,93.193mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "C28" (86.868mm,86.233mm) on Top Overlay And Track (90.907mm,88.189mm)(90.907mm,89.332mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "C28" (86.868mm,86.233mm) on Top Overlay And Track (90.907mm,88.189mm)(96.545mm,88.189mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C4" (137.414mm,89.423mm) on Top Overlay And Text "C5" (137.414mm,86.756mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.215mm < 0.254mm) Between Text "D4" (68.58mm,98.314mm) on Top Overlay And Track (69.418mm,100.279mm)(73.33mm,100.279mm) on Top Overlay Silk Text to Silk Clearance [0.215mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D4" (68.58mm,98.314mm) on Top Overlay And Track (69.418mm,98.603mm)(73.33mm,98.603mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D4" (68.58mm,98.314mm) on Top Overlay And Track (69.418mm,98.628mm)(69.418mm,100.279mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "H1" (57.912mm,109.83mm) on Top Overlay And Track (58.801mm,110.617mm)(58.801mm,128.397mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "H1" (57.912mm,109.83mm) on Top Overlay And Track (58.801mm,110.617mm)(64.897mm,110.617mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.16mm < 0.254mm) Between Text "IC7" (95.961mm,104.521mm) on Bottom Overlay And Track (92.456mm,104.521mm)(92.456mm,104.902mm) on Bottom Overlay Silk Text to Silk Clearance [0.16mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "IC7" (95.961mm,104.521mm) on Bottom Overlay And Track (92.456mm,104.902mm)(92.456mm,105.283mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "IC7" (95.961mm,104.521mm) on Bottom Overlay And Track (92.964mm,105.791mm)(96.266mm,105.791mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.035mm < 0.254mm) Between Text "L" (96.786mm,88.421mm) on Top Overlay And Text "P1" (97.075mm,88.765mm) on Top Overlay Silk Text to Silk Clearance [0.035mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED2" (81.432mm,92.14mm) on Top Overlay And Track (81.407mm,93.726mm)(84.709mm,93.726mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "P2" (91.062mm,114.358mm) on Top Overlay And Track (92.885mm,113.665mm)(92.885mm,131.445mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0mm < 0.254mm) Between Text "R1" (133.629mm,94.564mm) on Bottom Overlay And Track (133.223mm,95.25mm)(133.223mm,95.377mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1" (133.629mm,94.564mm) on Bottom Overlay And Track (133.223mm,95.25mm)(135.509mm,95.25mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.013mm < 0.254mm) Between Text "R10" (139.268mm,108.832mm) on Top Overlay And Track (139.065mm,109.828mm)(139.065mm,111.53mm) on Top Overlay Silk Text to Silk Clearance [0.013mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (139.268mm,108.832mm) on Top Overlay And Track (139.065mm,109.828mm)(142.621mm,109.828mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (139.268mm,108.832mm) on Top Overlay And Track (140.411mm,110.031mm)(141.275mm,110.031mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (139.268mm,108.832mm) on Top Overlay And Track (142.621mm,109.828mm)(142.621mm,111.53mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R12" (139.243mm,112.342mm) on Top Overlay And Track (139.7mm,113.665mm)(139.7mm,113.792mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R12" (139.243mm,112.342mm) on Top Overlay And Track (139.7mm,113.665mm)(141.986mm,113.665mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R12" (139.243mm,112.342mm) on Top Overlay And Track (141.986mm,113.665mm)(141.986mm,113.792mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R14" (133.274mm,125.374mm) on Top Overlay And Track (132.309mm,126.106mm)(137.947mm,126.106mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.173mm < 0.254mm) Between Text "R14" (133.274mm,125.374mm) on Top Overlay And Track (133.858mm,127.325mm)(133.858mm,128.595mm) on Top Overlay Silk Text to Silk Clearance [0.173mm]
   Violation between Silk To Silk Clearance Constraint: (0.173mm < 0.254mm) Between Text "R14" (133.274mm,125.374mm) on Top Overlay And Track (133.858mm,127.325mm)(136.398mm,127.325mm) on Top Overlay Silk Text to Silk Clearance [0.173mm]
   Violation between Silk To Silk Clearance Constraint: (0.013mm < 0.254mm) Between Text "R19" (91.897mm,102.794mm) on Top Overlay And Track (91.694mm,104.191mm)(91.694mm,105.893mm) on Top Overlay Silk Text to Silk Clearance [0.013mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R19" (91.897mm,102.794mm) on Top Overlay And Track (91.694mm,104.191mm)(95.25mm,104.191mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R19" (91.897mm,102.794mm) on Top Overlay And Track (93.04mm,104.394mm)(93.904mm,104.394mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R19" (91.897mm,102.794mm) on Top Overlay And Track (95.25mm,104.191mm)(95.25mm,105.893mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3" (115.748mm,123.891mm) on Bottom Overlay And Track (115.062mm,125.491mm)(115.062mm,125.872mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.204mm < 0.254mm) Between Text "R3" (115.748mm,123.891mm) on Bottom Overlay And Track (115.062mm,125.872mm)(115.062mm,126.253mm) on Bottom Overlay Silk Text to Silk Clearance [0.204mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R3" (115.748mm,123.891mm) on Bottom Overlay And Track (115.57mm,124.983mm)(118.872mm,124.983mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "R31" (81.585mm,87.63mm) on Top Overlay And Track (81.915mm,89.549mm)(81.915mm,89.676mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "R31" (81.585mm,87.63mm) on Top Overlay And Track (81.915mm,89.549mm)(84.201mm,89.549mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.089mm < 0.254mm) Between Text "R33" (76.251mm,84.988mm) on Top Overlay And Track (75.819mm,86.792mm)(79.375mm,86.792mm) on Top Overlay Silk Text to Silk Clearance [0.089mm]
   Violation between Silk To Silk Clearance Constraint: (0.141mm < 0.254mm) Between Text "R33" (76.251mm,84.988mm) on Top Overlay And Track (79.375mm,86.792mm)(79.375mm,88.494mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R36" (129.972mm,110.677mm) on Top Overlay And Track (131.809mm,111.349mm)(131.809mm,111.799mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R36" (129.972mm,110.677mm) on Top Overlay And Track (131.809mm,111.349mm)(133.284mm,111.349mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :67

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:00