$comment
	File created using the following command:
		vcd file aula2.msim.vcd -direction
$end
$date
	Wed Feb 15 10:34:54 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula2_vhd_vec_tst $end
$var wire 1 ! Dado [7] $end
$var wire 1 " Dado [6] $end
$var wire 1 # Dado [5] $end
$var wire 1 $ Dado [4] $end
$var wire 1 % Dado [3] $end
$var wire 1 & Dado [2] $end
$var wire 1 ' Dado [1] $end
$var wire 1 ( Dado [0] $end
$var wire 1 ) Endereco [9] $end
$var wire 1 * Endereco [8] $end
$var wire 1 + Endereco [7] $end
$var wire 1 , Endereco [6] $end
$var wire 1 - Endereco [5] $end
$var wire 1 . Endereco [4] $end
$var wire 1 / Endereco [3] $end
$var wire 1 0 Endereco [2] $end
$var wire 1 1 Endereco [1] $end
$var wire 1 2 Endereco [0] $end

$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var wire 1 6 devoe $end
$var wire 1 7 devclrn $end
$var wire 1 8 devpor $end
$var wire 1 9 ww_devoe $end
$var wire 1 : ww_devclrn $end
$var wire 1 ; ww_devpor $end
$var wire 1 < ww_Endereco [9] $end
$var wire 1 = ww_Endereco [8] $end
$var wire 1 > ww_Endereco [7] $end
$var wire 1 ? ww_Endereco [6] $end
$var wire 1 @ ww_Endereco [5] $end
$var wire 1 A ww_Endereco [4] $end
$var wire 1 B ww_Endereco [3] $end
$var wire 1 C ww_Endereco [2] $end
$var wire 1 D ww_Endereco [1] $end
$var wire 1 E ww_Endereco [0] $end
$var wire 1 F ww_Dado [7] $end
$var wire 1 G ww_Dado [6] $end
$var wire 1 H ww_Dado [5] $end
$var wire 1 I ww_Dado [4] $end
$var wire 1 J ww_Dado [3] $end
$var wire 1 K ww_Dado [2] $end
$var wire 1 L ww_Dado [1] $end
$var wire 1 M ww_Dado [0] $end
$var wire 1 N \Dado[0]~output_o\ $end
$var wire 1 O \Dado[1]~output_o\ $end
$var wire 1 P \Dado[2]~output_o\ $end
$var wire 1 Q \Dado[3]~output_o\ $end
$var wire 1 R \Dado[4]~output_o\ $end
$var wire 1 S \Dado[5]~output_o\ $end
$var wire 1 T \Dado[6]~output_o\ $end
$var wire 1 U \Dado[7]~output_o\ $end
$var wire 1 V \Endereco[1]~input_o\ $end
$var wire 1 W \Endereco[7]~input_o\ $end
$var wire 1 X \Endereco[8]~input_o\ $end
$var wire 1 Y \Endereco[9]~input_o\ $end
$var wire 1 Z \Endereco[2]~input_o\ $end
$var wire 1 [ \Endereco[3]~input_o\ $end
$var wire 1 \ \Endereco[4]~input_o\ $end
$var wire 1 ] \Endereco[5]~input_o\ $end
$var wire 1 ^ \Endereco[6]~input_o\ $end
$var wire 1 _ \memROM~0_combout\ $end
$var wire 1 ` \memROM~1_combout\ $end
$var wire 1 a \memROM~2_combout\ $end
$var wire 1 b \Endereco[0]~input_o\ $end
$var wire 1 c \memROM~3_combout\ $end
$var wire 1 d \memROM~4_combout\ $end
$var wire 1 e \memROM~5_combout\ $end
$var wire 1 f \ALT_INV_Endereco[0]~input_o\ $end
$var wire 1 g \ALT_INV_Endereco[6]~input_o\ $end
$var wire 1 h \ALT_INV_Endereco[5]~input_o\ $end
$var wire 1 i \ALT_INV_Endereco[4]~input_o\ $end
$var wire 1 j \ALT_INV_Endereco[3]~input_o\ $end
$var wire 1 k \ALT_INV_Endereco[2]~input_o\ $end
$var wire 1 l \ALT_INV_Endereco[9]~input_o\ $end
$var wire 1 m \ALT_INV_Endereco[8]~input_o\ $end
$var wire 1 n \ALT_INV_Endereco[7]~input_o\ $end
$var wire 1 o \ALT_INV_Endereco[1]~input_o\ $end
$var wire 1 p \ALT_INV_memROM~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
03
14
x5
16
17
18
19
1:
1;
1N
0O
0P
0Q
0R
1S
1T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
1_
1`
0a
0b
0c
0d
1e
1f
1g
1h
1i
1j
1k
1l
1m
1n
1o
0p
0)
0*
0+
0,
0-
0.
0/
00
01
02
0!
1"
1#
0$
0%
0&
0'
1(
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
1G
1H
0I
0J
0K
0L
1M
$end
#100000
12
1E
1b
0f
#200000
02
11
0E
1D
1V
0b
1f
0o
0`
1a
1d
1R
1O
0N
1I
1L
0M
0(
1'
1$
#300000
12
1E
1b
0f
1c
0d
0R
1P
0I
1K
1&
0$
#400000
02
01
10
0E
0D
1C
1Z
0V
0b
1f
1o
0k
0_
1`
0a
0c
1p
0`
0e
0P
0O
1N
0K
0L
1M
1(
0'
0&
0S
0T
0N
0H
0G
0M
0(
0#
0"
#500000
12
1E
1b
0f
#600000
02
11
0E
1D
1V
0b
1f
0o
#700000
12
1E
1b
0f
#800000
02
01
00
1/
0E
0D
0C
1B
1[
0Z
0V
0b
1f
1o
1k
0j
#900000
12
1E
1b
0f
#1000000
