

================================================================
== Vitis HLS Report for 'max_pooling2d'
================================================================
* Date:           Sun Dec 24 00:40:17 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1608|     1608|  16.080 us|  16.080 us|  1608|  1608|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3  |     1606|     1606|         9|          2|          1|   800|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    760|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     68|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    218|    -|
|Register         |        -|    -|     499|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     499|   1110|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+----+---+----+-----+
    |        Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |mul_4ns_5ns_7_1_1_U76  |mul_4ns_5ns_7_1_1  |        0|   0|  0|  17|    0|
    |mul_4ns_5ns_7_1_1_U77  |mul_4ns_5ns_7_1_1  |        0|   0|  0|  17|    0|
    |mul_4ns_5ns_7_1_1_U78  |mul_4ns_5ns_7_1_1  |        0|   0|  0|  17|    0|
    |mul_4ns_5ns_7_1_1_U79  |mul_4ns_5ns_7_1_1  |        0|   0|  0|  17|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |Total                  |                   |        0|   0|  0|  68|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln11861_fu_311_p2             |         +|   0|  0|  12|           4|           2|
    |add_ln118_fu_571_p2               |         +|   0|  0|  17|          10|           1|
    |add_ln121_4_fu_721_p2             |         +|   0|  0|  14|           7|           1|
    |add_ln121_5_fu_594_p2             |         +|   0|  0|  16|           9|           1|
    |add_ln121_fu_409_p2               |         +|   0|  0|  12|           4|           2|
    |add_ln124_fu_589_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln133_12_fu_667_p2            |         +|   0|  0|  14|           7|           7|
    |add_ln133_13_fu_487_p2            |         +|   0|  0|  14|           7|           7|
    |add_ln133_14_fu_554_p2            |         +|   0|  0|  19|          12|          12|
    |add_ln133_15_fu_701_p2            |         +|   0|  0|  14|           7|           7|
    |add_ln133_16_fu_823_p2            |         +|   0|  0|  19|          12|          12|
    |add_ln133_17_fu_833_p2            |         +|   0|  0|  19|          12|          12|
    |add_ln133_fu_285_p2               |         +|   0|  0|  14|           7|           7|
    |add_ln140_fu_565_p2               |         +|   0|  0|  17|          10|          10|
    |mul2212_fu_279_p2                 |         +|   0|  0|  12|           5|           5|
    |mul2212_mid126_fu_377_p2          |         +|   0|  0|  12|           5|           5|
    |mul2212_mid1_fu_457_p2            |         +|   0|  0|  12|           5|           5|
    |tmp_fu_269_p2                     |         +|   0|  0|  12|           4|           4|
    |tmp_mid1_fu_447_p2                |         +|   0|  0|  12|           4|           4|
    |and_ln134_13_fu_805_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln134_14_fu_811_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln134_15_fu_909_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln134_16_fu_915_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln134_17_fu_1002_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln134_18_fu_1008_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln134_fu_643_p2               |       and|   0|  0|   2|           1|           1|
    |icmp_ln124_mid253_fu_403_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln118_fu_291_p2              |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln121_fu_297_p2              |      icmp|   0|  0|  11|           9|           8|
    |icmp_ln124_fu_397_p2              |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln134_27_fu_631_p2           |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_28_fu_769_p2           |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_29_fu_775_p2           |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_30_fu_787_p2           |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_31_fu_793_p2           |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_32_fu_873_p2           |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_33_fu_879_p2           |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_34_fu_891_p2           |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_35_fu_897_p2           |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_36_fu_966_p2           |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_37_fu_972_p2           |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_38_fu_984_p2           |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_39_fu_990_p2           |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_fu_625_p2              |      icmp|   0|  0|  11|           8|           2|
    |empty_41_fu_577_p2                |        or|   0|  0|   4|           4|           1|
    |or_ln121_4_fu_501_p2              |        or|   0|  0|   7|           7|           1|
    |or_ln121_fu_415_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln134_13_fu_781_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln134_14_fu_799_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln134_15_fu_885_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln134_16_fu_903_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln134_17_fu_978_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln134_18_fu_996_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln134_fu_637_p2                |        or|   0|  0|   2|           1|           1|
    |p_mid116_fu_672_p2                |        or|   0|  0|   4|           1|           4|
    |add_ln133_mid233_fu_383_p3        |    select|   0|  0|   7|           1|           7|
    |empty_43_fu_463_p3                |    select|   0|  0|   5|           1|           5|
    |ii_mid210_fu_303_p3               |    select|   0|  0|   4|           1|           1|
    |mul_ln121_mid2_fu_687_p3          |    select|   0|  0|   7|           1|           7|
    |output_r_d0                       |    select|   0|  0|  32|           1|          32|
    |p_mid213_fu_331_p3                |    select|   0|  0|   3|           1|           3|
    |p_mid215_fu_365_p3                |    select|   0|  0|   7|           1|           7|
    |p_shl_mid2_fu_351_p3              |    select|   0|  0|   5|           1|           5|
    |select_ln118_fu_583_p3            |    select|   0|  0|   4|           1|           4|
    |select_ln121_11_fu_471_p3         |    select|   0|  0|   5|           1|           5|
    |select_ln121_12_fu_493_p3         |    select|   0|  0|   7|           1|           7|
    |select_ln121_13_fu_706_p3         |    select|   0|  0|   7|           1|           7|
    |select_ln121_14_fu_515_p3         |    select|   0|  0|   4|           1|           4|
    |select_ln121_15_fu_600_p3         |    select|   0|  0|   8|           1|           1|
    |select_ln121_fu_421_p3            |    select|   0|  0|   6|           1|           1|
    |select_ln134_7_fu_817_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln134_8_fu_921_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln134_fu_649_p3            |    select|   0|  0|  32|           1|          32|
    |shl_ln133_4_mid245_v_v_fu_694_p3  |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_391_p2    |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 760|         428|         375|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                    |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_160_p4                 |   9|          2|    4|          8|
    |ap_phi_mux_ii_phi_fu_184_p4                |   9|          2|    4|          8|
    |ap_phi_mux_iii_phi_fu_195_p4               |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten54_phi_fu_148_p4  |   9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten_phi_fu_172_p4    |   9|          2|    9|         18|
    |grp_fu_202_p0                              |  14|          3|   32|         96|
    |grp_fu_202_p1                              |  14|          3|   32|         96|
    |grp_fu_208_p0                              |  14|          3|   32|         96|
    |grp_fu_208_p1                              |  14|          3|   32|         96|
    |i_reg_156                                  |   9|          2|    4|          8|
    |ii_reg_180                                 |   9|          2|    4|          8|
    |iii_reg_191                                |   9|          2|    6|         12|
    |indvar_flatten54_reg_144                   |   9|          2|   10|         20|
    |indvar_flatten_reg_168                     |   9|          2|    9|         18|
    |input_r_address0                           |  14|          3|   12|         36|
    |input_r_address1                           |  14|          3|   12|         36|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 218|         47|  221|        597|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |add_ln11861_reg_1042                      |   4|   0|    4|          0|
    |add_ln11861_reg_1042_pp0_iter1_reg        |   4|   0|    4|          0|
    |add_ln118_reg_1089                        |  10|   0|   10|          0|
    |add_ln124_reg_1111                        |   6|   0|    6|          0|
    |add_ln133_17_reg_1140                     |  12|   0|   12|          0|
    |add_ln140_reg_1084                        |  10|   0|   10|          0|
    |ap_CS_fsm                                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |empty_41_reg_1094                         |   3|   0|    4|          1|
    |i_reg_156                                 |   4|   0|    4|          0|
    |icmp_ln118_reg_1030                       |   1|   0|    1|          0|
    |icmp_ln121_reg_1034                       |   1|   0|    1|          0|
    |icmp_ln121_reg_1034_pp0_iter1_reg         |   1|   0|    1|          0|
    |icmp_ln124_mid253_reg_1048                |   1|   0|    1|          0|
    |icmp_ln124_mid253_reg_1048_pp0_iter1_reg  |   1|   0|    1|          0|
    |ii_reg_180                                |   4|   0|    4|          0|
    |iii_cast_reg_1068                         |   6|   0|   12|          6|
    |iii_cast_reg_1068_pp0_iter1_reg           |   6|   0|   12|          6|
    |iii_reg_191                               |   6|   0|    6|          0|
    |indvar_flatten54_reg_144                  |  10|   0|   10|          0|
    |indvar_flatten_reg_168                    |   9|   0|    9|          0|
    |input_load_7_reg_1104                     |  32|   0|   32|          0|
    |input_load_9_reg_1157                     |  32|   0|   32|          0|
    |reg_213                                   |  32|   0|   32|          0|
    |select_ln118_reg_1099                     |   4|   0|    4|          0|
    |select_ln121_14_reg_1063                  |   4|   0|    4|          0|
    |select_ln121_15_reg_1116                  |   9|   0|    9|          0|
    |select_ln121_reg_1053                     |   6|   0|    6|          0|
    |select_ln134_7_reg_1128                   |  32|   0|   32|          0|
    |select_ln134_8_reg_1145                   |  32|   0|   32|          0|
    |select_ln134_8_reg_1145_pp0_iter3_reg     |  32|   0|   32|          0|
    |select_ln134_reg_1121                     |  32|   0|   32|          0|
    |zext_ln121_1_reg_1025                     |   4|   0|    7|          3|
    |zext_ln121_1_reg_1025_pp0_iter1_reg       |   4|   0|    7|          3|
    |zext_ln121_4_reg_1058                     |   4|   0|    7|          3|
    |zext_ln121_4_reg_1058_pp0_iter1_reg       |   4|   0|    7|          3|
    |add_ln140_reg_1084                        |  64|  32|   10|          0|
    |icmp_ln118_reg_1030                       |  64|  32|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 499|  64|  407|         25|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1954_p_din0    |  out|   32|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1954_p_din1    |  out|   32|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1954_p_opcode  |  out|    5|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1954_p_dout0   |   in|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1954_p_ce      |  out|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1958_p_din0    |  out|   32|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1958_p_din1    |  out|   32|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1958_p_opcode  |  out|    5|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1958_p_dout0   |   in|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1958_p_ce      |  out|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|input_r_address0      |  out|   12|   ap_memory|        input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|        input_r|         array|
|input_r_q0            |   in|   32|   ap_memory|        input_r|         array|
|input_r_address1      |  out|   12|   ap_memory|        input_r|         array|
|input_r_ce1           |  out|    1|   ap_memory|        input_r|         array|
|input_r_q1            |   in|   32|   ap_memory|        input_r|         array|
|output_r_address0     |  out|   10|   ap_memory|       output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|       output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|       output_r|         array|
|output_r_d0           |  out|   32|   ap_memory|       output_r|         array|
+----------------------+-----+-----+------------+---------------+--------------+

