#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Oct 23 22:49:53 2022
# Process ID: 26352
# Current directory: D:/portfolio/FSM_LightStand/FSM_LightStand.runs/synth_1
# Command line: vivado.exe -log top_LightStand.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_LightStand.tcl
# Log file: D:/portfolio/FSM_LightStand/FSM_LightStand.runs/synth_1/top_LightStand.vds
# Journal file: D:/portfolio/FSM_LightStand/FSM_LightStand.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_LightStand.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1059.977 ; gain = 0.000
Command: synth_design -top top_LightStand -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10788
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1059.977 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_LightStand' [D:/portfolio/FSM_LightStand/FSM_LightStand.srcs/sources_1/imports/new/top_LightStand.v:3]
INFO: [Synth 8-6157] synthesizing module 'ClockDivider' [D:/portfolio/FSM_LightStand/FSM_LightStand.srcs/sources_1/imports/new/ClockDivider.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider' (1#1) [D:/portfolio/FSM_LightStand/FSM_LightStand.srcs/sources_1/imports/new/ClockDivider.v:3]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/portfolio/FSM_LightStand/FSM_LightStand.srcs/sources_1/imports/new/Counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (2#1) [D:/portfolio/FSM_LightStand/FSM_LightStand.srcs/sources_1/imports/new/Counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'Comparator' [D:/portfolio/FSM_LightStand/FSM_LightStand.srcs/sources_1/imports/new/Comparator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Comparator' (3#1) [D:/portfolio/FSM_LightStand/FSM_LightStand.srcs/sources_1/imports/new/Comparator.v:3]
INFO: [Synth 8-6157] synthesizing module 'ButtonController' [D:/portfolio/FSM_LightStand/FSM_LightStand.srcs/sources_1/imports/new/ButtonController.v:3]
	Parameter PUSHED bound to: 1'b1 
	Parameter RELEASED bound to: 1'b0 
	Parameter TRUE bound to: 1'b1 
	Parameter FALSE bound to: 1'b0 
	Parameter DEBOUNCE bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ButtonController' (4#1) [D:/portfolio/FSM_LightStand/FSM_LightStand.srcs/sources_1/imports/new/ButtonController.v:3]
INFO: [Synth 8-6157] synthesizing module 'FSM_LightState' [D:/portfolio/FSM_LightStand/FSM_LightStand.srcs/sources_1/imports/new/FSM_LightState.v:3]
	Parameter S_LED_Off bound to: 3'b000 
	Parameter S_LED_1 bound to: 3'b001 
	Parameter S_LED_2 bound to: 3'b010 
	Parameter S_LED_3 bound to: 3'b011 
	Parameter S_LED_4 bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [D:/portfolio/FSM_LightStand/FSM_LightStand.srcs/sources_1/imports/new/FSM_LightState.v:30]
INFO: [Synth 8-6155] done synthesizing module 'FSM_LightState' (5#1) [D:/portfolio/FSM_LightStand/FSM_LightStand.srcs/sources_1/imports/new/FSM_LightState.v:3]
INFO: [Synth 8-6157] synthesizing module 'Mux_5x1' [D:/portfolio/FSM_LightStand/FSM_LightStand.srcs/sources_1/imports/new/Mux_5x1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux_5x1' (6#1) [D:/portfolio/FSM_LightStand/FSM_LightStand.srcs/sources_1/imports/new/Mux_5x1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_LightStand' (7#1) [D:/portfolio/FSM_LightStand/FSM_LightStand.srcs/sources_1/imports/new/top_LightStand.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1106.898 ; gain = 46.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1106.898 ; gain = 46.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1106.898 ; gain = 46.922
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1106.898 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/portfolio/FSM_LightStand/FSM_LightStand.srcs/constrs_1/imports/source/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/portfolio/FSM_LightStand/FSM_LightStand.srcs/constrs_1/imports/source/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/portfolio/FSM_LightStand/FSM_LightStand.srcs/constrs_1/imports/source/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_LightStand_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_LightStand_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1217.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1217.680 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1217.680 ; gain = 157.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1217.680 ; gain = 157.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1217.680 ; gain = 157.703
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curState_reg' in module 'FSM_LightState'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [D:/portfolio/FSM_LightStand/FSM_LightStand.srcs/sources_1/imports/new/FSM_LightState.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextState_reg' [D:/portfolio/FSM_LightStand/FSM_LightStand.srcs/sources_1/imports/new/FSM_LightState.v:32]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               S_LED_Off |                            00001 |                              000
                 S_LED_1 |                            00010 |                              001
                 S_LED_2 |                            00100 |                              010
                 S_LED_3 |                            01000 |                              011
                 S_LED_4 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curState_reg' using encoding 'one-hot' in module 'FSM_LightState'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextState_reg' [D:/portfolio/FSM_LightStand/FSM_LightStand.srcs/sources_1/imports/new/FSM_LightState.v:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1217.680 ; gain = 157.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 13    
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1217.680 ; gain = 157.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1217.680 ; gain = 157.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1230.102 ; gain = 170.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1234.508 ; gain = 174.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1241.258 ; gain = 181.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1241.258 ; gain = 181.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1241.258 ; gain = 181.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1241.258 ; gain = 181.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1241.258 ; gain = 181.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1241.258 ; gain = 181.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    48|
|3     |LUT1   |     4|
|4     |LUT2   |     8|
|5     |LUT3   |    37|
|6     |LUT4   |    46|
|7     |LUT5   |    60|
|8     |LUT6   |    29|
|9     |FDCE   |   123|
|10    |FDPE   |     1|
|11    |LD     |     5|
|12    |IBUF   |     5|
|13    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1241.258 ; gain = 181.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1241.258 ; gain = 70.500
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1241.258 ; gain = 181.281
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1250.234 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1253.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 1253.207 ; gain = 193.230
INFO: [Common 17-1381] The checkpoint 'D:/portfolio/FSM_LightStand/FSM_LightStand.runs/synth_1/top_LightStand.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_LightStand_utilization_synth.rpt -pb top_LightStand_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 23 22:51:23 2022...
