module priority_encoder (input [7:0] data_in, output reg [2:0] priority_out);

// This is a verilog module for a priority encoder
// It takes an array of 8 bits data as input and outputs a 3-bit priority code
// A priority encoder gives a binary representation of the highest priority input bit
// This module uses a reg data type for sequential values and a reg type for priority_out

always @ (data_in) begin
    if (data_in[7] == 1) begin
        priority_out = 7;
    end else if (data_in[6] == 1) begin
        priority_out = 6;
    end else if (data_in[5] == 1) begin
        priority_out = 5;
    end else if (data_in[4] == 1) begin
        priority_out = 4;
    end else if (data_in[3] == 1) begin
        priority_out = 3;
    end else if (data_in[2] == 1) begin
        priority_out = 2;
    end else if (data_in[1] == 1) begin
        priority_out = 1;
    end else begin
        priority_out = 0;
    end
end

endmodule