{
  "module_name": "pcs-xpcs.h",
  "hash_id": "a7f31f0c5d72f3d70d6674099c0b240055f16b69f38496c9903bdd4a4a34da63",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/pcs/pcs-xpcs.h",
  "human_readable_source": " \n \n\n#define SYNOPSYS_XPCS_ID\t\t0x7996ced0\n#define SYNOPSYS_XPCS_MASK\t\t0xffffffff\n\n \n#define DW_VENDOR\t\t\tBIT(15)\n\n \n#define DW_USXGMII_RST\t\t\tBIT(10)\n#define DW_USXGMII_EN\t\t\tBIT(9)\n#define DW_VR_XS_PCS_DIG_CTRL1\t\t0x0000\n#define DW_VR_RST\t\t\tBIT(15)\n#define DW_EN_VSMMD1\t\t\tBIT(13)\n#define DW_CL37_BP\t\t\tBIT(12)\n#define DW_VR_XS_PCS_DIG_STS\t\t0x0010\n#define DW_RXFIFO_ERR\t\t\tGENMASK(6, 5)\n#define DW_PSEQ_ST\t\t\tGENMASK(4, 2)\n#define DW_PSEQ_ST_GOOD\t\t\tFIELD_PREP(GENMASK(4, 2), 0x4)\n\n \n#define DW_USXGMII_FULL\t\t\tBIT(8)\n#define DW_USXGMII_SS_MASK\t\t(BIT(13) | BIT(6) | BIT(5))\n#define DW_USXGMII_10000\t\t(BIT(13) | BIT(6))\n#define DW_USXGMII_5000\t\t\t(BIT(13) | BIT(5))\n#define DW_USXGMII_2500\t\t\t(BIT(5))\n#define DW_USXGMII_1000\t\t\t(BIT(6))\n#define DW_USXGMII_100\t\t\t(BIT(13))\n#define DW_USXGMII_10\t\t\t(0)\n\n \n#define DW_SR_AN_ADV1\t\t\t0x10\n#define DW_SR_AN_ADV2\t\t\t0x11\n#define DW_SR_AN_ADV3\t\t\t0x12\n\n \n \n#define DW_C73_PAUSE\t\t\tBIT(10)\n#define DW_C73_ASYM_PAUSE\t\tBIT(11)\n#define DW_C73_AN_ADV_SF\t\t0x1\n \n#define DW_C73_1000KX\t\t\tBIT(5)\n#define DW_C73_10000KX4\t\t\tBIT(6)\n#define DW_C73_10000KR\t\t\tBIT(7)\n \n#define DW_C73_2500KX\t\t\tBIT(0)\n#define DW_C73_5000KR\t\t\tBIT(1)\n\n \n \n#define DW_VR_MII_MMD_CTRL\t\t0x0000\n#define DW_VR_MII_DIG_CTRL1\t\t0x8000\n#define DW_VR_MII_AN_CTRL\t\t0x8001\n#define DW_VR_MII_AN_INTR_STS\t\t0x8002\n \n#define DW_VR_MII_DIG_CTRL1_2G5_EN\tBIT(2)\n \n#define DW_VR_MII_EEE_MCTRL0\t\t0x8006\n#define DW_VR_MII_EEE_MCTRL1\t\t0x800b\n#define DW_VR_MII_DIG_CTRL2\t\t0x80e1\n\n \n#define DW_VR_MII_DIG_CTRL1_MAC_AUTO_SW\t\tBIT(9)\n#define DW_VR_MII_DIG_CTRL1_PHY_MODE_CTRL\tBIT(0)\n\n \n#define DW_VR_MII_DIG_CTRL2_TX_POL_INV\t\tBIT(4)\n#define DW_VR_MII_DIG_CTRL2_RX_POL_INV\t\tBIT(0)\n\n \n#define DW_VR_MII_AN_CTRL_8BIT\t\t\tBIT(8)\n#define DW_VR_MII_AN_CTRL_TX_CONFIG_SHIFT\t3\n#define DW_VR_MII_TX_CONFIG_MASK\t\tBIT(3)\n#define DW_VR_MII_TX_CONFIG_PHY_SIDE_SGMII\t0x1\n#define DW_VR_MII_TX_CONFIG_MAC_SIDE_SGMII\t0x0\n#define DW_VR_MII_AN_CTRL_PCS_MODE_SHIFT\t1\n#define DW_VR_MII_PCS_MODE_MASK\t\t\tGENMASK(2, 1)\n#define DW_VR_MII_PCS_MODE_C37_1000BASEX\t0x0\n#define DW_VR_MII_PCS_MODE_C37_SGMII\t\t0x2\n#define DW_VR_MII_AN_INTR_EN\t\t\tBIT(0)\n\n \n#define DW_VR_MII_AN_STS_C37_ANCMPLT_INTR\tBIT(0)\n#define DW_VR_MII_AN_STS_C37_ANSGM_FD\t\tBIT(1)\n#define DW_VR_MII_AN_STS_C37_ANSGM_SP_SHIFT\t2\n#define DW_VR_MII_AN_STS_C37_ANSGM_SP\t\tGENMASK(3, 2)\n#define DW_VR_MII_C37_ANSGM_SP_10\t\t0x0\n#define DW_VR_MII_C37_ANSGM_SP_100\t\t0x1\n#define DW_VR_MII_C37_ANSGM_SP_1000\t\t0x2\n#define DW_VR_MII_C37_ANSGM_SP_LNKSTS\t\tBIT(4)\n\n \n#define AN_CL37_EN\t\t\tBIT(12)\t \n#define SGMII_SPEED_SS13\t\tBIT(13)\t \n#define SGMII_SPEED_SS6\t\t\tBIT(6)\t \n\n \n#define DW_HALF_DUPLEX\t\t\tBIT(6)\n#define DW_FULL_DUPLEX\t\t\tBIT(5)\n\n \n#define DW_VR_MII_EEE_LTX_EN\t\t\tBIT(0)   \n#define DW_VR_MII_EEE_LRX_EN\t\t\tBIT(1)   \n#define DW_VR_MII_EEE_TX_QUIET_EN\t\tBIT(2)   \n#define DW_VR_MII_EEE_RX_QUIET_EN\t\tBIT(3)   \n#define DW_VR_MII_EEE_TX_EN_CTRL\t\tBIT(4)   \n#define DW_VR_MII_EEE_RX_EN_CTRL\t\tBIT(7)   \n\n#define DW_VR_MII_EEE_MULT_FACT_100NS_SHIFT\t8\n#define DW_VR_MII_EEE_MULT_FACT_100NS\t\tGENMASK(11, 8)\n\n \n#define DW_VR_MII_EEE_TRN_LPI\t\tBIT(0)\t \n\nint xpcs_read(struct dw_xpcs *xpcs, int dev, u32 reg);\nint xpcs_write(struct dw_xpcs *xpcs, int dev, u32 reg, u16 val);\nint xpcs_read_vpcs(struct dw_xpcs *xpcs, int reg);\nint xpcs_write_vpcs(struct dw_xpcs *xpcs, int reg, u16 val);\nint nxp_sja1105_sgmii_pma_config(struct dw_xpcs *xpcs);\nint nxp_sja1110_sgmii_pma_config(struct dw_xpcs *xpcs);\nint nxp_sja1110_2500basex_pma_config(struct dw_xpcs *xpcs);\nint txgbe_xpcs_switch_mode(struct dw_xpcs *xpcs, phy_interface_t interface);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}