// Seed: 3227869521
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1[(-1)] == 1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  wire id_5 = ~1;
  wire id_6;
  wire id_7;
endmodule
module module_2 (
    input supply0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output tri id_3,
    output tri1 id_4,
    input tri0 id_5,
    output tri1 id_6,
    output tri1 id_7,
    output supply1 id_8,
    input supply1 id_9,
    output tri0 id_10,
    output wire id_11,
    input tri id_12 id_14
);
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_15
  );
  tri id_16;
  assign id_8  = {id_14, -1, $realtime, id_1 & 1'h0, 1 & id_9, 1 & id_2, $realtime};
  assign id_10 = id_16;
endmodule
