TimeQuest Timing Analyzer report for DE0_NANO
Thu Feb 23 15:41:35 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 24. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 26. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 27. Slow 1200mV 85C Model Removal: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Removal: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Metastability Summary
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Setup: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 39. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 41. Slow 1200mV 0C Model Hold: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Hold: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Recovery: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Recovery: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 47. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 50. Slow 1200mV 0C Model Removal: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Removal: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Metastability Summary
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Setup: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 61. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 63. Fast 1200mV 0C Model Hold: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 64. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 65. Fast 1200mV 0C Model Hold: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 66. Fast 1200mV 0C Model Recovery: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 67. Fast 1200mV 0C Model Recovery: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 68. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 69. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 70. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 71. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 72. Fast 1200mV 0C Model Removal: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Removal: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 74. Fast 1200mV 0C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Signal Integrity Metrics (Slow 1200mv 0c Model)
 79. Signal Integrity Metrics (Slow 1200mv 85c Model)
 80. Signal Integrity Metrics (Fast 1200mv 0c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths Summary
 88. Clock Status Summary
 89. Unconstrained Input Ports
 90. Unconstrained Output Ports
 91. Unconstrained Input Ports
 92. Unconstrained Output Ports
 93. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE0_NANO                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.21        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; SDC File List                                                                                 ;
+-----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                             ; Status ; Read at                  ;
+-----------------------------------------------------------+--------+--------------------------+
; unsaved/synthesis/submodules/altera_reset_controller.sdc  ; OK     ; Thu Feb 23 15:41:30 2017 ;
; unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.sdc ; OK     ; Thu Feb 23 15:41:30 2017 ;
; DE0_NANO.sdc                                              ; OK     ; Thu Feb 23 15:41:30 2017 ;
+-----------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; Clock Name                                                                         ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                               ; Targets                                                                                ;
+------------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; altera_reserved_tck                                                                ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                                                      ; { altera_reserved_tck }                                                                ;
; CLOCK_50                                                                           ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                                                      ; { CLOCK_50 }                                                                           ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]      ; { u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] }      ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]      ; Generated ; 10.000  ; 100.0 MHz ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]      ; { u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1] }      ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 30.303  ; 33.0 MHz  ; 0.000  ; 15.151 ; 50.00      ; 50        ; 33          ;        ;        ;           ;            ; false    ; CLOCK_50 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 30.303  ; 33.0 MHz  ; 10.101 ; 25.252 ; 50.00      ; 50        ; 33          ; 120.0  ;        ;           ;            ; false    ; CLOCK_50 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                       ;
+------------+-----------------+------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                         ; Note ;
+------------+-----------------+------------------------------------------------------------------------------------+------+
; 64.15 MHz  ; 64.15 MHz       ; altera_reserved_tck                                                                ;      ;
; 101.92 MHz ; 101.92 MHz      ; CLOCK_50                                                                           ;      ;
; 124.38 MHz ; 124.38 MHz      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 189.29 MHz ; 189.29 MHz      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;      ;
+------------+-----------------+------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                         ;
+------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                              ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -7.173 ; -289.603      ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; -5.530 ; -242.735      ;
; CLOCK_50                                                                           ; 5.745  ; 0.000         ;
; altera_reserved_tck                                                                ; 42.206 ; 0.000         ;
+------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                         ;
+------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                              ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                           ; 0.229 ; 0.000         ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.301 ; 0.000         ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.343 ; 0.000         ;
; altera_reserved_tck                                                                ; 0.345 ; 0.000         ;
+------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                      ;
+------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                              ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.617 ; -349.854      ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; -2.422 ; -4.844        ;
; CLOCK_50                                                                           ; 7.273  ; 0.000         ;
; altera_reserved_tck                                                                ; 47.504 ; 0.000         ;
+------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                      ;
+------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                              ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                                ; 0.885 ; 0.000         ;
; CLOCK_50                                                                           ; 0.888 ; 0.000         ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.174 ; 0.000         ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 1.211 ; 0.000         ;
+------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                           ;
+------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                              ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 4.744  ; 0.000         ;
; CLOCK_50                                                                           ; 9.483  ; 0.000         ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.899 ; 0.000         ;
; altera_reserved_tck                                                                ; 49.489 ; 0.000         ;
+------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                          ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                   ; Launch Clock ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; -7.173 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.236      ;
; -7.168 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.231      ;
; -7.167 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.230      ;
; -7.166 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.229      ;
; -7.121 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.184      ;
; -7.116 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.179      ;
; -7.110 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.173      ;
; -7.109 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.172      ;
; -7.108 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.171      ;
; -7.108 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.171      ;
; -7.105 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.168      ;
; -7.103 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.166      ;
; -7.102 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.140      ;
; -7.102 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.140      ;
; -7.102 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.140      ;
; -7.102 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.165      ;
; -7.101 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.139      ;
; -7.101 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.164      ;
; -7.099 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.137      ;
; -7.099 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.137      ;
; -7.099 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.499     ; 6.161      ;
; -7.097 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.135      ;
; -7.094 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.132      ;
; -7.094 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.499     ; 6.156      ;
; -7.093 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.499     ; 6.155      ;
; -7.092 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.499     ; 6.154      ;
; -7.056 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.119      ;
; -7.055 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.118      ;
; -7.051 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.114      ;
; -7.050 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.113      ;
; -7.049 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.112      ;
; -7.048 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.111      ;
; -7.047 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.499     ; 6.109      ;
; -7.045 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.108      ;
; -7.044 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.107      ;
; -7.043 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.106      ;
; -7.042 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.499     ; 6.104      ;
; -7.040 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.103      ;
; -7.037 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.075      ;
; -7.037 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.075      ;
; -7.037 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.075      ;
; -7.036 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.499     ; 6.098      ;
; -7.036 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.074      ;
; -7.035 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.499     ; 6.097      ;
; -7.034 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.499     ; 6.096      ;
; -7.034 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.072      ;
; -7.034 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.072      ;
; -7.032 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.070      ;
; -7.031 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.499     ; 6.093      ;
; -7.029 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.067      ;
; -7.028 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 6.065      ;
; -7.028 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 6.065      ;
; -7.028 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 6.065      ;
; -7.027 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 6.064      ;
; -7.025 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 6.062      ;
; -7.025 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 6.062      ;
; -7.023 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 6.060      ;
; -7.020 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.524     ; 6.057      ;
; -7.019 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.501     ; 6.079      ;
; -7.014 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.501     ; 6.074      ;
; -7.008 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.501     ; 6.068      ;
; -7.007 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.501     ; 6.067      ;
; -7.006 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.501     ; 6.066      ;
; -7.005 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[6] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.499     ; 6.067      ;
; -7.003 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.066      ;
; -7.003 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.501     ; 6.063      ;
; -7.000 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 6.058      ;
; -7.000 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[6] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.499     ; 6.062      ;
; -7.000 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.526     ; 6.035      ;
; -7.000 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.526     ; 6.035      ;
; -7.000 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.526     ; 6.035      ;
; -6.999 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[6] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.499     ; 6.061      ;
; -6.999 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.526     ; 6.034      ;
; -6.998 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[6] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.499     ; 6.060      ;
; -6.998 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.061      ;
; -6.997 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.526     ; 6.032      ;
; -6.997 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.526     ; 6.032      ;
; -6.995 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 6.053      ;
; -6.995 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.526     ; 6.030      ;
; -6.994 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 6.052      ;
; -6.993 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.503     ; 6.051      ;
; -6.992 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.055      ;
; -6.992 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.526     ; 6.027      ;
; -6.991 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.054      ;
; -6.990 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.053      ;
; -6.987 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.498     ; 6.050      ;
; -6.984 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.022      ;
; -6.984 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.022      ;
; -6.984 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.022      ;
; -6.983 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.021      ;
; -6.981 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.019      ;
; -6.981 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.019      ;
; -6.980 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY2[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.501     ; 6.040      ;
; -6.979 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.017      ;
; -6.976 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.523     ; 6.014      ;
; -6.975 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY2[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.501     ; 6.035      ;
; -6.969 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY2[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.501     ; 6.029      ;
; -6.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY2[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.501     ; 6.028      ;
; -6.967 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY2[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.501     ; 6.027      ;
; -6.966 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.501     ; 6.026      ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                                                                 ; Launch Clock                                                                       ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -5.530 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.842      ;
; -5.528 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.840      ;
; -5.507 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 4.813      ;
; -5.503 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.815      ;
; -5.501 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.813      ;
; -5.480 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 4.786      ;
; -5.439 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 4.745      ;
; -5.430 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.742      ;
; -5.429 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.741      ;
; -5.423 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.735      ;
; -5.423 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.735      ;
; -5.421 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.733      ;
; -5.420 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.732      ;
; -5.396 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.708      ;
; -5.396 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.708      ;
; -5.395 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.707      ;
; -5.394 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 4.700      ;
; -5.394 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.706      ;
; -5.393 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.705      ;
; -5.393 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.705      ;
; -5.385 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.697      ;
; -5.384 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.696      ;
; -5.372 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 4.678      ;
; -5.342 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.654      ;
; -5.341 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.653      ;
; -5.341 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.653      ;
; -5.341 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.653      ;
; -5.322 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 4.628      ;
; -5.313 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.625      ;
; -5.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.624      ;
; -5.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.624      ;
; -5.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.623      ;
; -5.309 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.621      ;
; -5.297 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.609      ;
; -5.296 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.608      ;
; -5.296 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.608      ;
; -5.296 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.608      ;
; -5.288 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.600      ;
; -5.288 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.600      ;
; -5.286 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.598      ;
; -5.285 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.597      ;
; -5.285 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.597      ;
; -5.284 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.596      ;
; -5.282 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.594      ;
; -5.264 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.576      ;
; -5.262 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.574      ;
; -5.247 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.559      ;
; -5.245 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.557      ;
; -5.241 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[14] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.859     ; 4.551      ;
; -5.241 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 4.547      ;
; -5.236 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.548      ;
; -5.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.545      ;
; -5.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.545      ;
; -5.225 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.537      ;
; -5.224 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 4.530      ;
; -5.224 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.536      ;
; -5.224 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.536      ;
; -5.224 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.536      ;
; -5.208 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 4.514      ;
; -5.199 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.511      ;
; -5.198 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.510      ;
; -5.191 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.503      ;
; -5.188 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.500      ;
; -5.188 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.500      ;
; -5.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.539     ; 4.816      ;
; -5.177 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.489      ;
; -5.176 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.488      ;
; -5.174 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.486      ;
; -5.159 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 4.465      ;
; -5.159 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.539     ; 4.789      ;
; -5.157 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.469      ;
; -5.157 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.469      ;
; -5.155 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.467      ;
; -5.154 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.466      ;
; -5.150 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.462      ;
; -5.150 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.462      ;
; -5.149 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.461      ;
; -5.147 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.459      ;
; -5.146 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.458      ;
; -5.146 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.458      ;
; -5.140 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.452      ;
; -5.140 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.452      ;
; -5.138 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.450      ;
; -5.137 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.449      ;
; -5.123 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.435      ;
; -5.120 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.432      ;
; -5.120 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.539     ; 4.750      ;
; -5.119 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.431      ;
; -5.119 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.431      ;
; -5.119 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.431      ;
; -5.116 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.428      ;
; -5.116 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.428      ;
; -5.112 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[21]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.863     ; 4.418      ;
; -5.111 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.423      ;
; -5.110 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.422      ;
; -5.110 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.422      ;
; -5.110 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.422      ;
; -5.103 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[21]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.415      ;
; -5.102 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[21]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.857     ; 4.414      ;
; -5.075 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.539     ; 4.705      ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.745 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.418      ;
; 5.745 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.418      ;
; 5.745 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.418      ;
; 5.745 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.418      ;
; 5.745 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.418      ;
; 5.745 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.418      ;
; 5.755 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.410      ;
; 5.755 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.410      ;
; 5.755 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.410      ;
; 5.755 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.410      ;
; 5.755 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.410      ;
; 5.755 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.410      ;
; 5.801 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.362      ;
; 5.801 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.362      ;
; 5.801 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.362      ;
; 5.801 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.362      ;
; 5.801 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.362      ;
; 5.801 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.362      ;
; 5.876 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.287      ;
; 5.886 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.279      ;
; 5.909 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.256      ;
; 5.909 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.256      ;
; 5.909 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.256      ;
; 5.909 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.256      ;
; 5.909 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.256      ;
; 5.909 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.256      ;
; 5.923 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 4.583      ;
; 5.925 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 4.581      ;
; 5.927 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 4.579      ;
; 5.932 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.231      ;
; 5.933 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.513      ; 4.575      ;
; 5.935 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.513      ; 4.573      ;
; 5.937 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.513      ; 4.571      ;
; 5.979 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 4.527      ;
; 5.981 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 4.525      ;
; 5.983 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 4.523      ;
; 6.016 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.149      ;
; 6.016 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.149      ;
; 6.016 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.149      ;
; 6.016 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.149      ;
; 6.016 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.149      ;
; 6.016 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.149      ;
; 6.040 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.125      ;
; 6.063 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.102      ;
; 6.063 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.102      ;
; 6.063 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.102      ;
; 6.063 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.102      ;
; 6.063 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.102      ;
; 6.063 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.102      ;
; 6.084 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[35] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.079      ;
; 6.084 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[35] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.079      ;
; 6.084 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[35] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.079      ;
; 6.084 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[35] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.079      ;
; 6.084 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[35] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.079      ;
; 6.084 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[35] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.079      ;
; 6.087 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.513      ; 4.421      ;
; 6.089 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.513      ; 4.419      ;
; 6.091 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.513      ; 4.417      ;
; 6.119 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.044      ;
; 6.119 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.044      ;
; 6.119 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.044      ;
; 6.119 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.044      ;
; 6.119 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.044      ;
; 6.119 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 4.044      ;
; 6.147 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 4.018      ;
; 6.170 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[33] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 3.993      ;
; 6.170 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[33] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 3.993      ;
; 6.170 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[33] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 3.993      ;
; 6.170 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[33] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 3.993      ;
; 6.170 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[33] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 3.993      ;
; 6.170 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[33] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 3.993      ;
; 6.185 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 3.978      ;
; 6.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.971      ;
; 6.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.513      ; 4.314      ;
; 6.195 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.970      ;
; 6.196 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.488      ; 4.320      ;
; 6.196 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.488      ; 4.320      ;
; 6.196 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.513      ; 4.312      ;
; 6.197 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.492      ; 4.323      ;
; 6.198 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.513      ; 4.310      ;
; 6.206 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.490      ; 4.312      ;
; 6.206 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.490      ; 4.312      ;
; 6.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.494      ; 4.315      ;
; 6.215 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[35] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 3.948      ;
; 6.241 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.513      ; 4.267      ;
; 6.241 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 3.922      ;
; 6.243 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.513      ; 4.265      ;
; 6.245 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.513      ; 4.263      ;
; 6.250 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 3.913      ;
; 6.252 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.488      ; 4.264      ;
; 6.252 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.488      ; 4.264      ;
; 6.253 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 4.253      ;
; 6.253 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.492      ; 4.267      ;
; 6.255 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.551      ; 4.291      ;
; 6.255 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.551      ; 4.291      ;
; 6.255 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.551      ; 4.291      ;
; 6.255 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 4.251      ;
; 6.255 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.551      ; 4.291      ;
; 6.255 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.551      ; 4.291      ;
; 6.255 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.551      ; 4.291      ;
+-------+------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 7.976      ;
; 42.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 7.414      ;
; 42.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 7.269      ;
; 43.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 7.140      ;
; 43.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 6.689      ;
; 43.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 6.236      ;
; 44.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 5.417      ;
; 44.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 5.316      ;
; 44.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 5.249      ;
; 44.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 5.215      ;
; 45.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 4.999      ;
; 45.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 4.866      ;
; 45.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 4.731      ;
; 45.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 4.603      ;
; 45.678 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 4.507      ;
; 45.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 4.468      ;
; 45.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 4.403      ;
; 45.921 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 4.254      ;
; 46.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 4.113      ;
; 46.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 3.855      ;
; 46.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 3.795      ;
; 46.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 3.727      ;
; 46.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 3.525      ;
; 46.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 3.437      ;
; 47.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 3.100      ;
; 47.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.996      ;
; 47.221 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 2.958      ;
; 47.543 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[0]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 2.648      ;
; 47.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 2.603      ;
; 47.684 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 2.512      ;
; 47.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 2.256      ;
; 48.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 2.171      ;
; 48.131 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.051      ;
; 48.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 1.848      ;
; 49.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 1.130      ;
; 49.341 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 0.849      ;
; 92.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.045      ;
; 93.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.890      ;
; 93.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.885      ;
; 93.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.652      ;
; 93.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.646      ;
; 93.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.491      ;
; 93.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.490      ;
; 93.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.488      ;
; 93.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.487      ;
; 93.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.487      ;
; 93.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.483      ;
; 93.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.482      ;
; 93.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.482      ;
; 93.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.480      ;
; 93.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.479      ;
; 93.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.480      ;
; 93.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.477      ;
; 93.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.477      ;
; 93.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.478      ;
; 93.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.478      ;
; 93.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.474      ;
; 93.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.476      ;
; 93.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.473      ;
; 93.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.474      ;
; 93.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.471      ;
; 93.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.470      ;
; 93.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.468      ;
; 93.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.463      ;
; 93.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.461      ;
; 93.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.458      ;
; 93.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.483      ;
; 93.458 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.446      ;
; 93.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.325      ;
; 93.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.324      ;
; 93.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.323      ;
; 93.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.323      ;
; 93.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.322      ;
; 93.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.318      ;
; 93.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.314      ;
; 93.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.312      ;
; 93.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.311      ;
; 93.606 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 6.338      ;
; 93.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.328      ;
; 93.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.323      ;
; 93.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 6.234      ;
; 93.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.215      ;
; 93.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.214      ;
; 93.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.212      ;
; 93.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.204      ;
; 93.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.203      ;
; 93.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.188      ;
; 93.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.188      ;
; 93.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.185      ;
; 93.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.187      ;
; 93.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.184      ;
; 93.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.179      ;
; 93.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.179      ;
; 93.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.176      ;
; 93.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.176      ;
; 93.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.209      ;
; 93.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.177      ;
; 93.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.177      ;
; 93.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.174      ;
; 93.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.171      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a81~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.797      ;
; 0.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.826      ;
; 0.286 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.855      ;
; 0.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][153]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a153~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.864      ;
; 0.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.862      ;
; 0.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][156]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a153~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.866      ;
; 0.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.863      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.867      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a81~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.869      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.869      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.871      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a81~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.867      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.870      ;
; 0.298 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                       ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.867      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.867      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][127]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a126~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.867      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][108]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.869      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a81~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.872      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.872      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.869      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][144]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.872      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.870      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.875      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][154]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a153~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.876      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][155]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a153~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.876      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.873      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.873      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.876      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][150]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.876      ;
; 0.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.874      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.874      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.874      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.877      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a81~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.879      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.879      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][152]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.879      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.877      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.877      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.881      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][145]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.880      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.879      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][140]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a135~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.881      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.892      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.883      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][126]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a126~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.887      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.884      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.885      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.885      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.889      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.882      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.891      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a81~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.888      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][84]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a81~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.891      ;
; 0.319 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                       ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.888      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.889      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.893      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][118]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a117~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.896      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.894      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][86]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a81~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.895      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][134]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a126~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.900      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.897      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][112]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.898      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][114]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.898      ;
; 0.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][106]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a99~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.898      ;
; 0.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][79]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.899      ;
; 0.330 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|D_iw[29]                                                                                                                                              ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 0.906      ;
; 0.332 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.903      ;
; 0.332 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.904      ;
; 0.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][113]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.902      ;
; 0.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][147]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.903      ;
; 0.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.903      ;
; 0.334 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                        ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.898      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.903      ;
; 0.335 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|writedata[11]                                                               ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.906      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a45~porta_address_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.922      ;
; 0.342 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.914      ;
; 0.343 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|D_iw[25]                                                                                                                                              ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.916      ;
; 0.344 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                       ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.913      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.383      ; 0.915      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][157]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a153~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.908      ;
; 0.346 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 0.623      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][100]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a99~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.916      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][103]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a99~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.916      ;
; 0.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][119]                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a117~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.923      ;
; 0.349 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                        ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.913      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2                                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                     ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.301 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[8]                                                                                                                                                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0     ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.869      ;
; 0.304 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[3]                                                                                                                                                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.873      ;
; 0.306 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[9]                                                                                                                                                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0     ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.874      ;
; 0.314 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[2]                                                                                                                                                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.882      ;
; 0.316 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[0]                                                                                                                                                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.885      ;
; 0.316 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[1]                                                                                                                                                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.884      ;
; 0.323 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.890      ;
; 0.325 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.890      ;
; 0.326 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.891      ;
; 0.337 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.902      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.904      ;
; 0.345 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.909      ;
; 0.350 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.917      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Write                                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Write                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|WR_MASK[0]                                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|WR_MASK[0]                                                                                                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.924      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|RD_MASK[1]                                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|RD_MASK[1]                                                                                                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.926      ;
; 0.361 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.368 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.933      ;
; 0.370 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.589      ;
; 0.372 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[9]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[1]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[12]                                                                                                                                                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[11]                                                                                                                                                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CAS_N                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|CAS_N                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[1]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|CS_N                                                                                                                                                                 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CKE                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|CKE                                                                                                                                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|BA[1]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[22]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                                             ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[8]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[7]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[6]                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[3]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[3]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[5]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[5]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[4]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[2]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[23]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[18]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[6]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[6]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[14]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.380 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                                 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.599      ;
; 0.382 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.947      ;
; 0.385 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.605      ;
; 0.389 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.608      ;
; 0.391 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.610      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                       ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.343 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                                               ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|wait_dly                                                                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|wait_dly                                                                                                                                                                                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.592      ;
; 0.371 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.590      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.386 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.604      ;
; 0.398 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.617      ;
; 0.403 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.622      ;
; 0.404 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 0.909      ;
; 0.407 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.626      ;
; 0.473 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.692      ;
; 0.489 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[3]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.724      ;
; 0.501 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.720      ;
; 0.502 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.735      ;
; 0.505 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[4]                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[4]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.738      ;
; 0.525 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[6]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.734      ;
; 0.528 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[5]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.737      ;
; 0.528 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.745      ;
; 0.541 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[0]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.750      ;
; 0.546 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.765      ;
; 0.549 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[4]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.758      ;
; 0.553 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.787      ;
; 0.553 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.788      ;
; 0.554 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.788      ;
; 0.555 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.789      ;
; 0.557 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.791      ;
; 0.557 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.791      ;
; 0.557 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.791      ;
; 0.559 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.777      ;
; 0.559 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.793      ;
; 0.559 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.793      ;
; 0.560 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.778      ;
; 0.571 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.573 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.807      ;
; 0.577 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.811      ;
; 0.578 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.812      ;
; 0.585 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.819      ;
; 0.586 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.820      ;
; 0.586 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.820      ;
; 0.587 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.821      ;
; 0.592 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.811      ;
; 0.617 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.836      ;
; 0.632 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mhd                                                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oHD                                                                                                                                                      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.866      ;
; 0.654 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.327      ; 1.168      ;
; 0.659 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.876      ;
; 0.662 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 1.177      ;
; 0.663 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.874      ;
; 0.664 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[2]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.873      ;
; 0.673 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.266      ;
; 0.675 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.268      ;
; 0.685 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.904      ;
; 0.688 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.907      ;
; 0.691 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.909      ;
; 0.699 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 1.204      ;
; 0.706 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.917      ;
; 0.706 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.940      ;
; 0.708 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.942      ;
; 0.711 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.945      ;
; 0.714 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.932      ;
; 0.726 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[7]                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[7]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.593      ;
; 0.726 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[2]                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[2]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.593      ;
; 0.726 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.593      ;
; 0.727 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6]                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[6]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.594      ;
; 0.727 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.594      ;
; 0.744 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[4]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[4]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.952      ;
; 0.750 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[7]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.314     ; 0.593      ;
; 0.750 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[1]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.314     ; 0.593      ;
; 0.752 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[6]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.314     ; 0.595      ;
; 0.757 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.032     ; 0.912      ;
; 0.758 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.032     ; 0.913      ;
; 0.762 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.032     ; 0.917      ;
; 0.798 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.016      ;
; 0.799 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[10]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.033      ;
; 0.801 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[10]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[10]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.035      ;
; 0.801 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.012      ;
; 0.805 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[0]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.039      ;
; 0.806 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.040      ;
; 0.806 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.040      ;
; 0.821 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.032      ;
; 0.822 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                                      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.035      ;
; 0.829 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.063      ;
; 0.831 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.698      ;
; 0.831 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.065      ;
; 0.831 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.065      ;
; 0.831 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.065      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a27~portb_address_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.846      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                  ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                    ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.593      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_254|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_254|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_298|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_298|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_269|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_269|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_162|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_162|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[1]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_381|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_381|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_375|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_375|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_366|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_366|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_316|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_316|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_310|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_310|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_301|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_301|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_280|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_280|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_236|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_236|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_186|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_186|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_70|dffs[1]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_70|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[1]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_49|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_414|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_414|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                         ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                         ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                         ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_491|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_491|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_482|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_482|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_476|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_476|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_446|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_446|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_443|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_443|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                  ; Launch Clock                                                                       ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.617 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.114     ; 3.064      ;
; -4.617 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.114     ; 3.064      ;
; -4.211 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[14]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.113     ; 2.659      ;
; -4.211 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.110     ; 2.662      ;
; -4.211 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.110     ; 2.662      ;
; -4.211 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.110     ; 2.662      ;
; -4.211 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.110     ; 2.662      ;
; -4.211 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.110     ; 2.662      ;
; -4.211 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.110     ; 2.662      ;
; -4.211 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[21]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.110     ; 2.662      ;
; -4.211 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[22]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.110     ; 2.662      ;
; -4.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.114     ; 2.657      ;
; -4.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.114     ; 2.657      ;
; -4.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.114     ; 2.657      ;
; -4.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.110     ; 2.661      ;
; -4.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.110     ; 2.661      ;
; -4.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[12]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.108     ; 2.663      ;
; -4.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.110     ; 2.661      ;
; -4.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[16]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.109     ; 2.662      ;
; -4.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[17]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.112     ; 2.659      ;
; -4.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[18]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.112     ; 2.659      ;
; -4.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[19]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.112     ; 2.659      ;
; -4.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[20]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.112     ; 2.659      ;
; -4.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[21]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.112     ; 2.659      ;
; -4.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[22]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.112     ; 2.659      ;
; -4.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[23]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.112     ; 2.659      ;
; -4.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[1]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.099     ; 2.672      ;
; -4.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[6]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.099     ; 2.672      ;
; -4.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[7]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.099     ; 2.672      ;
; -4.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[2]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.100     ; 2.671      ;
; -4.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[6]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.100     ; 2.671      ;
; -4.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[7]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.100     ; 2.671      ;
; -4.209 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[13]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.108     ; 2.662      ;
; -4.209 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[15]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.108     ; 2.662      ;
; -4.209 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.109     ; 2.661      ;
; -4.199 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.118     ; 2.642      ;
; -4.199 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.118     ; 2.642      ;
; -4.199 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.118     ; 2.642      ;
; -4.199 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.118     ; 2.642      ;
; -4.199 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.118     ; 2.642      ;
; -4.199 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.118     ; 2.642      ;
; -3.858 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[0]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.747     ; 2.672      ;
; -3.858 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[2]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.747     ; 2.672      ;
; -3.858 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[4]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.748     ; 2.671      ;
; -3.858 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[5]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.747     ; 2.672      ;
; -3.858 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[4]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.748     ; 2.671      ;
; -3.858 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[5]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.752     ; 2.667      ;
; -3.858 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[4]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.747     ; 2.672      ;
; -3.858 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[6]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.747     ; 2.672      ;
; -3.848 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|wait_dly                                                                                                                                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.765     ; 2.644      ;
; -3.848 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.765     ; 2.644      ;
; -3.848 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oVD                                                                                                                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.761     ; 2.648      ;
; -3.848 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[1]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.757     ; 2.652      ;
; -3.848 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[7]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.757     ; 2.652      ;
; -3.842 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.752     ; 2.651      ;
; -3.841 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[0]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.756     ; 2.646      ;
; -3.841 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[3]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.756     ; 2.646      ;
; -3.840 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[1]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.755     ; 2.646      ;
; -3.835 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[23]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.662      ;
; -3.834 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[3]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.723     ; 2.672      ;
; -3.834 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[3]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.742     ; 2.653      ;
; -3.834 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[5]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.742     ; 2.653      ;
; -3.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.748     ; 2.646      ;
; -3.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.748     ; 2.646      ;
; -3.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.748     ; 2.646      ;
; -3.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.748     ; 2.646      ;
; -3.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.748     ; 2.646      ;
; -3.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.748     ; 2.646      ;
; -3.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.748     ; 2.646      ;
; -3.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[10]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.748     ; 2.646      ;
; -3.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.748     ; 2.646      ;
; -3.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.748     ; 2.646      ;
; -3.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.748     ; 2.646      ;
; -3.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mhd                                                                                                                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.748     ; 2.646      ;
; -3.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oHD                                                                                                                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.747     ; 2.647      ;
; -3.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[0]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.742     ; 2.652      ;
; -3.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[2]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.742     ; 2.652      ;
; -3.819 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[0]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.732     ; 2.648      ;
; -3.819 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.732     ; 2.648      ;
; -3.819 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.732     ; 2.648      ;
; -3.819 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.732     ; 2.648      ;
; -3.819 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.732     ; 2.648      ;
; -3.819 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.732     ; 2.648      ;
; -3.819 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.732     ; 2.648      ;
; -3.819 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.732     ; 2.648      ;
; -3.819 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.732     ; 2.648      ;
; -3.819 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.732     ; 2.648      ;
; 26.957 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.204      ; 3.479      ;
; 26.957 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.204      ; 3.479      ;
; 26.957 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.204      ; 3.479      ;
; 26.957 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.204      ; 3.479      ;
; 26.957 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.204      ; 3.479      ;
; 26.957 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.204      ; 3.479      ;
; 26.957 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.204      ; 3.479      ;
; 26.957 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.204      ; 3.479      ;
; 26.969 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.195      ; 3.458      ;
; 26.969 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.195      ; 3.458      ;
; 26.969 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.195      ; 3.458      ;
; 26.969 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.195      ; 3.458      ;
; 26.980 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.195      ; 3.447      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                       ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -2.422 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.854     ; 1.737      ;
; -2.422 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.854     ; 1.737      ;
; 4.131  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.268      ;
; 4.131  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.268      ;
; 4.570  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.285     ; 3.024      ;
; 4.570  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.285     ; 3.024      ;
; 4.570  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.285     ; 3.024      ;
; 4.570  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.285     ; 3.024      ;
; 4.570  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.285     ; 3.024      ;
; 4.570  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.285     ; 3.024      ;
; 4.570  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.285     ; 3.024      ;
; 4.570  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.285     ; 3.024      ;
; 4.570  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.285     ; 3.024      ;
; 4.570  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.285     ; 3.024      ;
; 4.570  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.285     ; 3.024      ;
; 4.570  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.285     ; 3.024      ;
; 4.570  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.285     ; 3.024      ;
; 4.570  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.285     ; 3.024      ;
; 4.570  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.285     ; 3.024      ;
; 4.570  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.285     ; 3.024      ;
; 4.630  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.282     ; 3.066      ;
; 4.724  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[0]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 2.673      ;
; 4.724  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[1]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 2.673      ;
; 4.724  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[2]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 2.673      ;
; 4.724  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[3]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 2.673      ;
; 4.724  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[4]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 2.673      ;
; 4.724  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[5]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 2.673      ;
; 4.724  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[6]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 2.673      ;
; 4.724  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[7]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 2.673      ;
; 4.724  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[8]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 2.673      ;
; 4.724  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[9]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 2.673      ;
; 4.724  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[10]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 2.673      ;
; 4.724  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[11]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 2.673      ;
; 4.724  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[12]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 2.673      ;
; 4.724  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[13]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 2.673      ;
; 4.724  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[14]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 2.673      ;
; 4.724  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[15]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 2.673      ;
; 4.734  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[16]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.660      ;
; 4.734  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[11]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.660      ;
; 4.734  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[10]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.660      ;
; 4.734  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[1]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.660      ;
; 4.734  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[9]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.660      ;
; 4.734  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[2]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.660      ;
; 4.734  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[3]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.660      ;
; 4.734  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[4]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.660      ;
; 4.734  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[5]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.660      ;
; 4.734  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[6]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.660      ;
; 4.734  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[7]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.660      ;
; 4.734  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[8]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.660      ;
; 4.734  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[11]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.660      ;
; 4.735  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.659      ;
; 4.735  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mLENGTH[7]                                                                                                                                                           ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.547     ; 2.663      ;
; 4.735  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[10]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.659      ;
; 4.735  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[1]                                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.659      ;
; 4.735  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.659      ;
; 4.735  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[4]                                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.659      ;
; 4.735  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[5]                                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.659      ;
; 4.735  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[9]                                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.659      ;
; 4.735  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[7]                                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.659      ;
; 4.735  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[8]                                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.659      ;
; 4.735  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.547     ; 2.663      ;
; 4.735  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.659      ;
; 4.735  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[2]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.659      ;
; 4.735  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.659      ;
; 4.735  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[4]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.659      ;
; 4.735  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[5]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.547     ; 2.663      ;
; 4.735  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.659      ;
; 4.735  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[7]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.547     ; 2.663      ;
; 4.735  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.547     ; 2.663      ;
; 4.735  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.659      ;
; 4.737  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mLENGTH[1]                                                                                                                                                           ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 2.664      ;
; 4.737  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.540     ; 2.668      ;
; 4.737  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.540     ; 2.668      ;
; 4.737  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.540     ; 2.668      ;
; 4.737  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.540     ; 2.668      ;
; 4.737  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.540     ; 2.668      ;
; 4.737  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.540     ; 2.668      ;
; 4.737  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.540     ; 2.668      ;
; 4.737  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[5]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 2.662      ;
; 4.737  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[6]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 2.662      ;
; 4.737  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[8]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 2.662      ;
; 4.737  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[9]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 2.662      ;
; 4.737  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.540     ; 2.668      ;
; 4.737  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.540     ; 2.668      ;
; 4.737  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 2.664      ;
; 4.737  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[1]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 2.662      ;
; 4.737  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 2.662      ;
; 4.738  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[10]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 2.663      ;
; 4.738  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 2.663      ;
; 4.738  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 2.663      ;
; 4.738  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 2.663      ;
; 4.738  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.544     ; 2.663      ;
; 4.738  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.550     ; 2.657      ;
; 4.738  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.656      ;
; 4.738  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[19]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.656      ;
; 4.738  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[13]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.656      ;
; 4.738  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[12]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.656      ;
; 4.738  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[12]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.656      ;
; 4.738  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[13]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.656      ;
; 4.738  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[14]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.551     ; 2.656      ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.273  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.055     ; 2.667      ;
; 7.273  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.055     ; 2.667      ;
; 15.982 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.234      ; 4.181      ;
; 15.982 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.234      ; 4.181      ;
; 15.982 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.234      ; 4.181      ;
; 15.982 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.234      ; 4.181      ;
; 15.982 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.234      ; 4.181      ;
; 15.982 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.234      ; 4.181      ;
; 15.982 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.234      ; 4.181      ;
; 15.982 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.234      ; 4.181      ;
; 16.066 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[0]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.865      ;
; 16.066 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[1]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.865      ;
; 16.066 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[2]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.865      ;
; 16.066 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[3]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.865      ;
; 16.066 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[4]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.865      ;
; 16.066 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[5]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.865      ;
; 16.066 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[6]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.865      ;
; 16.066 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[7]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.865      ;
; 16.066 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[8]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.865      ;
; 16.066 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[9]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.865      ;
; 16.066 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[10]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.865      ;
; 16.066 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[11]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.865      ;
; 16.066 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[12]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.865      ;
; 16.066 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[13]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.865      ;
; 16.078 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[14]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.865      ;
; 16.078 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[15]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.865      ;
; 16.078 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[16]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.865      ;
; 16.078 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[17]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.865      ;
; 16.078 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[18]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.865      ;
; 16.078 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[19]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.865      ;
; 16.078 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[20]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.865      ;
; 16.078 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[21]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.865      ;
; 16.078 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[22]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.865      ;
; 16.078 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[23]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.865      ;
; 16.078 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[24]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.865      ;
; 16.078 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[25]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.865      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|D_iw[16]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.808      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|D_iw[20]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.808      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|D_iw[21]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.808      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|D_iw[22]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.808      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.807      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.807      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.807      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.807      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.810      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.813      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.813      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.813      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.813      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.813      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|timeout_occurred                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.810      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|control_register[1]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.810      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_is_running                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.810      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|control_register[0]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.810      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|control_register[3]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.810      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|control_register[2]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.810      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[1]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.807      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[3]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.807      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[9]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.807      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[11]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.807      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[13]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.807      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[0]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.809      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[1]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.807      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[3]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.807      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[5]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.809      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[9]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.807      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[11]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.807      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[12]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.809      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[13]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.807      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[14]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.809      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[15]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.809      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[31]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.809      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[23]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.810      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[30]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.809      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[29]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.809      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[28]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 3.809      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[11]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.813      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[27]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.813      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[10]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.813      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[26]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.813      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[9]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.813      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[25]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.813      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[8]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.813      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[24]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.813      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[22]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.810      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[21]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.810      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[20]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.810      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[3]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.812      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[19]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.812      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[2]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.812      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[18]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.812      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[1]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.812      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[17]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.812      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[0]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.812      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[16]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.812      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.813      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.808      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.808      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.808      ;
; 16.127 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|readdata[0]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.810      ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 2.692      ;
; 47.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 2.692      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.195      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.197      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.197      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.197      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.197      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.196      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.196      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.197      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_414|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.195      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_251|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.198      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.198      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.198      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_251|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_252|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_254|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_254|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_254|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_255|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_257|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.198      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_257|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.198      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_258|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.198      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_260|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.198      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_260|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.198      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_260|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.198      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_261|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.198      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_414|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.195      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_415|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.195      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_417|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.195      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_417|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.195      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_417|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.195      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_418|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.195      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.197      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.197      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.197      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.197      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.197      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[160]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[159]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.194      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.192      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.192      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.192      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.192      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.197      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.197      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.197      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.197      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.197      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.197      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.197      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.197      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.197      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.195      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.195      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.195      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.195      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.195      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.195      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.195      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.195      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.195      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.195      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.195      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.195      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.195      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.195      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.195      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.196      ;
; 96.728 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.196      ;
; 96.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.195      ;
; 96.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.199      ;
; 96.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_242|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.199      ;
; 96.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_242|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.199      ;
; 96.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_243|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.199      ;
; 96.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_245|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.199      ;
; 96.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_245|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.199      ;
; 96.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_245|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.199      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.103      ;
; 0.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.103      ;
; 0.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.103      ;
; 1.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.465      ;
; 1.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.465      ;
; 1.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.465      ;
; 1.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.465      ;
; 1.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.505      ;
; 1.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.505      ;
; 1.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.505      ;
; 1.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.525      ;
; 1.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.525      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.700      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.700      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.700      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.700      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.700      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.700      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.700      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.700      ;
; 1.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.700      ;
; 1.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.760      ;
; 1.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.760      ;
; 1.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.169      ;
; 1.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.169      ;
; 1.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.169      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.179      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.179      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.179      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.179      ;
; 1.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.179      ;
; 2.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.247      ;
; 2.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.247      ;
; 2.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.247      ;
; 2.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.247      ;
; 2.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.247      ;
; 2.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.247      ;
; 2.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.247      ;
; 2.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.247      ;
; 2.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.247      ;
; 2.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.247      ;
; 2.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.247      ;
; 2.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.247      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.245      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.245      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.245      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.245      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.245      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.245      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.245      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.245      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.245      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.245      ;
; 2.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.229      ;
; 2.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.264      ;
; 2.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.264      ;
; 2.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.264      ;
; 2.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.264      ;
; 2.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.264      ;
; 2.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.264      ;
; 2.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.260      ;
; 2.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.260      ;
; 2.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.280      ;
; 2.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.280      ;
; 2.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.280      ;
; 2.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.280      ;
; 2.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.280      ;
; 2.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.280      ;
; 2.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.280      ;
; 2.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.280      ;
; 2.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.280      ;
; 2.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.280      ;
; 2.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.280      ;
; 2.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.280      ;
; 2.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.280      ;
; 2.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.280      ;
; 2.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.528      ;
; 2.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.528      ;
; 2.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.528      ;
; 2.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.832      ;
; 2.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.832      ;
; 2.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.832      ;
; 2.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.832      ;
; 2.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.832      ;
; 2.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.832      ;
; 2.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.832      ;
; 2.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.832      ;
; 2.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.832      ;
; 2.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.832      ;
; 2.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.832      ;
; 2.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.832      ;
; 2.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.832      ;
; 2.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.832      ;
; 2.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.961      ;
; 2.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.962      ;
; 2.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.962      ;
; 2.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.964      ;
; 2.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.964      ;
; 2.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.964      ;
; 2.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.964      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.888 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.108      ;
; 0.888 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.108      ;
; 0.888 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.108      ;
; 0.888 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.108      ;
; 0.888 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.108      ;
; 0.888 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.108      ;
; 0.888 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.108      ;
; 0.888 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.108      ;
; 0.888 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.108      ;
; 0.888 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.108      ;
; 0.888 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.108      ;
; 0.888 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.108      ;
; 0.888 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.108      ;
; 0.888 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.108      ;
; 0.890 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 1.507      ;
; 0.890 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 1.507      ;
; 0.890 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 1.507      ;
; 0.890 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 1.507      ;
; 0.890 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 1.507      ;
; 0.890 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 1.507      ;
; 0.890 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 1.507      ;
; 0.890 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 1.507      ;
; 0.932 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 1.507      ;
; 0.932 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 1.507      ;
; 0.932 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 1.507      ;
; 0.932 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 1.507      ;
; 0.932 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 1.507      ;
; 0.932 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 1.507      ;
; 0.932 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 1.507      ;
; 1.251 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.472      ;
; 1.251 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.472      ;
; 1.251 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.472      ;
; 1.251 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.472      ;
; 1.251 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.472      ;
; 1.251 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.472      ;
; 1.251 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.472      ;
; 1.558 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.775      ;
; 1.558 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.775      ;
; 1.558 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.775      ;
; 1.558 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.775      ;
; 1.558 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.775      ;
; 1.558 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.775      ;
; 1.558 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.775      ;
; 1.558 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.775      ;
; 1.558 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.775      ;
; 1.558 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.775      ;
; 1.558 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.775      ;
; 1.558 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.775      ;
; 1.558 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.775      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.126     ; 2.466      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.126     ; 2.466      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.126     ; 2.466      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.126     ; 2.466      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.126     ; 2.466      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.129     ; 2.463      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.129     ; 2.463      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.129     ; 2.463      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.129     ; 2.463      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.129     ; 2.463      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.129     ; 2.463      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.129     ; 2.463      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.126     ; 2.466      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.126     ; 2.466      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.126     ; 2.466      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.126     ; 2.466      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.126     ; 2.466      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.126     ; 2.466      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.126     ; 2.466      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.126     ; 2.466      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.126     ; 2.466      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.126     ; 2.466      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.126     ; 2.466      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[5]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.126     ; 2.466      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[6]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.126     ; 2.466      ;
; 2.435 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[7]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.126     ; 2.466      ;
; 2.436 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.133     ; 2.460      ;
; 2.436 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.133     ; 2.460      ;
; 2.436 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.133     ; 2.460      ;
; 2.436 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.133     ; 2.460      ;
; 2.436 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.133     ; 2.460      ;
; 2.436 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.133     ; 2.460      ;
; 2.436 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.133     ; 2.460      ;
; 2.436 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.133     ; 2.460      ;
; 2.436 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.133     ; 2.460      ;
; 2.436 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.133     ; 2.460      ;
; 2.436 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.133     ; 2.460      ;
; 2.436 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.133     ; 2.460      ;
; 2.436 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.133     ; 2.460      ;
; 2.436 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.133     ; 2.460      ;
; 2.436 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.133     ; 2.460      ;
; 2.436 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.133     ; 2.460      ;
; 2.436 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.127     ; 2.466      ;
; 2.436 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.127     ; 2.466      ;
; 2.436 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.127     ; 2.466      ;
; 2.436 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.127     ; 2.466      ;
; 2.444 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_pix[0]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.132     ; 2.469      ;
; 2.444 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_pix[16]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.132     ; 2.469      ;
; 2.444 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_pix[17]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.132     ; 2.469      ;
; 2.444 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_pix[18]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.132     ; 2.469      ;
; 2.444 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_pix[19]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.132     ; 2.469      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                       ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.174 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.392      ;
; 1.174 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.392      ;
; 1.504 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.749      ;
; 1.504 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.749      ;
; 1.602 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.214      ;
; 1.602 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.214      ;
; 1.602 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.214      ;
; 1.602 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.214      ;
; 1.602 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.214      ;
; 1.681 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.929      ;
; 1.681 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.929      ;
; 1.771 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.393      ;
; 1.771 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.393      ;
; 1.771 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.393      ;
; 1.771 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.393      ;
; 1.771 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.393      ;
; 1.771 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 2.393      ;
; 1.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 1.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 1.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 1.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 1.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 1.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 1.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 1.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 1.968 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.035 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 2.617      ;
; 2.035 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 2.617      ;
; 2.035 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 2.617      ;
; 2.035 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 2.617      ;
; 2.035 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 2.617      ;
; 2.125 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.373      ;
; 2.137 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.393      ;
; 2.137 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.393      ;
; 2.147 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.395      ;
; 2.147 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.395      ;
; 2.147 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.395      ;
; 2.147 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.395      ;
; 2.147 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.395      ;
; 2.147 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.395      ;
; 2.147 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.395      ;
; 2.147 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.395      ;
; 2.147 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[8]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.395      ;
; 2.147 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.395      ;
; 2.147 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.395      ;
; 2.147 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.395      ;
; 2.147 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[4]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.395      ;
; 2.147 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.395      ;
; 2.147 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.395      ;
; 2.147 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.395      ;
; 2.348 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.356      ; 2.891      ;
; 2.384 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 2.896      ;
; 2.384 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 2.896      ;
; 2.384 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 2.896      ;
; 2.384 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 2.896      ;
; 2.639 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 3.183      ;
; 2.642 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 3.176      ;
; 2.649 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 3.183      ;
; 2.675 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 3.188      ;
; 2.675 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 3.188      ;
; 2.675 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 3.188      ;
; 2.675 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 3.188      ;
; 2.675 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 3.188      ;
; 2.675 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 3.188      ;
; 2.675 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 3.188      ;
; 2.675 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 3.188      ;
; 2.678 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 3.181      ;
; 2.678 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 3.181      ;
; 2.678 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 3.181      ;
; 2.678 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 3.181      ;
; 2.678 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 3.181      ;
; 2.678 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 3.181      ;
; 2.678 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 3.181      ;
; 2.678 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 3.181      ;
; 2.685 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 3.188      ;
; 2.685 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 3.188      ;
; 2.685 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 3.188      ;
; 2.685 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 3.188      ;
; 3.413 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[0]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.200     ; 2.459      ;
; 3.413 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.200     ; 2.459      ;
; 3.413 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.200     ; 2.459      ;
; 3.413 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.200     ; 2.459      ;
; 3.413 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.200     ; 2.459      ;
; 3.413 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.200     ; 2.459      ;
; 3.413 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.200     ; 2.459      ;
; 3.413 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.200     ; 2.459      ;
; 3.413 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.200     ; 2.459      ;
; 3.413 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.200     ; 2.459      ;
; 3.423 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[3]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.190     ; 2.479      ;
; 3.426 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[23]                                                                                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.201     ; 2.471      ;
; 3.429 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.216     ; 2.459      ;
; 3.429 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.216     ; 2.459      ;
; 3.429 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.216     ; 2.459      ;
; 3.429 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.216     ; 2.459      ;
; 3.429 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.216     ; 2.459      ;
; 3.429 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.216     ; 2.459      ;
; 3.429 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.216     ; 2.459      ;
; 3.429 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[10]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.216     ; 2.459      ;
; 3.429 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.216     ; 2.459      ;
; 3.429 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.216     ; 2.459      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                       ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 1.211 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.768      ;
; 1.211 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.768      ;
; 1.211 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.768      ;
; 1.304 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.530      ;
; 1.304 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.530      ;
; 1.304 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.530      ;
; 1.307 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.027     ; 1.588      ;
; 1.307 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.027     ; 1.588      ;
; 1.336 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.563      ;
; 1.336 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.563      ;
; 1.336 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.563      ;
; 1.336 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.563      ;
; 1.546 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.768      ;
; 1.546 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.768      ;
; 1.546 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.768      ;
; 1.546 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.768      ;
; 1.546 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.768      ;
; 1.546 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.768      ;
; 1.552 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.782      ;
; 1.552 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.782      ;
; 1.552 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.782      ;
; 1.552 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.782      ;
; 1.552 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.782      ;
; 1.552 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.782      ;
; 1.552 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.782      ;
; 1.552 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.782      ;
; 1.552 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.782      ;
; 1.552 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.782      ;
; 1.552 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.782      ;
; 1.552 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.782      ;
; 1.552 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.782      ;
; 1.569 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.791      ;
; 1.569 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.791      ;
; 1.569 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.791      ;
; 1.569 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.791      ;
; 1.569 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.791      ;
; 1.569 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[3]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.791      ;
; 1.569 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.791      ;
; 1.569 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.791      ;
; 1.569 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.791      ;
; 1.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.981      ;
; 1.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.981      ;
; 1.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.981      ;
; 1.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.981      ;
; 1.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.981      ;
; 1.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.981      ;
; 1.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.981      ;
; 1.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.981      ;
; 1.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.981      ;
; 1.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.981      ;
; 1.776 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.009      ;
; 1.776 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.009      ;
; 1.776 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.009      ;
; 1.776 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.009      ;
; 1.776 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.009      ;
; 1.776 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.009      ;
; 1.776 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.009      ;
; 1.776 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.009      ;
; 1.776 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.009      ;
; 1.776 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.009      ;
; 1.829 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.058      ;
; 1.829 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.058      ;
; 1.829 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.058      ;
; 1.829 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.058      ;
; 1.829 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.058      ;
; 1.883 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.112      ;
; 1.883 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.112      ;
; 1.883 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.112      ;
; 1.883 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.112      ;
; 1.883 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.112      ;
; 1.883 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.112      ;
; 1.883 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.112      ;
; 1.883 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.112      ;
; 1.883 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.112      ;
; 1.883 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.112      ;
; 1.883 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.112      ;
; 1.883 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.112      ;
; 1.883 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.112      ;
; 1.883 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.112      ;
; 3.895 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[9]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.680     ; 2.472      ;
; 3.895 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.675     ; 2.477      ;
; 3.895 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.675     ; 2.477      ;
; 3.895 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.675     ; 2.477      ;
; 3.895 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.675     ; 2.477      ;
; 3.895 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.675     ; 2.477      ;
; 3.915 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.714     ; 2.458      ;
; 3.920 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.704     ; 2.473      ;
; 3.920 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.704     ; 2.473      ;
; 3.920 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.704     ; 2.473      ;
; 3.920 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.704     ; 2.473      ;
; 3.920 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.704     ; 2.473      ;
; 4.251 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.050     ; 2.458      ;
; 4.251 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.050     ; 2.458      ;
; 4.251 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.050     ; 2.458      ;
; 4.251 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_initial                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.050     ; 2.458      ;
; 4.259 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.045     ; 2.471      ;
; 4.259 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.045     ; 2.471      ;
; 4.259 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.045     ; 2.471      ;
; 4.259 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.046     ; 2.470      ;
; 4.259 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.046     ; 2.470      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 282
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.840
Worst Case Available Settling Time: 7.647 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                        ;
+------------+-----------------+------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                         ; Note ;
+------------+-----------------+------------------------------------------------------------------------------------+------+
; 72.01 MHz  ; 72.01 MHz       ; altera_reserved_tck                                                                ;      ;
; 113.69 MHz ; 113.69 MHz      ; CLOCK_50                                                                           ;      ;
; 137.29 MHz ; 137.29 MHz      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 211.42 MHz ; 211.42 MHz      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ;      ;
+------------+-----------------+------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                          ;
+------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                              ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -6.279 ; -253.457      ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; -4.858 ; -213.682      ;
; CLOCK_50                                                                           ; 6.207  ; 0.000         ;
; altera_reserved_tck                                                                ; 43.057 ; 0.000         ;
+------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                          ;
+------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                              ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                           ; 0.230 ; 0.000         ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.293 ; 0.000         ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.298 ; 0.000         ;
; altera_reserved_tck                                                                ; 0.311 ; 0.000         ;
+------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                       ;
+------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                              ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.063 ; -306.054      ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; -2.127 ; -4.254        ;
; CLOCK_50                                                                           ; 7.570  ; 0.000         ;
; altera_reserved_tck                                                                ; 47.821 ; 0.000         ;
+------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                       ;
+------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                              ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                                ; 0.789 ; 0.000         ;
; CLOCK_50                                                                           ; 0.799 ; 0.000         ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.053 ; 0.000         ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 1.117 ; 0.000         ;
+------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                            ;
+------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                              ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 4.742  ; 0.000         ;
; CLOCK_50                                                                           ; 9.485  ; 0.000         ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.891 ; 0.000         ;
; altera_reserved_tck                                                                ; 49.441 ; 0.000         ;
+------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                   ; Launch Clock ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; -6.279 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.539      ;
; -6.276 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.536      ;
; -6.274 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.534      ;
; -6.272 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.532      ;
; -6.244 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.504      ;
; -6.243 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.503      ;
; -6.237 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.497      ;
; -6.235 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.495      ;
; -6.234 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.494      ;
; -6.232 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.492      ;
; -6.228 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.325     ; 5.464      ;
; -6.228 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.325     ; 5.464      ;
; -6.228 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.325     ; 5.464      ;
; -6.227 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.325     ; 5.463      ;
; -6.226 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.325     ; 5.462      ;
; -6.225 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.325     ; 5.461      ;
; -6.225 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.485      ;
; -6.224 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.325     ; 5.460      ;
; -6.224 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.325     ; 5.460      ;
; -6.222 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.482      ;
; -6.221 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.303     ; 5.479      ;
; -6.220 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.480      ;
; -6.218 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.303     ; 5.476      ;
; -6.218 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.478      ;
; -6.216 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.303     ; 5.474      ;
; -6.214 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.303     ; 5.472      ;
; -6.190 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.450      ;
; -6.189 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.449      ;
; -6.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.303     ; 5.444      ;
; -6.185 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.303     ; 5.443      ;
; -6.183 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.443      ;
; -6.181 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.441      ;
; -6.180 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.440      ;
; -6.179 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.303     ; 5.437      ;
; -6.178 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.438      ;
; -6.177 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.303     ; 5.435      ;
; -6.176 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.436      ;
; -6.176 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.303     ; 5.434      ;
; -6.174 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.303     ; 5.432      ;
; -6.174 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.325     ; 5.410      ;
; -6.174 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.325     ; 5.410      ;
; -6.174 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.325     ; 5.410      ;
; -6.173 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.433      ;
; -6.173 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.325     ; 5.409      ;
; -6.172 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.325     ; 5.408      ;
; -6.171 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.431      ;
; -6.171 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.325     ; 5.407      ;
; -6.170 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.327     ; 5.404      ;
; -6.170 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.327     ; 5.404      ;
; -6.170 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.327     ; 5.404      ;
; -6.170 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.325     ; 5.406      ;
; -6.170 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.325     ; 5.406      ;
; -6.169 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.429      ;
; -6.169 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.327     ; 5.403      ;
; -6.168 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.327     ; 5.402      ;
; -6.167 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.307     ; 5.421      ;
; -6.167 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.327     ; 5.401      ;
; -6.166 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.327     ; 5.400      ;
; -6.166 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.327     ; 5.400      ;
; -6.164 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.307     ; 5.418      ;
; -6.162 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.307     ; 5.416      ;
; -6.160 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX4[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.307     ; 5.414      ;
; -6.148 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.304     ; 5.405      ;
; -6.147 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.304     ; 5.404      ;
; -6.145 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[6] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.303     ; 5.403      ;
; -6.142 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[6] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.303     ; 5.400      ;
; -6.142 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY2[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.304     ; 5.399      ;
; -6.141 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.401      ;
; -6.141 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.304     ; 5.398      ;
; -6.141 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY2[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.304     ; 5.398      ;
; -6.140 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[6] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.303     ; 5.398      ;
; -6.140 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.400      ;
; -6.139 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.304     ; 5.396      ;
; -6.138 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[6] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.303     ; 5.396      ;
; -6.138 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.304     ; 5.395      ;
; -6.136 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.304     ; 5.393      ;
; -6.135 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY2[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.304     ; 5.392      ;
; -6.134 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.394      ;
; -6.133 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY2[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.304     ; 5.390      ;
; -6.132 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.392      ;
; -6.132 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 5.365      ;
; -6.132 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 5.365      ;
; -6.132 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 5.365      ;
; -6.132 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY2[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.304     ; 5.389      ;
; -6.131 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.391      ;
; -6.131 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 5.364      ;
; -6.130 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 5.363      ;
; -6.130 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY2[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.304     ; 5.387      ;
; -6.129 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.301     ; 5.389      ;
; -6.129 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 5.362      ;
; -6.128 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 5.361      ;
; -6.128 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 5.361      ;
; -6.126 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY2[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 5.359      ;
; -6.126 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY2[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 5.359      ;
; -6.126 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY2[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 5.359      ;
; -6.125 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.325     ; 5.361      ;
; -6.125 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.325     ; 5.361      ;
; -6.125 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.325     ; 5.361      ;
; -6.125 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY2[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.328     ; 5.358      ;
; -6.124 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.325     ; 5.360      ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                                                                 ; Launch Clock                                                                       ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -4.858 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.279      ;
; -4.857 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.278      ;
; -4.851 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.753     ; 4.267      ;
; -4.850 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.753     ; 4.266      ;
; -4.841 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.262      ;
; -4.840 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.261      ;
; -4.833 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.753     ; 4.249      ;
; -4.832 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.253      ;
; -4.831 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.252      ;
; -4.824 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.753     ; 4.240      ;
; -4.806 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.227      ;
; -4.805 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.226      ;
; -4.772 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.193      ;
; -4.770 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.191      ;
; -4.768 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.189      ;
; -4.767 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.188      ;
; -4.766 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.187      ;
; -4.765 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.186      ;
; -4.758 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.753     ; 4.174      ;
; -4.755 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.176      ;
; -4.754 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.175      ;
; -4.753 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.174      ;
; -4.753 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.174      ;
; -4.753 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.174      ;
; -4.753 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.174      ;
; -4.751 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.172      ;
; -4.750 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.171      ;
; -4.743 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.753     ; 4.159      ;
; -4.728 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.149      ;
; -4.727 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.148      ;
; -4.727 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.148      ;
; -4.727 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.148      ;
; -4.725 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.146      ;
; -4.724 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.145      ;
; -4.680 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.101      ;
; -4.678 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.099      ;
; -4.676 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.097      ;
; -4.675 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.096      ;
; -4.669 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.091      ;
; -4.669 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[14] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.749     ; 4.089      ;
; -4.668 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.090      ;
; -4.666 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.088      ;
; -4.660 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.082      ;
; -4.657 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.079      ;
; -4.657 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.079      ;
; -4.654 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.753     ; 4.070      ;
; -4.652 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.074      ;
; -4.651 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.073      ;
; -4.649 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.071      ;
; -4.647 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.068      ;
; -4.646 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.067      ;
; -4.646 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.067      ;
; -4.646 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.067      ;
; -4.643 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.753     ; 4.059      ;
; -4.636 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.057      ;
; -4.635 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.056      ;
; -4.634 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.056      ;
; -4.631 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.053      ;
; -4.631 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 4.053      ;
; -4.625 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.046      ;
; -4.624 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.045      ;
; -4.623 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.044      ;
; -4.622 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.043      ;
; -4.617 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.753     ; 4.033      ;
; -4.611 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.753     ; 4.027      ;
; -4.593 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.014      ;
; -4.592 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 4.013      ;
; -4.579 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[21]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.753     ; 3.995      ;
; -4.577 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 3.999      ;
; -4.576 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 3.998      ;
; -4.574 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 3.996      ;
; -4.568 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.465     ; 4.272      ;
; -4.567 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.465     ; 4.271      ;
; -4.561 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[21]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 3.982      ;
; -4.560 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[21]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 3.981      ;
; -4.558 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 3.979      ;
; -4.557 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 3.978      ;
; -4.557 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 3.978      ;
; -4.557 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 3.978      ;
; -4.553 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 3.975      ;
; -4.550 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 3.972      ;
; -4.550 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 3.972      ;
; -4.550 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.465     ; 4.254      ;
; -4.547 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 3.968      ;
; -4.546 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 3.967      ;
; -4.546 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 3.967      ;
; -4.546 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 3.967      ;
; -4.541 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.465     ; 4.245      ;
; -4.537 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 3.958      ;
; -4.535 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 3.956      ;
; -4.533 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 3.954      ;
; -4.532 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 3.953      ;
; -4.527 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 3.949      ;
; -4.522 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 3.944      ;
; -4.515 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 3.937      ;
; -4.515 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.747     ; 3.937      ;
; -4.515 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 3.936      ;
; -4.514 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 3.935      ;
; -4.514 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 3.935      ;
; -4.514 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.748     ; 3.935      ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.967      ;
; 6.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.967      ;
; 6.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.967      ;
; 6.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.967      ;
; 6.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.967      ;
; 6.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.967      ;
; 6.218 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.954      ;
; 6.218 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.954      ;
; 6.218 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.954      ;
; 6.218 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.954      ;
; 6.218 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.954      ;
; 6.218 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.954      ;
; 6.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.939      ;
; 6.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.939      ;
; 6.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.939      ;
; 6.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.939      ;
; 6.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.939      ;
; 6.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.939      ;
; 6.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.834      ;
; 6.351 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.821      ;
; 6.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.817      ;
; 6.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.817      ;
; 6.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.817      ;
; 6.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.817      ;
; 6.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.817      ;
; 6.357 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.817      ;
; 6.368 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.804      ;
; 6.385 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.483      ; 4.093      ;
; 6.388 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.483      ; 4.090      ;
; 6.389 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.483      ; 4.089      ;
; 6.396 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.481      ; 4.080      ;
; 6.399 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.481      ; 4.077      ;
; 6.400 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.481      ; 4.076      ;
; 6.426 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.481      ; 4.050      ;
; 6.428 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.481      ; 4.048      ;
; 6.428 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.481      ; 4.048      ;
; 6.450 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.724      ;
; 6.450 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.724      ;
; 6.450 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.724      ;
; 6.450 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.724      ;
; 6.450 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.724      ;
; 6.450 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.724      ;
; 6.484 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[35] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.688      ;
; 6.484 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[35] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.688      ;
; 6.484 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[35] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.688      ;
; 6.484 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[35] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.688      ;
; 6.484 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[35] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.688      ;
; 6.484 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[35] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.688      ;
; 6.490 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.684      ;
; 6.499 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.675      ;
; 6.499 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.675      ;
; 6.499 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.675      ;
; 6.499 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.675      ;
; 6.499 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.675      ;
; 6.499 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.675      ;
; 6.535 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.483      ; 3.943      ;
; 6.538 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[33] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.634      ;
; 6.538 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[33] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.634      ;
; 6.538 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[33] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.634      ;
; 6.538 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[33] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.634      ;
; 6.538 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[33] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.634      ;
; 6.538 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[33] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.634      ;
; 6.538 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.483      ; 3.940      ;
; 6.539 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.483      ; 3.939      ;
; 6.543 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.629      ;
; 6.543 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.629      ;
; 6.543 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.629      ;
; 6.543 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.629      ;
; 6.543 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.629      ;
; 6.543 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.629      ;
; 6.585 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.589      ;
; 6.615 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.559      ;
; 6.619 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[35] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.553      ;
; 6.626 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.546      ;
; 6.630 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.483      ; 3.848      ;
; 6.632 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.179      ; 3.542      ;
; 6.633 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.483      ; 3.845      ;
; 6.634 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.483      ; 3.844      ;
; 6.638 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.476      ; 3.858      ;
; 6.638 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.473      ; 3.855      ;
; 6.638 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.473      ; 3.855      ;
; 6.646 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.526      ;
; 6.649 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.474      ; 3.845      ;
; 6.649 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.471      ; 3.842      ;
; 6.649 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.471      ; 3.842      ;
; 6.667 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 3.845      ;
; 6.667 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 3.845      ;
; 6.667 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 3.845      ;
; 6.667 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 3.845      ;
; 6.667 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 3.845      ;
; 6.667 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 3.845      ;
; 6.667 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 3.845      ;
; 6.667 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.517      ; 3.845      ;
; 6.673 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[33] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.499      ;
; 6.674 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.474      ; 3.820      ;
; 6.675 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.471      ; 3.816      ;
; 6.675 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.471      ; 3.816      ;
; 6.676 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.177      ; 3.496      ;
; 6.677 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.483      ; 3.801      ;
; 6.677 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[35] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.481      ; 3.799      ;
+-------+------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 7.173      ;
; 43.598 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 6.640      ;
; 43.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 6.481      ;
; 43.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 6.352      ;
; 44.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 5.954      ;
; 44.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 5.517      ;
; 45.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 4.791      ;
; 45.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 4.716      ;
; 45.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 4.657      ;
; 45.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 4.636      ;
; 45.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 4.426      ;
; 45.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 4.343      ;
; 46.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 4.191      ;
; 46.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 4.102      ;
; 46.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 4.008      ;
; 46.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 3.962      ;
; 46.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 3.916      ;
; 46.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 3.782      ;
; 46.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 3.717      ;
; 46.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 3.445      ;
; 46.809 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 3.439      ;
; 46.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 3.350      ;
; 47.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 3.173      ;
; 47.145 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 3.096      ;
; 47.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.811      ;
; 47.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.678      ;
; 47.611 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.621      ;
; 47.886 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[0]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.353      ;
; 47.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 2.317      ;
; 48.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 2.227      ;
; 48.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 2.031      ;
; 48.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.935      ;
; 48.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.838      ;
; 48.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 1.647      ;
; 49.229 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.009      ;
; 49.485 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 0.753      ;
; 93.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.387      ;
; 93.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.231      ;
; 93.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 6.229      ;
; 93.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.991      ;
; 93.921 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.989      ;
; 94.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.875      ;
; 94.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.873      ;
; 94.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.867      ;
; 94.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.867      ;
; 94.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.867      ;
; 94.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.865      ;
; 94.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.863      ;
; 94.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.861      ;
; 94.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.858      ;
; 94.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.859      ;
; 94.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.857      ;
; 94.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.858      ;
; 94.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.858      ;
; 94.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.856      ;
; 94.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.854      ;
; 94.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.855      ;
; 94.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.848      ;
; 94.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.847      ;
; 94.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.841      ;
; 94.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.843      ;
; 94.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.840      ;
; 94.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.842      ;
; 94.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.839      ;
; 94.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.854      ;
; 94.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.825      ;
; 94.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.815      ;
; 94.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.809      ;
; 94.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.698      ;
; 94.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.697      ;
; 94.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.696      ;
; 94.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.696      ;
; 94.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.694      ;
; 94.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.691      ;
; 94.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.688      ;
; 94.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.685      ;
; 94.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.685      ;
; 94.242 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.698      ;
; 94.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 5.696      ;
; 94.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 5.695      ;
; 94.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.605      ;
; 94.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.604      ;
; 94.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.601      ;
; 94.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.599      ;
; 94.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.598      ;
; 94.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.597      ;
; 94.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.597      ;
; 94.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.598      ;
; 94.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.595      ;
; 94.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.594      ;
; 94.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.601      ;
; 94.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.590      ;
; 94.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.589      ;
; 94.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.589      ;
; 94.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.587      ;
; 94.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.584      ;
; 94.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.585      ;
; 94.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.581      ;
; 94.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.570      ;
; 94.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.554      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.230 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a81~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.740      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a90~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.763      ;
; 0.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a90~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.798      ;
; 0.289 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a81~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.800      ;
; 0.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a63~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.802      ;
; 0.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a18~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.802      ;
; 0.291 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                        ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.802      ;
; 0.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a63~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.346      ; 0.807      ;
; 0.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][153]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a153~porta_datain_reg0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.806      ;
; 0.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a72~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.805      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][127]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a126~porta_datain_reg0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.805      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a63~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.808      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][156]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a153~porta_datain_reg0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.808      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][108]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a108~porta_datain_reg0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.805      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a72~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.806      ;
; 0.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a27~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.809      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a63~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.809      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][144]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a144~porta_datain_reg0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.809      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a72~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.810      ;
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a18~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.809      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a63~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.807      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a81~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.811      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a54~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.809      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a18~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.811      ;
; 0.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a18~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.809      ;
; 0.298 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a54~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.810      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a81~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.813      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a63~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.810      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a81~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.814      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a36~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.814      ;
; 0.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a27~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.815      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a63~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.813      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][154]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a153~porta_datain_reg0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.815      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a54~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.814      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][155]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a153~porta_datain_reg0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.816      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a72~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.814      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a18~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.814      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a54~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.815      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][126]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a126~porta_datain_reg0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.817      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a36~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 0.825      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][150]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a144~porta_datain_reg0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.817      ;
; 0.304 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a72~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.818      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][152]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a144~porta_datain_reg0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.819      ;
; 0.306 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a18~porta_address_reg0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.812      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a9~porta_datain_reg0                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.818      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][145]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a144~porta_datain_reg0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.821      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a81~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.819      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a90~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.820      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][140]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a135~porta_datain_reg0                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.821      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a36~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.823      ;
; 0.310 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                        ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.821      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a36~porta_datain_reg0                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.824      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_pix[0]                                                                                                                                                                                                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_pix[0]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2                                                                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|state.S2                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                        ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|unsaved_timer_0:timer_0|timeout_occurred                                                                                                                                                                                                              ; unsaved:u0|unsaved_timer_0:timer_0|timeout_occurred                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                             ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                             ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_east|active                                                                                                                                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_east|active                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_west|active                                                                                                                                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_west|active                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.293 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[8]                                                                                                                                                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0     ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.803      ;
; 0.295 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[3]                                                                                                                                                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.806      ;
; 0.298 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[9]                                                                                                                                                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0     ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.808      ;
; 0.303 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[2]                                                                                                                                                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.813      ;
; 0.305 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[0]                                                                                                                                                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.816      ;
; 0.309 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[1]                                                                                                                                                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.819      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|RD_MASK[1]                                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|RD_MASK[1]                                                                                                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Write                                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Write                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|WR_MASK[0]                                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|WR_MASK[0]                                                                                                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.314 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.824      ;
; 0.315 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.822      ;
; 0.315 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.822      ;
; 0.319 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.325 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.832      ;
; 0.328 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.835      ;
; 0.329 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.528      ;
; 0.331 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.841      ;
; 0.333 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.839      ;
; 0.338 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[1]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[1]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|CS_N                                                                                                                                                                 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|BA[1]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[23]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[22]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[11]                                                                                                                                                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[9]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[18]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[14]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.849      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CKE                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|CKE                                                                                                                                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[12]                                                                                                                                                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[8]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[7]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[6]                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[6]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[6]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[3]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[3]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CAS_N                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|CAS_N                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[5]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[5]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[4]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[2]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                                             ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.344 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                                 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.854      ;
; 0.348 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.352 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.552      ;
; 0.353 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.860      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                       ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.298 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                                               ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|wait_dly                                                                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|wait_dly                                                                                                                                                                                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.327 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.538      ;
; 0.332 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.530      ;
; 0.340 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.344 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.542      ;
; 0.356 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.554      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.556      ;
; 0.363 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.561      ;
; 0.392 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 0.842      ;
; 0.422 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.620      ;
; 0.446 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.644      ;
; 0.447 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[3]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.660      ;
; 0.453 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.664      ;
; 0.455 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[4]                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[4]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.667      ;
; 0.484 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.681      ;
; 0.486 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[6]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.675      ;
; 0.488 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[5]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.677      ;
; 0.492 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.690      ;
; 0.497 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.710      ;
; 0.497 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.709      ;
; 0.498 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.710      ;
; 0.498 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.696      ;
; 0.499 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[0]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.688      ;
; 0.499 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.500 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.713      ;
; 0.501 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.714      ;
; 0.501 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.713      ;
; 0.502 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.700      ;
; 0.503 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.716      ;
; 0.503 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.716      ;
; 0.504 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.702      ;
; 0.506 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[4]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.695      ;
; 0.512 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.515 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.727      ;
; 0.517 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.520 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.732      ;
; 0.520 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.732      ;
; 0.524 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.736      ;
; 0.526 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.738      ;
; 0.526 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.739      ;
; 0.527 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.740      ;
; 0.534 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.732      ;
; 0.554 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.752      ;
; 0.578 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mhd                                                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oHD                                                                                                                                                      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.790      ;
; 0.597 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.787      ;
; 0.605 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.802      ;
; 0.609 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[2]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.798      ;
; 0.611 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.147      ;
; 0.613 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.149      ;
; 0.617 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.815      ;
; 0.625 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 1.083      ;
; 0.629 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.829      ;
; 0.630 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 1.090      ;
; 0.631 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.831      ;
; 0.642 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.832      ;
; 0.646 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.859      ;
; 0.646 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.859      ;
; 0.648 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.861      ;
; 0.654 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.260     ; 0.538      ;
; 0.655 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[7]                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[7]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.538      ;
; 0.655 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[2]                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[2]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.538      ;
; 0.656 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6]                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[6]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.539      ;
; 0.656 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.260     ; 0.540      ;
; 0.657 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.855      ;
; 0.661 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 1.111      ;
; 0.679 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[7]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.284     ; 0.539      ;
; 0.679 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[1]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.284     ; 0.539      ;
; 0.680 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[6]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.284     ; 0.540      ;
; 0.686 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[4]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[4]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.874      ;
; 0.709 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.907      ;
; 0.712 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.034     ; 0.847      ;
; 0.715 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.034     ; 0.850      ;
; 0.717 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[10]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.929      ;
; 0.718 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.034     ; 0.853      ;
; 0.719 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[10]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[10]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.931      ;
; 0.723 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[0]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.936      ;
; 0.724 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.937      ;
; 0.724 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.937      ;
; 0.736 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.926      ;
; 0.742 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.954      ;
; 0.745 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.958      ;
; 0.746 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.944      ;
; 0.746 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.959      ;
; 0.746 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.958      ;
; 0.747 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.260     ; 0.631      ;
; 0.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.960      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                    ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                  ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.326 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.539      ;
; 0.335 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                         ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_366|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_366|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a27~portb_address_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.783      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_254|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_254|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_491|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_491|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_298|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_298|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_186|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_186|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                         ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_387|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_387|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_340|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_340|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_316|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_316|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_310|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_310|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_301|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_301|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_295|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_295|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_289|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_289|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_280|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_280|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_269|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_269|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_236|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_236|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_224|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_224|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_200|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_200|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_180|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_180|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_162|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_162|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_156|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_156|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_150|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_150|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_108|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_108|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_70|dffs[1]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_70|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_61|dffs[1]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_61|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[1]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                  ; Launch Clock                                                                       ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.063 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.898     ; 2.726      ;
; -4.063 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.898     ; 2.726      ;
; -3.693 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[12]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.893     ; 2.361      ;
; -3.692 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[14]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.897     ; 2.356      ;
; -3.692 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.894     ; 2.359      ;
; -3.692 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.894     ; 2.359      ;
; -3.692 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[17]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.897     ; 2.356      ;
; -3.692 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.894     ; 2.359      ;
; -3.692 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.894     ; 2.359      ;
; -3.692 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[18]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.897     ; 2.356      ;
; -3.692 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.894     ; 2.359      ;
; -3.692 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[19]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.897     ; 2.356      ;
; -3.692 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.894     ; 2.359      ;
; -3.692 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[20]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.897     ; 2.356      ;
; -3.692 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[21]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.894     ; 2.359      ;
; -3.692 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[21]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.897     ; 2.356      ;
; -3.692 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[22]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.897     ; 2.356      ;
; -3.692 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[22]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.894     ; 2.359      ;
; -3.692 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[23]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.897     ; 2.356      ;
; -3.691 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.898     ; 2.354      ;
; -3.691 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.898     ; 2.354      ;
; -3.691 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.898     ; 2.354      ;
; -3.691 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.894     ; 2.358      ;
; -3.691 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.894     ; 2.358      ;
; -3.691 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[13]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.892     ; 2.360      ;
; -3.691 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.894     ; 2.358      ;
; -3.691 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[15]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.892     ; 2.360      ;
; -3.691 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.893     ; 2.359      ;
; -3.691 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[16]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.893     ; 2.359      ;
; -3.684 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[1]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.882     ; 2.363      ;
; -3.684 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[6]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.882     ; 2.363      ;
; -3.684 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[7]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.882     ; 2.363      ;
; -3.684 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[2]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.883     ; 2.362      ;
; -3.684 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[6]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.883     ; 2.362      ;
; -3.684 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[7]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.883     ; 2.362      ;
; -3.678 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.902     ; 2.337      ;
; -3.678 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.902     ; 2.337      ;
; -3.678 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.902     ; 2.337      ;
; -3.678 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.902     ; 2.337      ;
; -3.678 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.902     ; 2.337      ;
; -3.678 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.902     ; 2.337      ;
; -3.368 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[0]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.566     ; 2.363      ;
; -3.368 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[2]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.566     ; 2.363      ;
; -3.368 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[4]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.567     ; 2.362      ;
; -3.368 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[5]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.566     ; 2.363      ;
; -3.368 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[4]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.567     ; 2.362      ;
; -3.368 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[5]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.571     ; 2.358      ;
; -3.368 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[4]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.566     ; 2.363      ;
; -3.368 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[6]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.566     ; 2.363      ;
; -3.364 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oVD                                                                                                                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.582     ; 2.343      ;
; -3.362 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|wait_dly                                                                                                                                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.584     ; 2.339      ;
; -3.362 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.584     ; 2.339      ;
; -3.362 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[1]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.576     ; 2.347      ;
; -3.362 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[7]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.576     ; 2.347      ;
; -3.356 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[1]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.575     ; 2.342      ;
; -3.354 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.571     ; 2.344      ;
; -3.354 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[0]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.574     ; 2.341      ;
; -3.354 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[3]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.574     ; 2.341      ;
; -3.353 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[23]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.555     ; 2.359      ;
; -3.347 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.567     ; 2.341      ;
; -3.347 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.567     ; 2.341      ;
; -3.347 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.567     ; 2.341      ;
; -3.347 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.567     ; 2.341      ;
; -3.347 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.567     ; 2.341      ;
; -3.347 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.567     ; 2.341      ;
; -3.347 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.567     ; 2.341      ;
; -3.347 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[10]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.567     ; 2.341      ;
; -3.347 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.567     ; 2.341      ;
; -3.347 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.567     ; 2.341      ;
; -3.347 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.567     ; 2.341      ;
; -3.347 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mhd                                                                                                                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.567     ; 2.341      ;
; -3.347 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oHD                                                                                                                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.567     ; 2.341      ;
; -3.347 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[0]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.562     ; 2.346      ;
; -3.347 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[2]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.562     ; 2.346      ;
; -3.347 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[3]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.561     ; 2.347      ;
; -3.347 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[5]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.561     ; 2.347      ;
; -3.345 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[3]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.543     ; 2.363      ;
; -3.331 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[0]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.552     ; 2.340      ;
; -3.331 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.552     ; 2.340      ;
; -3.331 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.552     ; 2.340      ;
; -3.331 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.552     ; 2.340      ;
; -3.331 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.552     ; 2.340      ;
; -3.331 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.552     ; 2.340      ;
; -3.331 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.552     ; 2.340      ;
; -3.331 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.552     ; 2.340      ;
; -3.331 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.552     ; 2.340      ;
; -3.331 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.552     ; 2.340      ;
; 27.303 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.111      ;
; 27.303 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.111      ;
; 27.303 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.111      ;
; 27.303 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.111      ;
; 27.306 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.182      ; 3.117      ;
; 27.306 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.182      ; 3.117      ;
; 27.306 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.182      ; 3.117      ;
; 27.306 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.182      ; 3.117      ;
; 27.306 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.182      ; 3.117      ;
; 27.306 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.182      ; 3.117      ;
; 27.306 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.182      ; 3.117      ;
; 27.306 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.182      ; 3.117      ;
; 27.329 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.173      ; 3.085      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                       ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -2.127 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.744     ; 1.552      ;
; -2.127 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.744     ; 1.552      ;
; 4.755  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.269     ; 2.921      ;
; 4.755  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.269     ; 2.921      ;
; 5.163  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 2.685      ;
; 5.163  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 2.685      ;
; 5.163  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 2.685      ;
; 5.163  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 2.685      ;
; 5.163  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 2.685      ;
; 5.163  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 2.685      ;
; 5.163  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 2.685      ;
; 5.163  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 2.685      ;
; 5.163  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 2.685      ;
; 5.163  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 2.685      ;
; 5.163  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 2.685      ;
; 5.163  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 2.685      ;
; 5.163  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 2.685      ;
; 5.163  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 2.685      ;
; 5.163  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 2.685      ;
; 5.163  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.040     ; 2.685      ;
; 5.207  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.038     ; 2.725      ;
; 5.311  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[0]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.273     ; 2.361      ;
; 5.311  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[1]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.273     ; 2.361      ;
; 5.311  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[2]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.273     ; 2.361      ;
; 5.311  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[3]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.273     ; 2.361      ;
; 5.311  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[4]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.273     ; 2.361      ;
; 5.311  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[5]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.273     ; 2.361      ;
; 5.311  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[6]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.273     ; 2.361      ;
; 5.311  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[7]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.273     ; 2.361      ;
; 5.311  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[8]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.273     ; 2.361      ;
; 5.311  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[9]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.273     ; 2.361      ;
; 5.311  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[10]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.273     ; 2.361      ;
; 5.311  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[11]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.273     ; 2.361      ;
; 5.311  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[12]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.273     ; 2.361      ;
; 5.311  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[13]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.273     ; 2.361      ;
; 5.311  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[14]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.273     ; 2.361      ;
; 5.311  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[15]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.273     ; 2.361      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.267     ; 2.361      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.267     ; 2.361      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.267     ; 2.361      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.267     ; 2.361      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mLENGTH[1]                                                                                                                                                           ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.267     ; 2.361      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[1] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 2.365      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.264     ; 2.364      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 2.365      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 2.365      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 2.365      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 2.365      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 2.365      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 2.365      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 2.365      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 2.365      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 2.365      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 2.365      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 2.365      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 2.365      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[2]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.269     ; 2.359      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[6] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 2.365      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[6] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 2.365      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[8] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 2.365      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.264     ; 2.364      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[5] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 2.365      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[3] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 2.365      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[4] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 2.365      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[4] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 2.365      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[2] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 2.365      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[1]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.264     ; 2.364      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.264     ; 2.364      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.264     ; 2.364      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.264     ; 2.364      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.267     ; 2.361      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.267     ; 2.361      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[2]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.264     ; 2.364      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.267     ; 2.361      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[3]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.264     ; 2.364      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.267     ; 2.361      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[4]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.264     ; 2.364      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[5]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.264     ; 2.364      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.267     ; 2.361      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[6]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.264     ; 2.364      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.267     ; 2.361      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.267     ; 2.361      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[7]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.264     ; 2.364      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[4]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.269     ; 2.359      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[5]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.269     ; 2.359      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[6]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.269     ; 2.359      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[8]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.269     ; 2.359      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[9]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.269     ; 2.359      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.269     ; 2.359      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.269     ; 2.359      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.269     ; 2.359      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|RD_MASK[1]                                                                                                                                                           ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.269     ; 2.359      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.269     ; 2.359      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 2.365      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.264     ; 2.364      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.264     ; 2.364      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[7] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 2.365      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe16a[0] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.263     ; 2.365      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.264     ; 2.364      ;
; 5.317  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.267     ; 2.361      ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.570  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.061     ; 2.364      ;
; 7.570  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.061     ; 2.364      ;
; 16.404 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 3.735      ;
; 16.404 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 3.735      ;
; 16.404 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 3.735      ;
; 16.404 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 3.735      ;
; 16.404 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 3.735      ;
; 16.404 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 3.735      ;
; 16.404 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 3.735      ;
; 16.404 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 3.735      ;
; 16.484 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[0]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.455      ;
; 16.484 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[1]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.455      ;
; 16.484 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[2]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.455      ;
; 16.484 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[3]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.455      ;
; 16.484 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[4]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.455      ;
; 16.484 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[5]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.455      ;
; 16.484 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[6]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.455      ;
; 16.484 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[7]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.455      ;
; 16.484 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[8]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.455      ;
; 16.484 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[9]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.455      ;
; 16.484 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[10]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.455      ;
; 16.484 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[11]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.455      ;
; 16.484 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[12]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.455      ;
; 16.484 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[13]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.455      ;
; 16.494 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[14]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.455      ;
; 16.494 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[15]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.455      ;
; 16.494 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[16]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.455      ;
; 16.494 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[17]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.455      ;
; 16.494 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[18]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.455      ;
; 16.494 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[19]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.455      ;
; 16.494 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[20]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.455      ;
; 16.494 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[21]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.455      ;
; 16.494 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[22]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.455      ;
; 16.494 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[23]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.455      ;
; 16.494 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[24]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.455      ;
; 16.494 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[25]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 3.455      ;
; 16.553 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[11]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.394      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.388      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.388      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.388      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.388      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.388      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.388      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.388      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.388      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004|packet_in_progress                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 3.391      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.394      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.394      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.394      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.394      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.394      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[1]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.387      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[3]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.387      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[9]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.387      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[11]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.387      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[13]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.387      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[1]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.387      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[3]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.387      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[9]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.387      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[11]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.387      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[13]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.387      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[11]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.393      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[27]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.393      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[10]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.393      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[26]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.393      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[9]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.393      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[25]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.393      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[8]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.393      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[24]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.393      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[3]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.392      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[19]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.392      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[2]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.392      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[18]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.392      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[1]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.392      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[17]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.392      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[0]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.392      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[16]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.392      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.394      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|readdata[3]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.392      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|readdata[2]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.392      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|readdata[8]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.393      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|readdata[9]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.393      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|readdata[10]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.393      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|readdata[11]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 3.393      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[0]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.389      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[1]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.389      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[2]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.389      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[3]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.389      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[4]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.389      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[5]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.389      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[6]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.389      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[7]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.389      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[8]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.389      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[9]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.389      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[10]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.389      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[11]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.389      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[12]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.389      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[13]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.389      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[14]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.389      ;
; 16.554 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|internal_counter[15]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 3.389      ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 2.422      ;
; 47.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 2.422      ;
; 97.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_242|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.841      ;
; 97.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.835      ;
; 97.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.835      ;
; 97.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.835      ;
; 97.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.835      ;
; 97.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.835      ;
; 97.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.835      ;
; 97.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.835      ;
; 97.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.835      ;
; 97.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.835      ;
; 97.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_242|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.841      ;
; 97.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_243|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.841      ;
; 97.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_245|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.841      ;
; 97.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_245|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.841      ;
; 97.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_245|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.841      ;
; 97.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_246|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.841      ;
; 97.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_248|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.841      ;
; 97.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_248|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.841      ;
; 97.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_248|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.841      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.837      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.838      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.838      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_414|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.837      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_251|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.836      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_251|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.836      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_252|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.836      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_254|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.836      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_254|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.836      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_254|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.836      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_255|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.836      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_257|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.840      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_257|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.840      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_257|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.840      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_258|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.840      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_260|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.840      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_260|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.840      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_260|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.840      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_261|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.840      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_414|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.837      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_415|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.837      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_417|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.837      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_417|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.837      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_417|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.837      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_418|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.837      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.836      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[160]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.836      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[159]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.836      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.836      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.836      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.836      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.836      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.836      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.836      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.836      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.836      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.836      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.836      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.836      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.833      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.833      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.833      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.833      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.838      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.838      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.837      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.837      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.837      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.837      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.837      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.837      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.837      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.837      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.837      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.837      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.837      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.837      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.837      ;
; 97.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.837      ;
; 97.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.837      ;
; 97.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.841      ;
; 97.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.839      ;
; 97.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.839      ;
; 97.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.839      ;
; 97.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.839      ;
; 97.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.838      ;
; 97.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.839      ;
; 97.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.839      ;
; 97.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.839      ;
; 97.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.838      ;
; 97.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.838      ;
; 97.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.838      ;
; 97.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.838      ;
; 97.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.838      ;
; 97.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.840      ;
; 97.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.840      ;
; 97.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.840      ;
; 97.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.840      ;
; 97.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.840      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.989      ;
; 0.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.989      ;
; 0.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.989      ;
; 1.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.329      ;
; 1.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.329      ;
; 1.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.329      ;
; 1.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.329      ;
; 1.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.376      ;
; 1.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.376      ;
; 1.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.376      ;
; 1.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.383      ;
; 1.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.383      ;
; 1.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.554      ;
; 1.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.554      ;
; 1.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.554      ;
; 1.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.554      ;
; 1.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.554      ;
; 1.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.554      ;
; 1.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.554      ;
; 1.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.554      ;
; 1.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.554      ;
; 1.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.598      ;
; 1.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.598      ;
; 1.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.975      ;
; 1.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.975      ;
; 1.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.975      ;
; 1.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.987      ;
; 1.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.987      ;
; 1.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.987      ;
; 1.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.987      ;
; 1.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.987      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.051      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.051      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.051      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.051      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.051      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.051      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.051      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.051      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.051      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.051      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.051      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.051      ;
; 1.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.043      ;
; 1.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.043      ;
; 1.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.043      ;
; 1.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.043      ;
; 1.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.043      ;
; 1.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.043      ;
; 1.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.043      ;
; 1.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.043      ;
; 1.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.043      ;
; 1.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 2.043      ;
; 1.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.034      ;
; 1.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.058      ;
; 1.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.058      ;
; 1.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.058      ;
; 1.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.058      ;
; 1.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.058      ;
; 1.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.058      ;
; 1.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.055      ;
; 1.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.055      ;
; 1.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.081      ;
; 1.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.081      ;
; 1.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.081      ;
; 1.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.081      ;
; 1.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.081      ;
; 1.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.081      ;
; 1.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.081      ;
; 1.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.081      ;
; 1.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.081      ;
; 1.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.081      ;
; 1.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.081      ;
; 1.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.081      ;
; 1.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.081      ;
; 1.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.081      ;
; 2.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.309      ;
; 2.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.309      ;
; 2.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.309      ;
; 2.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.591      ;
; 2.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.591      ;
; 2.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.591      ;
; 2.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.591      ;
; 2.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.591      ;
; 2.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.591      ;
; 2.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.591      ;
; 2.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.591      ;
; 2.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.591      ;
; 2.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.591      ;
; 2.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.591      ;
; 2.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.591      ;
; 2.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.591      ;
; 2.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.591      ;
; 2.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.656      ;
; 2.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.657      ;
; 2.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.657      ;
; 2.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.659      ;
; 2.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.659      ;
; 2.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.659      ;
; 2.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.659      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.799 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.999      ;
; 0.799 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.999      ;
; 0.799 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.999      ;
; 0.799 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.999      ;
; 0.799 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.999      ;
; 0.799 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.999      ;
; 0.799 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.999      ;
; 0.799 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.999      ;
; 0.799 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.999      ;
; 0.799 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.999      ;
; 0.799 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.999      ;
; 0.799 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.999      ;
; 0.799 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.999      ;
; 0.799 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.999      ;
; 0.826 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 1.375      ;
; 0.826 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 1.375      ;
; 0.826 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 1.375      ;
; 0.826 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 1.375      ;
; 0.826 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 1.375      ;
; 0.826 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 1.375      ;
; 0.826 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 1.375      ;
; 0.826 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 1.375      ;
; 0.861 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.370      ; 1.375      ;
; 0.861 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.370      ; 1.375      ;
; 0.861 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.370      ; 1.375      ;
; 0.861 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.370      ; 1.375      ;
; 0.861 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.370      ; 1.375      ;
; 0.861 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.370      ; 1.375      ;
; 0.861 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.370      ; 1.375      ;
; 1.144 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.344      ;
; 1.144 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.344      ;
; 1.144 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.344      ;
; 1.144 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.344      ;
; 1.144 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.344      ;
; 1.144 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.344      ;
; 1.144 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.344      ;
; 1.418 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.615      ;
; 1.418 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.615      ;
; 1.418 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.615      ;
; 1.418 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.615      ;
; 1.418 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.615      ;
; 1.418 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.615      ;
; 1.418 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.615      ;
; 1.418 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.615      ;
; 1.418 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.615      ;
; 1.418 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.615      ;
; 1.418 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.615      ;
; 1.418 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.615      ;
; 1.418 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.615      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.152     ; 2.199      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.152     ; 2.199      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.152     ; 2.199      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.152     ; 2.199      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.152     ; 2.199      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.160     ; 2.191      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.160     ; 2.191      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.160     ; 2.191      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.160     ; 2.191      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.160     ; 2.191      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.160     ; 2.191      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.160     ; 2.191      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.160     ; 2.191      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.160     ; 2.191      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.160     ; 2.191      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.160     ; 2.191      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.160     ; 2.191      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.160     ; 2.191      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.160     ; 2.191      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.160     ; 2.191      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.160     ; 2.191      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.152     ; 2.199      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.152     ; 2.199      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.152     ; 2.199      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.152     ; 2.199      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.152     ; 2.199      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.152     ; 2.199      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.152     ; 2.199      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.152     ; 2.199      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.152     ; 2.199      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.152     ; 2.199      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.152     ; 2.199      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[5]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.152     ; 2.199      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[6]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.152     ; 2.199      ;
; 2.207 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[7]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.152     ; 2.199      ;
; 2.208 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.156     ; 2.196      ;
; 2.208 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.156     ; 2.196      ;
; 2.208 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.156     ; 2.196      ;
; 2.208 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.156     ; 2.196      ;
; 2.208 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.156     ; 2.196      ;
; 2.208 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.156     ; 2.196      ;
; 2.208 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.156     ; 2.196      ;
; 2.208 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.153     ; 2.199      ;
; 2.208 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.153     ; 2.199      ;
; 2.208 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.153     ; 2.199      ;
; 2.208 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.153     ; 2.199      ;
; 2.213 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_pix[0]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.155     ; 2.202      ;
; 2.214 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|current_img2[2]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.157     ; 2.201      ;
; 2.215 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_pix[1]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.155     ; 2.204      ;
; 2.215 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_pix[2]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.155     ; 2.204      ;
; 2.215 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_pix[3]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.155     ; 2.204      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                       ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.053 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.251      ;
; 1.053 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.251      ;
; 1.373 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.597      ;
; 1.373 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.597      ;
; 1.474 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 2.027      ;
; 1.474 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 2.027      ;
; 1.474 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 2.027      ;
; 1.474 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 2.027      ;
; 1.474 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 2.027      ;
; 1.536 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.763      ;
; 1.536 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.763      ;
; 1.629 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.193      ;
; 1.629 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.193      ;
; 1.629 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.193      ;
; 1.629 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.193      ;
; 1.629 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.193      ;
; 1.629 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.193      ;
; 1.802 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.027      ;
; 1.802 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.027      ;
; 1.802 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.027      ;
; 1.802 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.027      ;
; 1.802 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.027      ;
; 1.802 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.027      ;
; 1.802 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.027      ;
; 1.802 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.027      ;
; 1.802 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.027      ;
; 1.873 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.397      ;
; 1.873 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.397      ;
; 1.873 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.397      ;
; 1.873 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.397      ;
; 1.873 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 2.397      ;
; 1.944 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.171      ;
; 1.958 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.193      ;
; 1.958 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.193      ;
; 1.960 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.186      ;
; 1.960 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.186      ;
; 1.960 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.186      ;
; 1.960 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.186      ;
; 1.960 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.186      ;
; 1.960 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.186      ;
; 1.960 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.186      ;
; 1.960 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.186      ;
; 1.960 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[8]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.186      ;
; 1.960 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.186      ;
; 1.960 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.186      ;
; 1.960 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.186      ;
; 1.960 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[4]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.186      ;
; 1.960 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.186      ;
; 1.960 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.186      ;
; 1.960 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.186      ;
; 2.150 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 2.636      ;
; 2.184 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 2.640      ;
; 2.184 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 2.640      ;
; 2.184 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 2.640      ;
; 2.184 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 2.640      ;
; 2.416 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.319      ; 2.904      ;
; 2.419 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 2.897      ;
; 2.426 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 2.904      ;
; 2.450 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 2.908      ;
; 2.450 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 2.908      ;
; 2.450 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 2.908      ;
; 2.450 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 2.908      ;
; 2.450 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 2.908      ;
; 2.450 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 2.908      ;
; 2.450 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 2.908      ;
; 2.450 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 2.908      ;
; 2.453 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 2.901      ;
; 2.453 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 2.901      ;
; 2.453 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 2.901      ;
; 2.453 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 2.901      ;
; 2.453 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 2.901      ;
; 2.453 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 2.901      ;
; 2.453 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 2.901      ;
; 2.453 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 2.901      ;
; 2.460 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 2.908      ;
; 2.460 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 2.908      ;
; 2.460 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 2.908      ;
; 2.460 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.306      ; 2.908      ;
; 3.039 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[0]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.080     ; 2.192      ;
; 3.039 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.080     ; 2.192      ;
; 3.039 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.080     ; 2.192      ;
; 3.039 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.080     ; 2.192      ;
; 3.039 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.080     ; 2.192      ;
; 3.039 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.080     ; 2.192      ;
; 3.039 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.080     ; 2.192      ;
; 3.039 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.080     ; 2.192      ;
; 3.039 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.080     ; 2.192      ;
; 3.039 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.080     ; 2.192      ;
; 3.047 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[3]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.071     ; 2.209      ;
; 3.054 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[0]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.090     ; 2.197      ;
; 3.054 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[2]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.090     ; 2.197      ;
; 3.055 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.096     ; 2.192      ;
; 3.055 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.096     ; 2.192      ;
; 3.055 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.096     ; 2.192      ;
; 3.055 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.096     ; 2.192      ;
; 3.055 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.096     ; 2.192      ;
; 3.055 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.096     ; 2.192      ;
; 3.055 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.096     ; 2.192      ;
; 3.055 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[10]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.096     ; 2.192      ;
; 3.055 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.096     ; 2.192      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                       ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 1.117 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.618      ;
; 1.117 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.618      ;
; 1.117 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.618      ;
; 1.156 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.013     ; 1.438      ;
; 1.156 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.013     ; 1.438      ;
; 1.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.389      ;
; 1.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.389      ;
; 1.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.389      ;
; 1.223 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.427      ;
; 1.223 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.427      ;
; 1.223 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.427      ;
; 1.223 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.427      ;
; 1.416 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.618      ;
; 1.416 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.618      ;
; 1.416 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.618      ;
; 1.416 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.618      ;
; 1.416 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.618      ;
; 1.416 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.618      ;
; 1.422 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.628      ;
; 1.422 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.628      ;
; 1.422 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.628      ;
; 1.422 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.628      ;
; 1.422 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.628      ;
; 1.422 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.628      ;
; 1.422 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.628      ;
; 1.422 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.628      ;
; 1.422 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.628      ;
; 1.422 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.628      ;
; 1.422 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.628      ;
; 1.422 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.628      ;
; 1.422 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.628      ;
; 1.429 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.630      ;
; 1.429 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.630      ;
; 1.429 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.630      ;
; 1.429 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.630      ;
; 1.429 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.630      ;
; 1.429 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[3]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.630      ;
; 1.429 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.630      ;
; 1.429 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.630      ;
; 1.429 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.630      ;
; 1.604 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.814      ;
; 1.604 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.814      ;
; 1.604 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.814      ;
; 1.604 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.814      ;
; 1.604 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.814      ;
; 1.604 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.814      ;
; 1.604 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.814      ;
; 1.604 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.814      ;
; 1.604 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.814      ;
; 1.604 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.814      ;
; 1.637 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.846      ;
; 1.637 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.846      ;
; 1.637 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.846      ;
; 1.637 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.846      ;
; 1.637 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.846      ;
; 1.637 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.846      ;
; 1.637 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.846      ;
; 1.637 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.846      ;
; 1.637 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.846      ;
; 1.637 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.846      ;
; 1.675 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.881      ;
; 1.675 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.881      ;
; 1.675 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.881      ;
; 1.675 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.881      ;
; 1.675 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.881      ;
; 1.721 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.927      ;
; 1.721 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.927      ;
; 1.721 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.927      ;
; 1.721 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.927      ;
; 1.721 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.927      ;
; 1.721 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.927      ;
; 1.721 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.927      ;
; 1.721 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.927      ;
; 1.721 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.927      ;
; 1.721 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.927      ;
; 1.721 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.927      ;
; 1.721 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.927      ;
; 1.721 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.927      ;
; 1.721 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.927      ;
; 3.458 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[9]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.497     ; 2.205      ;
; 3.458 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 2.210      ;
; 3.458 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 2.210      ;
; 3.458 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 2.210      ;
; 3.458 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 2.210      ;
; 3.458 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 2.210      ;
; 3.478 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.531     ; 2.191      ;
; 3.483 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.520     ; 2.207      ;
; 3.483 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.520     ; 2.207      ;
; 3.483 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.520     ; 2.207      ;
; 3.483 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.520     ; 2.207      ;
; 3.483 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.520     ; 2.207      ;
; 3.777 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.830     ; 2.191      ;
; 3.777 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.830     ; 2.191      ;
; 3.777 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.830     ; 2.191      ;
; 3.777 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_initial                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.830     ; 2.191      ;
; 3.785 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.825     ; 2.204      ;
; 3.785 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.825     ; 2.204      ;
; 3.785 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.825     ; 2.204      ;
; 3.785 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.825     ; 2.204      ;
; 3.785 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.825     ; 2.204      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 282
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.840
Worst Case Available Settling Time: 7.860 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                          ;
+------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                              ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.850 ; -152.966      ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; -3.119 ; -134.238      ;
; CLOCK_50                                                                           ; 7.947  ; 0.000         ;
; altera_reserved_tck                                                                ; 45.848 ; 0.000         ;
+------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                          ;
+------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                              ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                           ; 0.102 ; 0.000         ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.144 ; 0.000         ;
; altera_reserved_tck                                                                ; 0.175 ; 0.000         ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.179 ; 0.000         ;
+------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                       ;
+------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                              ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.556 ; -191.731      ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; -1.345 ; -2.690        ;
; CLOCK_50                                                                           ; 8.742  ; 0.000         ;
; altera_reserved_tck                                                                ; 48.823 ; 0.000         ;
+------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                       ;
+------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                              ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                           ; 0.451 ; 0.000         ;
; altera_reserved_tck                                                                ; 0.493 ; 0.000         ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.647 ; 0.000         ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.661 ; 0.000         ;
+------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                            ;
+------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                              ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 4.752  ; 0.000         ;
; CLOCK_50                                                                           ; 9.199  ; 0.000         ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.903 ; 0.000         ;
; altera_reserved_tck                                                                ; 49.294 ; 0.000         ;
+------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                   ; Launch Clock ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.850 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.511      ;
; -3.845 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.506      ;
; -3.844 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.505      ;
; -3.843 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.504      ;
; -3.818 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.479      ;
; -3.815 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.476      ;
; -3.811 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.472      ;
; -3.811 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.472      ;
; -3.810 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.471      ;
; -3.810 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.471      ;
; -3.809 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.470      ;
; -3.806 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.893     ; 3.466      ;
; -3.805 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.455      ;
; -3.805 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.466      ;
; -3.804 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.454      ;
; -3.804 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.465      ;
; -3.803 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.453      ;
; -3.803 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.464      ;
; -3.802 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.452      ;
; -3.802 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.452      ;
; -3.801 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.893     ; 3.461      ;
; -3.800 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.450      ;
; -3.800 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.450      ;
; -3.800 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.893     ; 3.460      ;
; -3.799 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.449      ;
; -3.799 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.893     ; 3.459      ;
; -3.779 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.440      ;
; -3.778 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.439      ;
; -3.775 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.436      ;
; -3.774 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.435      ;
; -3.774 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.893     ; 3.434      ;
; -3.773 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.434      ;
; -3.772 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.433      ;
; -3.771 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.893     ; 3.431      ;
; -3.771 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.432      ;
; -3.771 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.432      ;
; -3.770 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.431      ;
; -3.769 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.430      ;
; -3.767 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.893     ; 3.427      ;
; -3.767 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.893     ; 3.427      ;
; -3.766 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.893     ; 3.426      ;
; -3.765 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.893     ; 3.425      ;
; -3.765 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.415      ;
; -3.764 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.414      ;
; -3.763 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.413      ;
; -3.762 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.412      ;
; -3.762 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.412      ;
; -3.761 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 3.410      ;
; -3.760 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 3.409      ;
; -3.760 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.410      ;
; -3.760 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.410      ;
; -3.759 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 3.408      ;
; -3.759 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.409      ;
; -3.758 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 3.407      ;
; -3.758 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 3.407      ;
; -3.756 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 3.405      ;
; -3.756 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 3.405      ;
; -3.755 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.904     ; 3.404      ;
; -3.750 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 3.408      ;
; -3.750 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 3.408      ;
; -3.749 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[6] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.893     ; 3.409      ;
; -3.748 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 3.406      ;
; -3.747 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.408      ;
; -3.744 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 3.402      ;
; -3.744 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[6] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.893     ; 3.404      ;
; -3.744 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.405      ;
; -3.743 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 3.401      ;
; -3.743 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[6] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.893     ; 3.403      ;
; -3.742 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[2] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 3.400      ;
; -3.742 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[6] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.893     ; 3.402      ;
; -3.740 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.401      ;
; -3.740 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.401      ;
; -3.739 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.400      ;
; -3.738 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.892     ; 3.399      ;
; -3.734 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.384      ;
; -3.733 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.383      ;
; -3.732 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.382      ;
; -3.731 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[2] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.381      ;
; -3.731 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.381      ;
; -3.730 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 3.388      ;
; -3.729 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.379      ;
; -3.729 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.379      ;
; -3.729 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 3.387      ;
; -3.729 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 3.387      ;
; -3.728 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[5] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.378      ;
; -3.727 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 3.385      ;
; -3.727 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 3.385      ;
; -3.723 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 3.381      ;
; -3.723 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 3.381      ;
; -3.723 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 3.381      ;
; -3.722 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 3.380      ;
; -3.721 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 3.379      ;
; -3.718 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY2[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 3.376      ;
; -3.717 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[6] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.893     ; 3.377      ;
; -3.717 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[4] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.906     ; 3.364      ;
; -3.716 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.906     ; 3.363      ;
; -3.715 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX2[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.906     ; 3.362      ;
; -3.715 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iY2[4] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.895     ; 3.373      ;
; -3.714 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[3] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[7]  ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.903     ; 3.364      ;
; -3.714 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|iX3[6] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -0.893     ; 3.374      ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                                                                 ; Launch Clock                                                                       ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -3.119 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.751      ;
; -3.119 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.751      ;
; -3.118 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.750      ;
; -3.118 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.750      ;
; -3.104 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.535     ; 2.730      ;
; -3.103 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.535     ; 2.729      ;
; -3.062 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.693      ;
; -3.062 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.693      ;
; -3.062 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.693      ;
; -3.062 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.693      ;
; -3.061 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.692      ;
; -3.061 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.692      ;
; -3.061 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.692      ;
; -3.061 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.692      ;
; -3.019 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.651      ;
; -3.019 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.651      ;
; -3.004 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.535     ; 2.630      ;
; -2.995 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.627      ;
; -2.995 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.627      ;
; -2.980 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.612      ;
; -2.980 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.535     ; 2.606      ;
; -2.979 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.611      ;
; -2.978 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.610      ;
; -2.977 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.609      ;
; -2.977 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.609      ;
; -2.976 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.608      ;
; -2.970 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.602      ;
; -2.970 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.602      ;
; -2.969 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[14] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.532     ; 2.598      ;
; -2.967 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.599      ;
; -2.967 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.599      ;
; -2.966 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.598      ;
; -2.966 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.598      ;
; -2.962 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.593      ;
; -2.962 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.593      ;
; -2.962 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.593      ;
; -2.962 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.593      ;
; -2.958 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.590      ;
; -2.958 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.590      ;
; -2.955 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.535     ; 2.581      ;
; -2.952 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.535     ; 2.578      ;
; -2.951 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.535     ; 2.577      ;
; -2.943 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.535     ; 2.569      ;
; -2.938 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.569      ;
; -2.938 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.569      ;
; -2.938 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.569      ;
; -2.938 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.569      ;
; -2.928 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.359     ; 2.730      ;
; -2.927 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.359     ; 2.729      ;
; -2.913 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.544      ;
; -2.913 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.544      ;
; -2.913 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.544      ;
; -2.913 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.544      ;
; -2.910 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.541      ;
; -2.910 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.541      ;
; -2.910 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.541      ;
; -2.910 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.541      ;
; -2.909 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.540      ;
; -2.909 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.540      ;
; -2.909 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.540      ;
; -2.909 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.540      ;
; -2.901 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.532      ;
; -2.901 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.532      ;
; -2.901 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[19]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.532      ;
; -2.901 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[20]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.532      ;
; -2.886 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.518      ;
; -2.886 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.518      ;
; -2.885 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[8]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.517      ;
; -2.885 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[7]            ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.517      ;
; -2.884 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.516      ;
; -2.883 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.515      ;
; -2.883 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[13]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.515      ;
; -2.882 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[11]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.514      ;
; -2.880 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.512      ;
; -2.878 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.510      ;
; -2.877 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.509      ;
; -2.864 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.496      ;
; -2.864 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.496      ;
; -2.856 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.488      ;
; -2.854 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.486      ;
; -2.853 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.485      ;
; -2.849 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.535     ; 2.475      ;
; -2.831 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.463      ;
; -2.829 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.461      ;
; -2.828 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.460      ;
; -2.828 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.359     ; 2.630      ;
; -2.828 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.460      ;
; -2.827 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.459      ;
; -2.826 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.458      ;
; -2.825 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[23]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.457      ;
; -2.825 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[22]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.457      ;
; -2.825 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.457      ;
; -2.825 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.457      ;
; -2.824 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.456      ;
; -2.819 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.451      ;
; -2.817 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.449      ;
; -2.816 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.529     ; 2.448      ;
; -2.811 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[18] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.533     ; 2.439      ;
; -2.810 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[21]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.535     ; 2.436      ;
; -2.807 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.530     ; 2.438      ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.947 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.555      ;
; 7.947 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.555      ;
; 7.947 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.555      ;
; 7.947 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.555      ;
; 7.947 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.555      ;
; 7.947 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.555      ;
; 7.980 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.522      ;
; 7.980 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.522      ;
; 7.980 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.522      ;
; 7.980 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.522      ;
; 7.980 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.522      ;
; 7.980 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.522      ;
; 7.982 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.521      ;
; 7.982 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.521      ;
; 7.982 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.521      ;
; 7.982 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.521      ;
; 7.982 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.521      ;
; 7.982 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.521      ;
; 8.018 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.484      ;
; 8.051 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.451      ;
; 8.053 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.450      ;
; 8.058 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.445      ;
; 8.058 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.445      ;
; 8.058 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.445      ;
; 8.058 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.445      ;
; 8.058 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.445      ;
; 8.058 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.445      ;
; 8.077 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.720      ; 2.630      ;
; 8.077 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.720      ; 2.630      ;
; 8.079 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.720      ; 2.628      ;
; 8.110 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.720      ; 2.597      ;
; 8.110 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.720      ; 2.597      ;
; 8.112 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.721      ; 2.596      ;
; 8.112 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.721      ; 2.596      ;
; 8.112 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.720      ; 2.595      ;
; 8.113 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.390      ;
; 8.113 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.390      ;
; 8.113 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.390      ;
; 8.113 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.390      ;
; 8.113 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.390      ;
; 8.113 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.390      ;
; 8.114 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.721      ; 2.594      ;
; 8.129 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.374      ;
; 8.134 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[35] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.368      ;
; 8.134 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[35] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.368      ;
; 8.134 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[35] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.368      ;
; 8.134 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[35] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.368      ;
; 8.134 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[35] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.368      ;
; 8.134 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[35] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.368      ;
; 8.135 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.368      ;
; 8.135 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.368      ;
; 8.135 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.368      ;
; 8.135 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.368      ;
; 8.135 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.368      ;
; 8.135 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.368      ;
; 8.165 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.337      ;
; 8.165 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.337      ;
; 8.165 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.337      ;
; 8.165 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.337      ;
; 8.165 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.337      ;
; 8.165 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.337      ;
; 8.184 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.319      ;
; 8.188 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.721      ; 2.520      ;
; 8.188 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.721      ; 2.520      ;
; 8.189 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.313      ;
; 8.190 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.721      ; 2.518      ;
; 8.198 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[33] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.304      ;
; 8.198 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[33] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.304      ;
; 8.198 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[33] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.304      ;
; 8.198 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[33] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.304      ;
; 8.198 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[33] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.304      ;
; 8.198 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[33] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.304      ;
; 8.205 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[35] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.297      ;
; 8.206 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.297      ;
; 8.222 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.280      ;
; 8.224 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.516      ; 2.279      ;
; 8.227 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.693      ; 2.475      ;
; 8.227 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.693      ; 2.475      ;
; 8.228 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.695      ; 2.476      ;
; 8.236 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[39] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.515      ; 2.266      ;
; 8.243 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.721      ; 2.465      ;
; 8.243 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.721      ; 2.465      ;
; 8.245 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.721      ; 2.463      ;
; 8.257 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.720      ; 2.450      ;
; 8.258 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.720      ; 2.449      ;
; 8.260 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.720      ; 2.447      ;
; 8.260 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.693      ; 2.442      ;
; 8.260 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.693      ; 2.442      ;
; 8.261 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[34] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.695      ; 2.443      ;
; 8.262 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.694      ; 2.441      ;
; 8.262 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.694      ; 2.441      ;
; 8.263 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_cnt[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.696      ; 2.442      ;
; 8.264 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[35] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.720      ; 2.443      ;
; 8.264 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[35] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.720      ; 2.443      ;
; 8.265 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.745      ; 2.467      ;
; 8.265 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.745      ; 2.467      ;
; 8.265 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.745      ; 2.467      ;
; 8.265 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.745      ; 2.467      ;
; 8.265 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.745      ; 2.467      ;
; 8.265 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|spi_slave:spi_slave_inst|SPI_reg[36] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.745      ; 2.467      ;
+-------+------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 4.574      ;
; 46.095 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 4.333      ;
; 46.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 4.228      ;
; 46.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 4.136      ;
; 46.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 3.889      ;
; 46.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 3.585      ;
; 47.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 3.089      ;
; 47.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 3.064      ;
; 47.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 2.978      ;
; 47.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.974      ;
; 47.534 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 2.887      ;
; 47.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.777      ;
; 47.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 2.669      ;
; 47.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.635      ;
; 47.835 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.591      ;
; 47.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.564      ;
; 47.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.554      ;
; 47.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 2.475      ;
; 48.100 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.334      ;
; 48.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.164      ;
; 48.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.145      ;
; 48.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.092      ;
; 48.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.980      ;
; 48.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.929      ;
; 48.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.831      ;
; 48.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.735      ;
; 48.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.676      ;
; 48.931 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|sr[0]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.497      ;
; 48.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.476      ;
; 48.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.436      ;
; 49.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.314      ;
; 49.171 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.267      ;
; 49.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.161      ;
; 49.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.052      ;
; 49.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 0.615      ;
; 49.956 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.470      ;
; 95.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.061      ;
; 95.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.967      ;
; 95.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.964      ;
; 96.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.921      ;
; 96.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.917      ;
; 96.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.845      ;
; 96.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.843      ;
; 96.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.841      ;
; 96.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.839      ;
; 96.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.840      ;
; 96.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.837      ;
; 96.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.837      ;
; 96.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.837      ;
; 96.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.837      ;
; 96.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.836      ;
; 96.095 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.834      ;
; 96.095 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.835      ;
; 96.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.835      ;
; 96.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.834      ;
; 96.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.834      ;
; 96.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.834      ;
; 96.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.833      ;
; 96.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.831      ;
; 96.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.832      ;
; 96.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.831      ;
; 96.100 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.831      ;
; 96.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.826      ;
; 96.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.813      ;
; 96.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.806      ;
; 96.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.805      ;
; 96.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.799      ;
; 96.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.820      ;
; 96.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.736      ;
; 96.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.735      ;
; 96.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.735      ;
; 96.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.734      ;
; 96.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.731      ;
; 96.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.730      ;
; 96.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.728      ;
; 96.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.728      ;
; 96.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.726      ;
; 96.226 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.726      ;
; 96.229 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.723      ;
; 96.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.715      ;
; 96.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.716      ;
; 96.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.714      ;
; 96.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.679      ;
; 96.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.678      ;
; 96.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.676      ;
; 96.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.677      ;
; 96.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.673      ;
; 96.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.673      ;
; 96.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.672      ;
; 96.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.671      ;
; 96.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.672      ;
; 96.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.669      ;
; 96.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.670      ;
; 96.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.671      ;
; 96.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.669      ;
; 96.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.670      ;
; 96.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.668      ;
; 96.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.664      ;
; 96.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.663      ;
; 96.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.683      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.102 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a81~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.427      ;
; 0.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.440      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.462      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][153]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a153~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.464      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.466      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][156]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a153~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.466      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][144]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.467      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.467      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.467      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.464      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a81~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.468      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a81~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.468      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.465      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.465      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.469      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.471      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.471      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][150]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.471      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a81~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.471      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a81~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.467      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.468      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][127]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a126~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.468      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][155]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a153~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.471      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][145]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.468      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.469      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.469      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.473      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.470      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.471      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.473      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][154]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a153~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.473      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][108]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.470      ;
; 0.145 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                                 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.473      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.474      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.475      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.472      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][152]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.475      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.471      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.471      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.477      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.473      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.479      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][140]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a135~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.475      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.479      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][84]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a81~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.479      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][126]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a126~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.478      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.477      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.477      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|writedata[11]                                                                                                                                                                                                                                         ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_nios2_gen2_0_cpu_nios2_ocimem|unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a8~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.480      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a81~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.479      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a63~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.480      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.482      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][86]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a81~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.480      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][134]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a126~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.483      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.491      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][118]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a117~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.487      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.486      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][106]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a99~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.483      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][79]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.483      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.481      ;
; 0.158 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                                                                                                                 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.486      ;
; 0.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.487      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.486      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][147]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a144~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.486      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.486      ;
; 0.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][112]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.487      ;
; 0.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.489      ;
; 0.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][114]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.488      ;
; 0.163 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                                                                                  ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.486      ;
; 0.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][100]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a99~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.490      ;
; 0.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][113]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.490      ;
; 0.165 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|D_iw[29]                                                                                                                                                                                                                                                                                                                        ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_a_module:unsaved_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.500      ;
; 0.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][103]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a99~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.491      ;
; 0.168 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                                                                 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.496      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][119]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a117~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.501      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.495      ;
; 0.171 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                  ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_r:the_unsaved_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.494      ;
; 0.173 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|D_iw[25]                                                                                                                                                                                                                                                                                                                        ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_register_bank_b_module:unsaved_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.506      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a45~porta_address_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.508      ;
; 0.176 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.333      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][157]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a153~porta_datain_reg0                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 0.498      ;
; 0.181 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.337      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a90~porta_datain_reg0                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.505      ;
; 0.184 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_east|active                                                                                                                                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_east|active                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_west|active                                                                                                                                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|touch_buffer:touch_buffer_west|active                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_pix[0]                                                                                                                                                                                                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_pix[0]                                                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.144 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[3]                                                                                                                                                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.470      ;
; 0.145 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[8]                                                                                                                                                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0     ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.470      ;
; 0.147 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[9]                                                                                                                                                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_datain_reg0     ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.472      ;
; 0.148 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[1]                                                                                                                                                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.474      ;
; 0.151 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[0]                                                                                                                                                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.477      ;
; 0.151 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mDATAOUT[2]                                                                                                                                                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_datain_reg0     ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.477      ;
; 0.155 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.483      ;
; 0.162 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.486      ;
; 0.163 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.487      ;
; 0.167 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.490      ;
; 0.168 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.492      ;
; 0.170 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.497      ;
; 0.175 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.179 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.503      ;
; 0.180 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.507      ;
; 0.181 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~porta_address_reg0    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.504      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_rw                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[3]                                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|RD_MASK[1]                                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|RD_MASK[1]                                                                                                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|REF_ACK                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_write                                                                                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|ex_read                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Write                                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Write                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mWR_DONE                                                                                                                                                             ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|WR_MASK[0]                                                                                                                                                           ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|WR_MASK[0]                                                                                                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~porta_address_reg0   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.515      ;
; 0.192 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[1]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[1]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[1]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[1]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CKE                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|CKE                                                                                                                                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[22]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[11]                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[11]                                                                                                                                                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[9]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[9]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[17]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[7]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[7]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rw_shift[1]                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rw_shift[0]                                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[5]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[5]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_load_mode                                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[1]                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_precharge                                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CS_N                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|CS_N                                                                                                                                                                 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|BA[1]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|BA[1]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[23]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[12]                                                                                                                                                               ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[18]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[8]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[8]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[6]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[6]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CAS_N                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|CAS_N                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[4]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[4]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[2]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[2]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[12]                                                                                                                                             ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[6]                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[6]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[3]                                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                                       ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[14]                                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_shift[0]                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|rp_done                                                                                                                                            ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|SA[3]                                                                                                                                                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|CM_ACK                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[3]                                                                                                                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|SA[3]                                                                                                                                              ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|oe4                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|OE                                                                                                                                                 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.204 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|init_timer[15]                                                                                                                 ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6424:auto_generated|ram_block1a27~portb_address_reg0                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.456      ;
; 0.186 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                  ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                    ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|unsaved_nios2_gen2_0_cpu_nios2_oci:the_unsaved_nios2_gen2_0_cpu_nios2_oci|unsaved_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_nios2_gen2_0_cpu_debug_slave_wrapper|unsaved_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_254|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_254|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                         ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                         ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_381|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_381|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_366|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_366|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_316|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_316|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_298|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_298|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_269|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_269|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_186|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_186|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_177|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_162|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_162|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_156|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_156|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[1]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_257|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_257|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                         ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_491|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_491|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_488|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_488|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_482|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_482|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_446|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_446|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_431|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_431|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_405|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_405|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_387|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_387|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_375|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_375|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_369|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_369|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_340|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_340|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_322|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_322|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_319|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_319|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_313|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_313|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_310|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_310|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_301|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_301|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_295|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_295|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_289|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_289|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                       ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.179 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                                               ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|wait_dly                                                                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|wait_dly                                                                                                                                                                                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.201 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.497      ;
; 0.210 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.216 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.216 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.252 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[3]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[3]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.380      ;
; 0.252 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.260 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.387      ;
; 0.262 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[4]                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[4]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.390      ;
; 0.266 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[6]                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[6]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.383      ;
; 0.268 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[5]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[5]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.386      ;
; 0.274 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[0]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[0]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.391      ;
; 0.278 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_blue[4]                                                                                                                                             ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[4]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.395      ;
; 0.285 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.296 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.300 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.308 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.436      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.439      ;
; 0.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.439      ;
; 0.314 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.442      ;
; 0.314 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.442      ;
; 0.314 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.442      ;
; 0.315 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.443      ;
; 0.319 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.324 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mhd                                                                                                                                                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oHD                                                                                                                                                      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.453      ;
; 0.332 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.452      ;
; 0.338 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[2]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[2]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.455      ;
; 0.338 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.458      ;
; 0.349 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.470      ;
; 0.349 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.470      ;
; 0.351 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.642      ;
; 0.352 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.466      ;
; 0.353 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.676      ;
; 0.356 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.679      ;
; 0.358 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.651      ;
; 0.367 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.481      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.495      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.662      ;
; 0.375 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.503      ;
; 0.376 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.496      ;
; 0.376 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.504      ;
; 0.377 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.505      ;
; 0.383 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[4]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[4]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.500      ;
; 0.383 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.314      ;
; 0.384 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[7]                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[7]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.314      ;
; 0.384 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[2]                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[2]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.314      ;
; 0.385 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.316      ;
; 0.386 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_green[6]                                                                                                                                            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[6]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.316      ;
; 0.395 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[7]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[7]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.165     ; 0.314      ;
; 0.395 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[1]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[1]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.165     ; 0.314      ;
; 0.398 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|read_red[6]                                                                                                                                              ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[6]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.165     ; 0.317      ;
; 0.401 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.008     ; 0.497      ;
; 0.402 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.008     ; 0.498      ;
; 0.403 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.008     ; 0.499      ;
; 0.429 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[10]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.557      ;
; 0.429 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.543      ;
; 0.430 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[10]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[10]                                                                                                                                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.558      ;
; 0.432 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                                                        ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                                                        ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.552      ;
; 0.437 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[0]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.565      ;
; 0.438 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.566      ;
; 0.438 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.566      ;
; 0.442 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                                                      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.564      ;
; 0.443 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.558      ;
; 0.444 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.375      ;
; 0.444 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[0]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.572      ;
; 0.445 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.573      ;
; 0.445 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.573      ;
; 0.446 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                                                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                  ; Launch Clock                                                                       ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.300     ; 1.809      ;
; -2.556 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.300     ; 1.809      ;
; -2.308 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[12]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.294     ; 1.567      ;
; -2.308 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[14]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.299     ; 1.562      ;
; -2.308 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[14]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.296     ; 1.565      ;
; -2.308 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[15]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.296     ; 1.565      ;
; -2.308 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[16]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.296     ; 1.565      ;
; -2.308 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[17]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.298     ; 1.563      ;
; -2.308 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[17]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.296     ; 1.565      ;
; -2.308 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[18]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.296     ; 1.565      ;
; -2.308 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[18]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.298     ; 1.563      ;
; -2.308 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[19]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.296     ; 1.565      ;
; -2.308 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[19]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.298     ; 1.563      ;
; -2.308 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[20]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.296     ; 1.565      ;
; -2.308 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[20]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.298     ; 1.563      ;
; -2.308 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[21]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.296     ; 1.565      ;
; -2.308 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[21]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.298     ; 1.563      ;
; -2.308 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[22]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.298     ; 1.563      ;
; -2.308 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[22]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.296     ; 1.565      ;
; -2.308 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[23]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.298     ; 1.563      ;
; -2.307 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.300     ; 1.560      ;
; -2.307 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|no_data_yet                                                                                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.300     ; 1.560      ;
; -2.307 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|loading_buf                                                                                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.300     ; 1.560      ;
; -2.307 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[11]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.296     ; 1.564      ;
; -2.307 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[12]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.296     ; 1.564      ;
; -2.307 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[13]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.294     ; 1.566      ;
; -2.307 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[13]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.296     ; 1.564      ;
; -2.307 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[15]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.294     ; 1.566      ;
; -2.307 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|base_read_addr2[16]                                                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.295     ; 1.565      ;
; -2.303 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[1]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.288     ; 1.568      ;
; -2.303 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[6]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.288     ; 1.568      ;
; -2.303 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[7]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.288     ; 1.568      ;
; -2.303 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[2]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.288     ; 1.568      ;
; -2.303 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[6]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.288     ; 1.568      ;
; -2.303 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[7]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.288     ; 1.568      ;
; -2.299 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[0]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.303     ; 1.549      ;
; -2.299 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[1]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.303     ; 1.549      ;
; -2.299 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[2]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.303     ; 1.549      ;
; -2.299 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[3]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.303     ; 1.549      ;
; -2.299 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[4]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.303     ; 1.549      ;
; -2.299 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_dly[5]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.303     ; 1.549      ;
; -2.114 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[5]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.103     ; 1.564      ;
; -2.113 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[0]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 1.568      ;
; -2.113 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[2]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 1.568      ;
; -2.113 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[4]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 1.568      ;
; -2.113 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[5]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 1.568      ;
; -2.113 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[4]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 1.568      ;
; -2.113 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[4]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 1.568      ;
; -2.113 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[6]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.098     ; 1.568      ;
; -2.110 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[1]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.105     ; 1.558      ;
; -2.110 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[7]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.105     ; 1.558      ;
; -2.109 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|wait_dly                                                                                                                                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.112     ; 1.550      ;
; -2.109 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|loading                                                                                                                                                                   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.112     ; 1.550      ;
; -2.109 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oVD                                                                                                                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.108     ; 1.554      ;
; -2.108 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|max_read_addr2[23]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 1.565      ;
; -2.104 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mvd                                                                                                                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.102     ; 1.555      ;
; -2.104 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[0]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.105     ; 1.552      ;
; -2.104 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[3]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.105     ; 1.552      ;
; -2.103 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_G[1]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.103     ; 1.553      ;
; -2.102 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_R[3]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.087     ; 1.568      ;
; -2.099 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.101     ; 1.551      ;
; -2.099 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.101     ; 1.551      ;
; -2.099 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.101     ; 1.551      ;
; -2.099 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.101     ; 1.551      ;
; -2.099 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.101     ; 1.551      ;
; -2.099 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.101     ; 1.551      ;
; -2.099 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.101     ; 1.551      ;
; -2.099 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[10]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.101     ; 1.551      ;
; -2.099 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[5]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.101     ; 1.551      ;
; -2.099 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[6]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.101     ; 1.551      ;
; -2.099 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[7]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.101     ; 1.551      ;
; -2.099 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|mhd                                                                                                                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.101     ; 1.551      ;
; -2.099 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oHD                                                                                                                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.100     ; 1.552      ;
; -2.099 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[0]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.095     ; 1.557      ;
; -2.099 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[2]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.095     ; 1.557      ;
; -2.099 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[3]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.095     ; 1.557      ;
; -2.099 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[5]                                                                                                                    ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.095     ; 1.557      ;
; -2.094 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[0]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 1.551      ;
; -2.094 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 1.551      ;
; -2.094 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 1.551      ;
; -2.094 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 1.551      ;
; -2.094 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 1.551      ;
; -2.094 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 1.551      ;
; -2.094 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 1.551      ;
; -2.094 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 1.551      ;
; -2.094 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 1.551      ;
; -2.094 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                     ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.096     ; 1.551      ;
; 28.234 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.117      ; 2.141      ;
; 28.234 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.117      ; 2.141      ;
; 28.234 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.117      ; 2.141      ;
; 28.234 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.117      ; 2.141      ;
; 28.234 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.117      ; 2.141      ;
; 28.234 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.117      ; 2.141      ;
; 28.234 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.117      ; 2.141      ;
; 28.234 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.117      ; 2.141      ;
; 28.236 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.112      ; 2.134      ;
; 28.236 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.112      ; 2.134      ;
; 28.236 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.112      ; 2.134      ;
; 28.236 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.112      ; 2.134      ;
; 28.251 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; 0.111      ; 2.118      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                       ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -1.345 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.527     ; 0.979      ;
; -1.345 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.304        ; -0.527     ; 0.979      ;
; 6.444  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.573     ; 1.920      ;
; 6.444  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.573     ; 1.920      ;
; 6.720  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.425     ; 1.760      ;
; 6.720  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.425     ; 1.760      ;
; 6.720  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.425     ; 1.760      ;
; 6.720  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.425     ; 1.760      ;
; 6.720  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.425     ; 1.760      ;
; 6.720  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.425     ; 1.760      ;
; 6.720  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.425     ; 1.760      ;
; 6.720  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.425     ; 1.760      ;
; 6.720  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.425     ; 1.760      ;
; 6.720  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.425     ; 1.760      ;
; 6.720  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.425     ; 1.760      ;
; 6.720  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.425     ; 1.760      ;
; 6.720  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.425     ; 1.760      ;
; 6.720  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.425     ; 1.760      ;
; 6.720  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.425     ; 1.760      ;
; 6.720  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.425     ; 1.760      ;
; 6.756  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.425     ; 1.778      ;
; 6.792  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[0]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.570      ;
; 6.792  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[1]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.570      ;
; 6.792  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[2]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.570      ;
; 6.792  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[3]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.570      ;
; 6.792  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[4]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.570      ;
; 6.792  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[5]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.570      ;
; 6.792  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[6]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.570      ;
; 6.792  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[7]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.570      ;
; 6.792  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[8]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.570      ;
; 6.792  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[9]                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.570      ;
; 6.792  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[10]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.570      ;
; 6.792  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[11]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.570      ;
; 6.792  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[12]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.570      ;
; 6.792  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[13]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.570      ;
; 6.792  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[14]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.570      ;
; 6.792  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|timer[15]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.575     ; 1.570      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[23]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.579     ; 1.559      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[22]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.579     ; 1.559      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[21]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.558      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[20]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.579     ; 1.559      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[19]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.558      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[18]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.579     ; 1.559      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[15]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.579     ; 1.559      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[14]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.579     ; 1.559      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[13]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.558      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mADDR[12]                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.558      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[12]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.558      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[13]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.558      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[14]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.558      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[15]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.558      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[16]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.558      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[17]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.558      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[18]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.558      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[19]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.558      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[20]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.558      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[21]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.558      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[22]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.558      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rWR1_ADDR[23]                                                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.580     ; 1.558      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mLENGTH[1]                                                                                                                                                           ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.572     ; 1.566      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.570      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.567     ; 1.571      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[2]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.573     ; 1.565      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[5] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.570      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[1]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.570      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.570      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.570      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.570      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.571     ; 1.567      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.571     ; 1.567      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[2]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.570      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.571     ; 1.567      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[3]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.570      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.571     ; 1.567      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[4]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.570      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[5]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.570      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.571     ; 1.567      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[6]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.570      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.571     ; 1.567      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.571     ; 1.567      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[7]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.570      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[4]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.573     ; 1.565      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Read                                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.573     ; 1.565      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|OUT_VALID                                                                                                                                                            ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.573     ; 1.565      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|mRD_DONE                                                                                                                                                             ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.573     ; 1.565      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|RD_MASK[1]                                                                                                                                                           ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.573     ; 1.565      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|IN_REQ                                                                                                                                                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.573     ; 1.565      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.570      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[7] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.570      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_b[0]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.570      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.572     ; 1.566      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp|dffe13a[0]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.568     ; 1.570      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.571     ; 1.567      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[7]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.573     ; 1.565      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[3]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.573     ; 1.565      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|ST[0]                                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.573     ; 1.565      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.579     ; 1.559      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.579     ; 1.559      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.579     ; 1.559      ;
; 6.799  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.579     ; 1.559      ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.742  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.325      ; 1.570      ;
; 8.742  ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.325      ; 1.570      ;
; 17.592 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.128      ; 2.491      ;
; 17.592 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.128      ; 2.491      ;
; 17.592 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.128      ; 2.491      ;
; 17.592 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.128      ; 2.491      ;
; 17.592 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.128      ; 2.491      ;
; 17.592 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.128      ; 2.491      ;
; 17.592 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.128      ; 2.491      ;
; 17.592 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.128      ; 2.491      ;
; 17.627 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[0]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.325      ;
; 17.627 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[1]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.325      ;
; 17.627 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[2]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.325      ;
; 17.627 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[3]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.325      ;
; 17.627 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[4]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.325      ;
; 17.627 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[5]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.325      ;
; 17.627 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[6]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.325      ;
; 17.627 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[7]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.325      ;
; 17.627 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[8]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.325      ;
; 17.627 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[9]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.325      ;
; 17.627 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[10]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.325      ;
; 17.627 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[11]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.325      ;
; 17.627 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[12]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.325      ;
; 17.627 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[13]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.325      ;
; 17.632 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[14]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.325      ;
; 17.632 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[15]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.325      ;
; 17.632 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[16]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.325      ;
; 17.632 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[17]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.325      ;
; 17.632 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[18]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.325      ;
; 17.632 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[19]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.325      ;
; 17.632 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[20]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.325      ;
; 17.632 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[21]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.325      ;
; 17.632 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[22]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.325      ;
; 17.632 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[23]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.325      ;
; 17.632 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[24]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.325      ;
; 17.632 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[25]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.325      ;
; 17.669 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|force_reload                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.283      ;
; 17.669 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|unsaved_jtag_uart_0_scfifo_w:the_unsaved_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.288      ;
; 17.669 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.288      ;
; 17.669 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.288      ;
; 17.669 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.288      ;
; 17.669 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.288      ;
; 17.669 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.288      ;
; 17.669 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.288      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|D_iw[16]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.284      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|D_iw[20]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.284      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|D_iw[21]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.284      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_nios2_gen2_0:nios2_gen2_0|unsaved_nios2_gen2_0_cpu:cpu|D_iw[22]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.284      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.284      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.284      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.284      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.284      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.286      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.284      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.284      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.284      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.284      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|timeout_occurred                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.286      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|control_register[1]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.286      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_is_running                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.286      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|control_register[0]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.286      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|control_register[3]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.286      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|control_register[2]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.286      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[2]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.282      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[0]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.282      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[1]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.283      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[3]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.283      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[5]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.282      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[4]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.282      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[7]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.282      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[6]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.282      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[12]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.282      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[8]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.282      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[9]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.283      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[10]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.282      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[11]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.283      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[14]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.282      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[13]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.283      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_h_register[15]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.282      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[0]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.284      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[1]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.283      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[3]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.283      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[5]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.284      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[9]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.283      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[11]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.283      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[12]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.284      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[13]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.283      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[14]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.284      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|period_l_register[15]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.284      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[23]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.286      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[22]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.286      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[21]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.286      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[20]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.286      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[3]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 2.288      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[19]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 2.288      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[2]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 2.288      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[18]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 2.288      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[1]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 2.288      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[17]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 2.288      ;
; 17.670 ; unsaved:u0|altera_reset_controller:rst_controller|r_sync_rst            ; unsaved:u0|unsaved_timer_0:timer_0|counter_snapshot[0]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 2.288      ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.609      ;
; 48.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.609      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.898      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.898      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.898      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.898      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.897      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.897      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_414|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.896      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_257|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.899      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_257|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.899      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_257|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.899      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_258|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.899      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_260|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.899      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_260|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.899      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_260|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.899      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_261|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.899      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_414|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.896      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_415|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.896      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_417|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.896      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_417|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.896      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_417|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.896      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_418|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.896      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.893      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.893      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.893      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.893      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.900      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.900      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.900      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.900      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.900      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.900      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.900      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.900      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.900      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.900      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.900      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.900      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.900      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.900      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.900      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.900      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.898      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.898      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.898      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.898      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.898      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.898      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.898      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.898      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.898      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.897      ;
; 98.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.897      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.896      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.896      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.900      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.897      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_251|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.895      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_242|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.899      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.894      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.894      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.894      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.894      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.894      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.894      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.894      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.894      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.894      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.898      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.898      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.898      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_242|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.899      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_243|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.899      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_245|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.899      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_245|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.899      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_245|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.899      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_246|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.899      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_248|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.899      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_248|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.899      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_248|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.899      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_251|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.895      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_252|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.895      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_254|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.895      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_254|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.895      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_254|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.895      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_255|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.895      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.897      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.897      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.897      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.897      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.897      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.895      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[160]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.895      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[159]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.895      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.895      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.895      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.895      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.895      ;
; 98.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.895      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.451 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.273      ; 0.808      ;
; 0.451 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.273      ; 0.808      ;
; 0.451 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.273      ; 0.808      ;
; 0.451 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.273      ; 0.808      ;
; 0.451 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.273      ; 0.808      ;
; 0.451 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.273      ; 0.808      ;
; 0.451 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.273      ; 0.808      ;
; 0.451 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.273      ; 0.808      ;
; 0.476 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.808      ;
; 0.476 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.808      ;
; 0.476 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.808      ;
; 0.476 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.808      ;
; 0.476 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.808      ;
; 0.476 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.808      ;
; 0.476 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.808      ;
; 0.484 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe21a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.606      ;
; 0.484 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.606      ;
; 0.671 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.794      ;
; 0.671 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.794      ;
; 0.671 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.794      ;
; 0.671 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.794      ;
; 0.671 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.794      ;
; 0.671 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.794      ;
; 0.671 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.794      ;
; 0.844 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.963      ;
; 0.844 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.963      ;
; 0.844 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.963      ;
; 0.844 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.963      ;
; 0.844 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.963      ;
; 0.844 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.963      ;
; 0.844 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.963      ;
; 0.844 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.963      ;
; 0.844 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.963      ;
; 0.844 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.963      ;
; 0.844 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.963      ;
; 0.844 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.963      ;
; 0.844 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe19|dffe20a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.963      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.131     ; 1.421      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.131     ; 1.421      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.131     ; 1.421      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.131     ; 1.421      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.137     ; 1.415      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.137     ; 1.415      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.137     ; 1.415      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.137     ; 1.415      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.137     ; 1.415      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.137     ; 1.415      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.137     ; 1.415      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.137     ; 1.415      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.137     ; 1.415      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.137     ; 1.415      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.137     ; 1.415      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.137     ; 1.415      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.137     ; 1.415      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.137     ; 1.415      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.137     ; 1.415      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.137     ; 1.415      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.131     ; 1.421      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.131     ; 1.421      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.131     ; 1.421      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.131     ; 1.421      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.131     ; 1.421      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.131     ; 1.421      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.131     ; 1.421      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[5]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.131     ; 1.421      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[6]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.131     ; 1.421      ;
; 1.468 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[7]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.131     ; 1.421      ;
; 1.469 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.131     ; 1.422      ;
; 1.469 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.134     ; 1.419      ;
; 1.469 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.134     ; 1.419      ;
; 1.469 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.134     ; 1.419      ;
; 1.469 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.134     ; 1.419      ;
; 1.469 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.134     ; 1.419      ;
; 1.469 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.134     ; 1.419      ;
; 1.469 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.134     ; 1.419      ;
; 1.469 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.131     ; 1.422      ;
; 1.469 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.131     ; 1.422      ;
; 1.469 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.131     ; 1.422      ;
; 1.469 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.131     ; 1.422      ;
; 1.469 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.131     ; 1.422      ;
; 1.469 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.131     ; 1.422      ;
; 1.469 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.131     ; 1.422      ;
; 1.469 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_touch:mtl_touch_inst|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.131     ; 1.422      ;
; 1.471 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_pix[0]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.133     ; 1.422      ;
; 1.472 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_pix[1]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.133     ; 1.423      ;
; 1.472 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_pix[2]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.133     ; 1.423      ;
; 1.472 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_pix[3]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.133     ; 1.423      ;
; 1.472 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                                ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|counter_pix[4]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.133     ; 1.423      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.613      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.613      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.613      ;
; 0.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.803      ;
; 0.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.803      ;
; 0.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.803      ;
; 0.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.803      ;
; 0.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.819      ;
; 0.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.819      ;
; 0.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.819      ;
; 0.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.837      ;
; 0.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.837      ;
; 0.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.921      ;
; 0.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.921      ;
; 0.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.921      ;
; 0.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.921      ;
; 0.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.921      ;
; 0.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.921      ;
; 0.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.921      ;
; 0.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.921      ;
; 0.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.921      ;
; 0.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.956      ;
; 0.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.956      ;
; 1.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.199      ;
; 1.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.199      ;
; 1.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.199      ;
; 1.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.209      ;
; 1.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.209      ;
; 1.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.209      ;
; 1.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.209      ;
; 1.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.209      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.241      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.241      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.241      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.241      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.241      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.241      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.241      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.241      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.241      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.241      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.241      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.241      ;
; 1.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.233      ;
; 1.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.246      ;
; 1.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.246      ;
; 1.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.246      ;
; 1.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.246      ;
; 1.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.246      ;
; 1.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.246      ;
; 1.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.246      ;
; 1.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.246      ;
; 1.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.246      ;
; 1.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.246      ;
; 1.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.249      ;
; 1.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.253      ;
; 1.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.253      ;
; 1.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.253      ;
; 1.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.253      ;
; 1.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.253      ;
; 1.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.253      ;
; 1.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.249      ;
; 1.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.277      ;
; 1.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.277      ;
; 1.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.277      ;
; 1.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.277      ;
; 1.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.277      ;
; 1.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.277      ;
; 1.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.277      ;
; 1.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.277      ;
; 1.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.277      ;
; 1.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.277      ;
; 1.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.277      ;
; 1.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.277      ;
; 1.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.277      ;
; 1.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.277      ;
; 1.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.395      ;
; 1.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.395      ;
; 1.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.395      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.586      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.586      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.586      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.586      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.586      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.586      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.586      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.586      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.586      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.586      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.586      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.586      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.586      ;
; 1.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; unsaved:u0|unsaved_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:unsaved_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.586      ;
; 1.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.718      ;
; 1.585 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.722      ;
; 1.585 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.719      ;
; 1.585 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.720      ;
; 1.585 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_37|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.720      ;
; 1.585 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_5qo:auto_generated|sld_reserved_DE0_NANO_auto_signaltap_0_1_eb30:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.720      ;
; 1.585 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.719      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                       ; Latch Clock                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.647 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.766      ;
; 0.647 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe17a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.766      ;
; 0.856 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.994      ;
; 0.856 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.994      ;
; 0.922 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 1.258      ;
; 0.922 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 1.258      ;
; 0.922 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 1.258      ;
; 0.922 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 1.258      ;
; 0.922 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 1.258      ;
; 0.961 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[7]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.101      ;
; 0.961 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[9]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.101      ;
; 1.039 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.381      ;
; 1.039 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.381      ;
; 1.039 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.381      ;
; 1.039 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.381      ;
; 1.039 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.381      ;
; 1.039 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.381      ;
; 1.119 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.258      ;
; 1.119 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.258      ;
; 1.119 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.258      ;
; 1.119 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.258      ;
; 1.119 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.258      ;
; 1.119 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.258      ;
; 1.119 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.258      ;
; 1.119 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.258      ;
; 1.119 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.258      ;
; 1.179 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.499      ;
; 1.179 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.499      ;
; 1.179 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.499      ;
; 1.179 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.499      ;
; 1.179 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.499      ;
; 1.225 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[2]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.365      ;
; 1.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[0]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.372      ;
; 1.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[10]                                                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.372      ;
; 1.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.372      ;
; 1.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.372      ;
; 1.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.372      ;
; 1.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.372      ;
; 1.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.372      ;
; 1.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.372      ;
; 1.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[8]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.372      ;
; 1.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[3]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.372      ;
; 1.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[1]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.372      ;
; 1.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[5]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.372      ;
; 1.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[4]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.372      ;
; 1.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|rdptr_g[6]                                                   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.372      ;
; 1.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.372      ;
; 1.233 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]  ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.372      ;
; 1.236 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.381      ;
; 1.236 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.381      ;
; 1.363 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a8~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.206      ; 1.673      ;
; 1.386 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.205      ; 1.681      ;
; 1.386 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.205      ; 1.681      ;
; 1.386 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.205      ; 1.681      ;
; 1.386 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.205      ; 1.681      ;
; 1.528 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a4~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 1.834      ;
; 1.541 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 1.853      ;
; 1.542 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|ram_block11a12~portb_address_reg0   ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 1.848      ;
; 1.551 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.842      ;
; 1.551 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.842      ;
; 1.551 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.842      ;
; 1.551 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.842      ;
; 1.551 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[20]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.842      ;
; 1.551 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[21]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.842      ;
; 1.551 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[22]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.842      ;
; 1.551 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[23]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.842      ;
; 1.564 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.861      ;
; 1.564 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.861      ;
; 1.564 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.861      ;
; 1.564 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                              ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.861      ;
; 1.564 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[16]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.861      ;
; 1.564 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[17]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.861      ;
; 1.564 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[18]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.861      ;
; 1.564 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[19]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.861      ;
; 1.565 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.856      ;
; 1.565 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.856      ;
; 1.565 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.856      ;
; 1.565 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:rdaclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                             ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.856      ;
; 2.013 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[0]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.774     ; 1.412      ;
; 2.013 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[1]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.774     ; 1.412      ;
; 2.013 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[3]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.774     ; 1.412      ;
; 2.013 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[4]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.774     ; 1.412      ;
; 2.013 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[5]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.774     ; 1.412      ;
; 2.013 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[6]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.774     ; 1.412      ;
; 2.013 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[7]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.774     ; 1.412      ;
; 2.013 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[8]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.774     ; 1.412      ;
; 2.013 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[9]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.774     ; 1.412      ;
; 2.013 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|y_cnt[2]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.774     ; 1.412      ;
; 2.019 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[0]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.773     ; 1.419      ;
; 2.019 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[2]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.773     ; 1.419      ;
; 2.019 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[3]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.772     ; 1.420      ;
; 2.019 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|oLCD_B[5]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.772     ; 1.420      ;
; 2.020 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[0]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.779     ; 1.414      ;
; 2.020 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[1]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.779     ; 1.414      ;
; 2.020 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[2]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.779     ; 1.414      ;
; 2.020 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[3]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.779     ; 1.414      ;
; 2.020 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[4]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.779     ; 1.414      ;
; 2.020 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[8]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.779     ; 1.414      ;
; 2.020 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[9]                                                                                                                                                 ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.779     ; 1.414      ;
; 2.020 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mtl_controller:mtl_ctrl_inst|mtl_display:mtl_display_inst|x_cnt[10]                                                                                                                                                ; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.779     ; 1.414      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                              ; Launch Clock                                                                       ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.661 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[4]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.965      ;
; 0.661 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[1]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.965      ;
; 0.661 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[3]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.965      ;
; 0.667 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe17a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.029     ; 0.873      ;
; 0.667 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|load_new                                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0]                                ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.029     ; 0.873      ;
; 0.724 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[3]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.846      ;
; 0.724 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[0]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.846      ;
; 0.724 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[1]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.846      ;
; 0.743 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[6]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.867      ;
; 0.743 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[9]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.867      ;
; 0.743 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.867      ;
; 0.743 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.867      ;
; 0.842 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[4]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.965      ;
; 0.842 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[3]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.965      ;
; 0.842 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[1]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.965      ;
; 0.842 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[2]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.965      ;
; 0.842 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[7]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.965      ;
; 0.842 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[6]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.965      ;
; 0.845 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[8]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.967      ;
; 0.845 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[6]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.967      ;
; 0.845 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[5]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.967      ;
; 0.845 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[4]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.967      ;
; 0.845 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp|dffe16a[5]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.967      ;
; 0.845 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[3]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.967      ;
; 0.845 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[2]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.967      ;
; 0.845 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[1]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.967      ;
; 0.845 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[0]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.967      ;
; 0.859 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[5]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.984      ;
; 0.859 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[3]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.984      ;
; 0.859 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[4]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.984      ;
; 0.859 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[2]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.984      ;
; 0.859 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[6]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.984      ;
; 0.859 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[7]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.984      ;
; 0.859 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.984      ;
; 0.859 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.984      ;
; 0.859 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.984      ;
; 0.859 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.984      ;
; 0.859 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.984      ;
; 0.859 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.984      ;
; 0.859 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.984      ;
; 0.969 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[0]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.098      ;
; 0.969 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity8                          ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.098      ;
; 0.969 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a1                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.098      ;
; 0.969 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[2]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.098      ;
; 0.969 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[7]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.098      ;
; 0.969 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[6]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.098      ;
; 0.969 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[8]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.098      ;
; 0.969 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a2                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.098      ;
; 0.969 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity9a0                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.098      ;
; 0.969 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[1]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.098      ;
; 0.984 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[10]                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.113      ;
; 0.984 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter10a[9]                    ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.113      ;
; 0.984 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[11]                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.113      ;
; 0.984 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.113      ;
; 0.984 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[9]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.113      ;
; 0.984 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[8]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.113      ;
; 0.984 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[5]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.113      ;
; 0.984 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[10]                                                  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.113      ;
; 0.984 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|wrptr_g[0]                                                   ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.113      ;
; 0.984 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[10]                                          ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.113      ;
; 1.010 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[2]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.135      ;
; 1.010 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[5]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.135      ;
; 1.010 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[4]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.135      ;
; 1.010 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[8]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.135      ;
; 1.010 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.135      ;
; 1.030 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[7]                                ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.154      ;
; 1.030 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.154      ;
; 1.030 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|delayed_wrptr_g[7]                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.154      ;
; 1.030 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.154      ;
; 1.030 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.154      ;
; 1.030 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.154      ;
; 1.030 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.154      ;
; 1.030 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.154      ;
; 1.030 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.154      ;
; 1.030 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.154      ;
; 1.030 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.154      ;
; 1.030 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.154      ;
; 1.030 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.154      ;
; 1.030 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_3dc:wraclr|dffe18a[0] ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.154      ;
; 2.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[9]                                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.069     ; 1.426      ;
; 2.311 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[1] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.065     ; 1.430      ;
; 2.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[8] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.066     ; 1.430      ;
; 2.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[3] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.066     ; 1.430      ;
; 2.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[2] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.066     ; 1.430      ;
; 2.312 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a[0] ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.066     ; 1.430      ;
; 2.320 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[16]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.089     ; 1.415      ;
; 2.324 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.082     ; 1.426      ;
; 2.324 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.082     ; 1.426      ;
; 2.324 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.082     ; 1.426      ;
; 2.324 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.082     ; 1.426      ;
; 2.324 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.082     ; 1.426      ;
; 2.502 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|INIT_REQ                                                                                                                       ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.271     ; 1.415      ;
; 2.502 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|REFRESH                                                                                                                        ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.271     ; 1.415      ;
; 2.502 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|control_interface:u_control_interface|LOAD_MODE                                                                                                                      ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.271     ; 1.415      ;
; 2.502 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|command:u_command|do_initial                                                                                                                                         ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.271     ; 1.415      ;
; 2.508 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[12]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 1.426      ;
; 2.508 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[14]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 1.426      ;
; 2.508 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[15]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 1.426      ;
; 2.508 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[17]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.267     ; 1.425      ;
; 2.508 ; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]                                                                                                                                               ; unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_ADDR[18]~_emulated                                                                                                                                              ; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.267     ; 1.425      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 282
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.840
Worst Case Available Settling Time: 8.532 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                               ;
+-------------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                                               ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                    ; -7.173   ; 0.102 ; -4.617   ; 0.451   ; 4.742               ;
;  CLOCK_50                                                                           ; 5.745    ; 0.102 ; 7.273    ; 0.451   ; 9.199               ;
;  altera_reserved_tck                                                                ; 42.206   ; 0.175 ; 47.504   ; 0.493   ; 49.294              ;
;  u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; -5.530   ; 0.144 ; -2.422   ; 0.661   ; 4.742               ;
;  u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -7.173   ; 0.179 ; -4.617   ; 0.647   ; 14.891              ;
; Design-wide TNS                                                                     ; -532.338 ; 0.0   ; -354.698 ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                                           ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                                                ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; -242.735 ; 0.000 ; -4.844   ; 0.000   ; 0.000               ;
;  u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -289.603 ; 0.000 ; -349.854 ; 0.000   ; 0.000               ;
+-------------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_INT_n     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00498 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00498 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                         ; To Clock                                                                           ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                                ; altera_reserved_tck                                                                ; 12035      ; 0          ; 68       ; 2        ;
; CLOCK_50                                                                           ; altera_reserved_tck                                                                ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                                ; CLOCK_50                                                                           ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                                                           ; CLOCK_50                                                                           ; 51250      ; 0          ; 388      ; 596      ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; CLOCK_50                                                                           ; 0          ; 0          ; 9        ; 0        ;
; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 30052      ; 9          ; 0        ; 0        ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 12912      ; 0          ; 0        ; 0        ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 1996       ; 0          ; 0        ; 0        ;
; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 56971      ; 0          ; 0        ; 0        ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 11         ; 0          ; 0        ; 0        ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19869      ; 0          ; 0        ; 0        ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                         ; To Clock                                                                           ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                                ; altera_reserved_tck                                                                ; 12035      ; 0          ; 68       ; 2        ;
; CLOCK_50                                                                           ; altera_reserved_tck                                                                ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                                ; CLOCK_50                                                                           ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                                                           ; CLOCK_50                                                                           ; 51250      ; 0          ; 388      ; 596      ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; CLOCK_50                                                                           ; 0          ; 0          ; 9        ; 0        ;
; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 30052      ; 9          ; 0        ; 0        ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 12912      ; 0          ; 0        ; 0        ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 1996       ; 0          ; 0        ; 0        ;
; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 56971      ; 0          ; 0        ; 0        ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 11         ; 0          ; 0        ; 0        ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19869      ; 0          ; 0        ; 0        ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                         ; To Clock                                                                           ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                ; altera_reserved_tck                                                                ; 991        ; 0        ; 2        ; 0        ;
; altera_reserved_tck                                                                ; CLOCK_50                                                                           ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                           ; CLOCK_50                                                                           ; 790        ; 0        ; 2        ; 49       ;
; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 270        ; 0        ; 0        ; 0        ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 77         ; 0        ; 0        ; 0        ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 2          ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 87         ; 0        ; 0        ; 0        ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 78         ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                         ; To Clock                                                                           ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                ; altera_reserved_tck                                                                ; 991        ; 0        ; 2        ; 0        ;
; altera_reserved_tck                                                                ; CLOCK_50                                                                           ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                           ; CLOCK_50                                                                           ; 790        ; 0        ; 2        ; 49       ;
; CLOCK_50                                                                           ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 270        ; 0        ; 0        ; 0        ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 77         ; 0        ; 0        ; 0        ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; 2          ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                           ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 87         ; 0        ; 0        ; 0        ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 78         ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 23    ; 23   ;
; Unconstrained Input Port Paths  ; 117   ; 117  ;
; Unconstrained Output Ports      ; 70    ; 70   ;
; Unconstrained Output Port Paths ; 119   ; 119  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------+---------------+
; Target                                                                             ; Clock                                                                              ; Type      ; Status        ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------+---------------+
; CLOCK_50                                                                           ; CLOCK_50                                                                           ; Base      ; Constrained   ;
; altera_reserved_tck                                                                ; altera_reserved_tck                                                                ; Base      ; Constrained   ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]      ; Generated ; Constrained   ;
; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]      ; u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]      ; Generated ; Constrained   ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]            ;                                                                                    ; Base      ; Unconstrained ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[9]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[11]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[15]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SDA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_INT_n     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_DCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_HSD             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SCL   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SDA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_VSD             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[9]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[11]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[15]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SDA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_INT_n     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_DCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_HSD             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SCL   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SDA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_VSD             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Feb 23 15:41:28 2017
Info: Command: quartus_sta DE0_NANO -c DE0_NANO
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 38 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_hgj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_pej1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe19|dffe20a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe14|dffe15a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'unsaved/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'unsaved/synthesis/submodules/unsaved_nios2_gen2_0_cpu.sdc'
Info (332104): Reading SDC File: 'DE0_NANO.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name {u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name {u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE0_NANO.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[23]~1 is being clocked by unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.173            -289.603 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.530            -242.735 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.745               0.000 CLOCK_50 
    Info (332119):    42.206               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.229
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.229               0.000 CLOCK_50 
    Info (332119):     0.301               0.000 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.343               0.000 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.345               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is -4.617
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.617            -349.854 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.422              -4.844 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.273               0.000 CLOCK_50 
    Info (332119):    47.504               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.885
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.885               0.000 altera_reserved_tck 
    Info (332119):     0.888               0.000 CLOCK_50 
    Info (332119):     1.174               0.000 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.211               0.000 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.744
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.744               0.000 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.483               0.000 CLOCK_50 
    Info (332119):    14.899               0.000 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.489               0.000 altera_reserved_tck 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 282 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 282
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.840
    Info (332114): Worst Case Available Settling Time: 7.647 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[23]~1 is being clocked by unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.279
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.279            -253.457 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.858            -213.682 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.207               0.000 CLOCK_50 
    Info (332119):    43.057               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.230
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.230               0.000 CLOCK_50 
    Info (332119):     0.293               0.000 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.298               0.000 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.311               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is -4.063
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.063            -306.054 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.127              -4.254 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.570               0.000 CLOCK_50 
    Info (332119):    47.821               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.789
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.789               0.000 altera_reserved_tck 
    Info (332119):     0.799               0.000 CLOCK_50 
    Info (332119):     1.053               0.000 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.117               0.000 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.742
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.742               0.000 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.485               0.000 CLOCK_50 
    Info (332119):    14.891               0.000 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.441               0.000 altera_reserved_tck 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 282 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 282
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.840
    Info (332114): Worst Case Available Settling Time: 7.860 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch unsaved:u0|MTL_custom_ip:mtl_ip_0|mmu:mmu_inst|sdram_control:sdram_control_inst|rRD2_MAX_ADDR[23]~1 is being clocked by unsaved:u0|MTL_custom_ip:mtl_ip_0|reset_delay:reset_delay_inst|cont[26]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.850
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.850            -152.966 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.119            -134.238 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.947               0.000 CLOCK_50 
    Info (332119):    45.848               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.102               0.000 CLOCK_50 
    Info (332119):     0.144               0.000 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.175               0.000 altera_reserved_tck 
    Info (332119):     0.179               0.000 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.556
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.556            -191.731 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.345              -2.690 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.742               0.000 CLOCK_50 
    Info (332119):    48.823               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.451
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.451               0.000 CLOCK_50 
    Info (332119):     0.493               0.000 altera_reserved_tck 
    Info (332119):     0.647               0.000 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.661               0.000 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.752
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.752               0.000 u0|mtl_ip_0|mmu_inst|RAM_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.199               0.000 CLOCK_50 
    Info (332119):    14.903               0.000 u0|mtl_ip_0|mtl_ctrl_inst|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.294               0.000 altera_reserved_tck 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 282 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 282
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.840
    Info (332114): Worst Case Available Settling Time: 8.532 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 1249 megabytes
    Info: Processing ended: Thu Feb 23 15:41:35 2017
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


