// Seed: 3218129767
module module_0;
  reg id_2;
  always_comb @(id_2 or posedge id_1) id_1 <= -1'h0;
  always @(1'b0) id_1 <= id_2 ** id_2;
  wire id_3;
  bit  id_4;
  assign id_2 = id_4;
  always $display(1);
  assign id_2 = 1;
  assign id_1 = -1;
  if (1'b0) wire id_5, id_6;
  else begin : LABEL_0
    begin : LABEL_0
      id_7(
          -1, 1
      );
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_12 = "";
  wire id_20, id_21;
  wire id_22;
  module_0 modCall_1 ();
endmodule
