#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Dec 28 11:59:25 2022
# Process ID: 14412
# Current directory: C:/Projects/pi-radio/HW/sims/zf_equalizer
# Command line: vivado.exe zf_equalizer.xpr
# Log file: C:/Projects/pi-radio/HW/sims/zf_equalizer/vivado.log
# Journal file: C:/Projects/pi-radio/HW/sims/zf_equalizer\vivado.jou
# Running On: DESKTOP-1UDCE0K, OS: Windows, CPU Frequency: 3187 MHz, CPU Physical cores: 16, Host memory: 137149 MB
#-----------------------------------------------------------
start_gui
open_project zf_equalizer.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1653.980 ; gain = 76.750
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
Reading block design file <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd>...
Adding component instance block -- xilinx.com:module_ref:axis_splitter:1.0 - axis_splitter_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_0
Successfully read diagram <zf_equalizer> from block design file <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1807.547 ; gain = 53.402
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] zf_equalizer_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] zf_equalizer_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
endgroup
connect_bd_net [get_bd_ports axis_aclk] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
connect_bd_net [get_bd_ports axis_aresetn] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
set_property name aclk [get_bd_ports axis_aclk]
set_property name aresetn [get_bd_ports axis_aresetn]
set_property name s_axi [get_bd_intf_ports S_AXI_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Depth_A {256} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.Port_A_Write_Rate {50} CONFIG.Port_B_Write_Rate {50} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
endgroup
update_module_reference zf_equalizer_axis_splitter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis0' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '99999001'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_axis_splitter_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
update_module_reference zf_equalizer_mux_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis0' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '99999001'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_mux_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
regenerate_bd_layout
add_files -norecurse C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference pilot_scheduler pilot_scheduler_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORT' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORT' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_3' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axis_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '99999001'.
INFO: [IP_Flow 19-4728] Bus Interface 'BRAM_PORT': Added interface parameter 'MASTER_TYPE' with value 'BRAM_CTRL'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3152] Bus Interface 'axis_aclk': ASSOCIATED_BUSIF bus 'M_AXIS_1;M_AXIS_2;M_AXIS_1' does not exist.
WARNING: [IP_Flow 19-3158] Bus Interface 'M_AXIS_1': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'M_AXIS_2': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'M_AXIS_3': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
connect_bd_intf_net [get_bd_intf_pins pilot_scheduler_0/BRAM_PORT] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
connect_bd_net [get_bd_ports aclk] [get_bd_pins pilot_scheduler_0/axis_aclk]
connect_bd_net [get_bd_ports aresetn] [get_bd_pins pilot_scheduler_0/i_stage_1_en]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports aresetn] [get_bd_pins pilot_scheduler_0/i_stage_1_en]'
connect_bd_net [get_bd_ports aresetn] [get_bd_pins pilot_scheduler_0/axis_aresetn]
create_bd_cell -type module -reference pilot_removal pilot_removal_0
group_bd_cells Normalized_ZF_stage_1 [get_bd_cells pilot_removal_0]
connect_bd_net [get_bd_ports aclk] [get_bd_pins Normalized_ZF_stage_1/pilot_removal_0/axis_aclk]
connect_bd_net [get_bd_ports aresetn] [get_bd_pins Normalized_ZF_stage_1/pilot_removal_0/axis_aresetn]
delete_bd_objs [get_bd_intf_nets axis_splitter_0_m_axis0]
connect_bd_intf_net [get_bd_intf_pins axis_splitter_0/m_axis0] [get_bd_intf_pins Normalized_ZF_stage_1/pilot_removal_0/s_axis]
update_module_reference zf_equalizer_pilot_removal_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_pilot_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '99999001'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_pilot_removal_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'm_pilot_axis_tdata' width 32 differs from original width 128
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axis_tid'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axis_tuser'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_pilot_axis_tid'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_pilot_axis_tuser'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'o_symbol'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axis_tid'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axis_tuser'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'zf_equalizer_pilot_removal_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'zf_equalizer_pilot_removal_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
create_bd_cell -type module -reference conj Normalized_ZF_stage_1/conj_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '99999001'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
copy_bd_objs /  [get_bd_cells {Normalized_ZF_stage_1/conj_0}]
move_bd_cells [get_bd_cells Normalized_ZF_stage_1] [get_bd_cells conj_0]
delete_bd_objs [get_bd_cells Normalized_ZF_stage_1/conj_0] [get_bd_cells Normalized_ZF_stage_1/conj_1]
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name div_gen_0
set_property -dict [list CONFIG.divide_by_zero_detect {false} CONFIG.ARESETN {true}] [get_ips div_gen_0]
generate_target {instantiation_template} [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_0'...
catch { config_ip_cache -export [get_ips -all div_gen_0] }
export_ip_user_files -of_objects [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
launch_runs div_gen_0_synth_1 -jobs 24
[Mon Jan  2 14:11:23 2023] Launched div_gen_0_synth_1...
Run output will be captured here: C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.runs/div_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference channel_estimate Normalized_ZF_stage_1/channel_estimate_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '99999001'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3152] Bus Interface 'axis_aclk': ASSOCIATED_BUSIF bus 'm_pilot_rx_axis' does not exist.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_pilot_rx_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3571] IP 'zf_equalizer_channel_estimate_0_0' is restricted:
* Detected changes to module reference file(s).
connect_bd_intf_net [get_bd_intf_pins Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis] [get_bd_intf_pins Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis]
connect_bd_intf_net [get_bd_intf_pins Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis] [get_bd_intf_pins pilot_scheduler_0/M_AXIS_1]
connect_bd_net [get_bd_pins Normalized_ZF_stage_1/aclk] [get_bd_pins Normalized_ZF_stage_1/channel_estimate_0/axis_aclk]
connect_bd_net [get_bd_pins Normalized_ZF_stage_1/aresetn] [get_bd_pins Normalized_ZF_stage_1/channel_estimate_0/axis_aresetn]
regenerate_bd_layout
update_module_reference {zf_equalizer_conj_0_0 zf_equalizer_conj_0_1}
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '99999001'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [Coretcl 2-176] No IPs found
ERROR: [Common 17-69] Command failed: No IP specified.  Please specify IP with 'objects'
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '99999001'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '99999001'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3152] Bus Interface 'axis_aclk': ASSOCIATED_BUSIF bus 'm_pilot_rx_axis' does not exist.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_pilot_rx_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_read_tx_pilots'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'zf_equalizer_channel_estimate_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'zf_equalizer_channel_estimate_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
connect_bd_net [get_bd_pins Normalized_ZF_stage_1/channel_estimate_0/o_read_tx_pilots] [get_bd_pins pilot_scheduler_0/i_stage_1_en]
assign_bd_address
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/s_axi' at <0x0000_0000 [ 4K ]>.
validate_bd_design
CRITICAL WARNING: [BD 41-967] AXI interface pin /pilot_scheduler_0/M_AXIS_1 is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /pilot_scheduler_0/M_AXIS_2 is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /pilot_scheduler_0/M_AXIS_3 is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis is not associated to any clock pin. It may not work correctly.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axis_splitter_0/s_axis(99999001) and /s_axis(249997498)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /m_axis(249997498) and /mux_0/m_axis(99999001)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis(99999001) and /pilot_scheduler_0/M_AXIS_1(100000000)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis(100000000) and /Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis(99999001)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /axis_splitter_0/axis_aclk(99999001) and /aclk(249997498)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /mux_0/axis_aclk(99999001) and /aclk(249997498)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /pilot_scheduler_0/axis_aclk(99999001) and /aclk(249997498)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /Normalized_ZF_stage_1/pilot_removal_0/axis_aclk(99999001) and /aclk(249997498)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /Normalized_ZF_stage_1/channel_estimate_0/axis_aclk(99999001) and /aclk(249997498)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
update_module_reference zf_equalizer_axis_splitter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis0' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997489'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997489'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_axis_splitter_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
update_module_reference zf_equalizer_mux_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis0' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997489'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997489'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_mux_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
update_module_reference zf_equalizer_pilot_scheduler_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORT' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORT' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_3' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axis_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997489'.
INFO: [IP_Flow 19-4728] Bus Interface 'BRAM_PORT': Added interface parameter 'MASTER_TYPE' with value 'BRAM_CTRL'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997489'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3152] Bus Interface 'axis_aclk': ASSOCIATED_BUSIF bus 'M_AXIS_1;M_AXIS_2;M_AXIS_1' does not exist.
WARNING: [IP_Flow 19-3158] Bus Interface 'M_AXIS_1': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'M_AXIS_2': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'M_AXIS_3': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_pilot_scheduler_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
update_module_reference zf_equalizer_pilot_removal_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_pilot_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997489'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997489'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_pilot_removal_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997489'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997489'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3152] Bus Interface 'axis_aclk': ASSOCIATED_BUSIF bus 'm_pilot_rx_axis' does not exist.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_pilot_rx_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
update_module_reference {zf_equalizer_conj_0_0 zf_equalizer_conj_0_1}
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997489'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997489'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [Coretcl 2-176] No IPs found
ERROR: [Common 17-69] Command failed: No IP specified.  Please specify IP with 'objects'
validate_bd_design
CRITICAL WARNING: [BD 41-967] AXI interface pin /pilot_scheduler_0/M_AXIS_1 is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /pilot_scheduler_0/M_AXIS_2 is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /pilot_scheduler_0/M_AXIS_3 is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis is not associated to any clock pin. It may not work correctly.
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axis_splitter_0/s_axis(249997489) and /s_axis(249997498)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /m_axis(249997498) and /mux_0/m_axis(249997489)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis(249997489) and /pilot_scheduler_0/M_AXIS_1(100000000)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis(100000000) and /Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis(249997489)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /Normalized_ZF_stage_1/pilot_removal_0/axis_aclk(249997489) and /aclk(249997498)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /Normalized_ZF_stage_1/channel_estimate_0/axis_aclk(249997489) and /aclk(249997498)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /axis_splitter_0/axis_aclk(249997489) and /aclk(249997498)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /mux_0/axis_aclk(249997489) and /aclk(249997498)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /pilot_scheduler_0/axis_aclk(249997489) and /aclk(249997498)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
update_module_reference zf_equalizer_axis_splitter_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis0' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_axis_splitter_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
update_module_reference zf_equalizer_mux_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis0' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_mux_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
update_module_reference zf_equalizer_pilot_scheduler_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORT' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORT' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_3' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axis_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-4728] Bus Interface 'BRAM_PORT': Added interface parameter 'MASTER_TYPE' with value 'BRAM_CTRL'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3152] Bus Interface 'axis_aclk': ASSOCIATED_BUSIF bus 'M_AXIS_1;M_AXIS_2;M_AXIS_1' does not exist.
WARNING: [IP_Flow 19-3158] Bus Interface 'M_AXIS_1': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'M_AXIS_2': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'M_AXIS_3': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_pilot_scheduler_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
update_module_reference zf_equalizer_pilot_removal_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_pilot_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_pilot_removal_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3152] Bus Interface 'axis_aclk': ASSOCIATED_BUSIF bus 'm_pilot_rx_axis' does not exist.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_pilot_rx_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
update_module_reference {zf_equalizer_conj_0_0 zf_equalizer_conj_0_1}
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [Coretcl 2-176] No IPs found
ERROR: [Common 17-69] Command failed: No IP specified.  Please specify IP with 'objects'
validate_bd_design
CRITICAL WARNING: [BD 41-967] AXI interface pin /pilot_scheduler_0/M_AXIS_1 is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /pilot_scheduler_0/M_AXIS_2 is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /pilot_scheduler_0/M_AXIS_3 is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis(249997498) and /pilot_scheduler_0/M_AXIS_1(100000000)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis(100000000) and /Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis(249997498)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property -dict [list CONFIG.CLK_DOMAIN {zf_equalizer_axis_aclk}] [get_bd_intf_pins Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis]
set_property -dict [list CONFIG.FREQ_HZ {249997498}] [get_bd_intf_pins Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis]
validate_bd_design
CRITICAL WARNING: [BD 41-967] AXI interface pin /pilot_scheduler_0/M_AXIS_1 is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /pilot_scheduler_0/M_AXIS_2 is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /pilot_scheduler_0/M_AXIS_3 is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis(249997498) and /pilot_scheduler_0/M_AXIS_1(100000000)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property -dict [list CONFIG.FREQ_HZ {249997498}] [get_bd_intf_pins pilot_scheduler_0/M_AXIS_1]
set_property -dict [list CONFIG.CLK_DOMAIN {zf_equalizer_axis_aclk}] [get_bd_intf_pins pilot_scheduler_0/M_AXIS_1]
set_property -dict [list CONFIG.CLK_DOMAIN {zf_equalizer_axis_aclk}] [get_bd_intf_pins pilot_scheduler_0/M_AXIS_2]
set_property -dict [list CONFIG.CLK_DOMAIN {zf_equalizer_axis_aclk}] [get_bd_intf_pins pilot_scheduler_0/M_AXIS_3]
set_property -dict [list CONFIG.FREQ_HZ {249997498}] [get_bd_intf_pins pilot_scheduler_0/M_AXIS_2]
set_property -dict [list CONFIG.FREQ_HZ {249997498}] [get_bd_intf_pins pilot_scheduler_0/M_AXIS_3]
validate_bd_design
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

set_property -dict [list CONFIG.CLK_DOMAIN {zf_equalizer_axis_aclk}] [get_bd_intf_pins Normalized_ZF_stage_1/channel_estimate_0/m_axis]
set_property -dict [list CONFIG.FREQ_HZ {249997498}] [get_bd_intf_pins Normalized_ZF_stage_1/channel_estimate_0/m_axis]
validate_bd_design
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

set_property -dict [list CONFIG.MASTER_TYPE {OTHER}] [get_bd_intf_pins pilot_scheduler_0/BRAM_PORT]
CRITICAL WARNING: [BD 41-737] Cannot set the parameter MASTER_TYPE on /pilot_scheduler_0/BRAM_PORT. It is read-only.
save_bd_design
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
pwd
C:/Projects/pi-radio/HW/sims/zf_equalizer
cd ../../bd
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
cfo_correction_bd.tcl
equalizer_bd.tcl
hs_err_pid6736.dmp
hs_err_pid6736.log
rx_test_bd.tcl
vivado_pid6736.str
zf_equalizer_bd.tcl
rm ./hs_err_pid6736.dmp ./hs_err_pid6736.log
WARNING: [Common 17-259] Unknown Tcl command 'rm ./hs_err_pid6736.dmp ./hs_err_pid6736.log' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
cfo_correction_bd.tcl
equalizer_bd.tcl
rx_test_bd.tcl
vivado_pid6736.str
zf_equalizer_bd.tcl
rm ./vivado_pid6736.str
WARNING: [Common 17-259] Unknown Tcl command 'rm ./vivado_pid6736.str' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
cfo_correction_bd.tcl
equalizer_bd.tcl
rx_test_bd.tcl
zf_equalizer_bd.tcl
write_bd_tcl -force -no_ip_version ./zf_equalizer_bd.tcl
INFO: [BD 5-148] Tcl file written out <c:/Projects/pi-radio/HW/bd/zf_equalizer_bd.tcl>.

make_wrapper -files [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -top
INFO: [BD 41-1662] The design 'zf_equalizer.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(8) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(8) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(8) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(8) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
add_files -norecurse c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
update_compile_order -fileset sources_1
set_property top zf_equalizer_wrapper [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv
update_compile_order -fileset sim_1
set_property top zf_equalizer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordic_0'...
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
INFO: [BD 41-1662] The design 'zf_equalizer.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(8) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(8) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(8) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(8) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_splitter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/pilot_removal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pilot_scheduler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin s_pilot_rx_axis could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /Normalized_ZF_stage_1/channel_estimate_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /pilot_scheduler_0
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/axis_splitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axis_splitter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_removal.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_removal'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_scheduler'
ERROR: [VRFC 10-2989] 'i_stage_0_en' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd:85]
ERROR: [VRFC 10-2989] 'm_axis_tdata' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd:112]
ERROR: [VRFC 10-2989] 'm_axis_tdata' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd:114]
ERROR: [VRFC 10-2989] 'm_axis_tvalid' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd:115]
ERROR: [VRFC 10-2989] 'm_axis_tlast' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd:119]
ERROR: [VRFC 10-9458] unit 'rtl' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd:48]
INFO: [VRFC 10-8704] VHDL file 'C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
update_module_reference zf_equalizer_pilot_scheduler_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORT' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORT' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_3' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axis_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-4728] Bus Interface 'BRAM_PORT': Added interface parameter 'MASTER_TYPE' with value 'BRAM_CTRL'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'M_AXIS_3': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_pilot_scheduler_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(8) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(8) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(8) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(8) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pilot_scheduler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/axis_splitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axis_splitter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_removal.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_removal'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_scheduler'
ERROR: [VRFC 10-2989] 'i_stage_0_en' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd:85]
ERROR: [VRFC 10-2989] 'm_axis_tdata' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd:112]
ERROR: [VRFC 10-2989] 'm_axis_tdata' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd:114]
ERROR: [VRFC 10-2989] 'm_axis_tvalid' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd:115]
ERROR: [VRFC 10-2989] 'm_axis_tlast' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd:119]
ERROR: [VRFC 10-9458] unit 'rtl' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd:48]
INFO: [VRFC 10-8704] VHDL file 'C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_pilot_scheduler_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORT' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORT' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_3' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axis_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-4728] Bus Interface 'BRAM_PORT': Added interface parameter 'MASTER_TYPE' with value 'BRAM_CTRL'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'M_AXIS_3': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_pilot_scheduler_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(8) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(8) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(8) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(8) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pilot_scheduler_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/axis_splitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axis_splitter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_removal.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_removal'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_scheduler'
ERROR: [VRFC 10-2989] 'm_axis_tlast' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd:119]
ERROR: [VRFC 10-9458] unit 'rtl' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd:48]
INFO: [VRFC 10-8704] VHDL file 'C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_pilot_scheduler_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORT' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORT' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_3' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axis_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-4728] Bus Interface 'BRAM_PORT': Added interface parameter 'MASTER_TYPE' with value 'BRAM_CTRL'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'M_AXIS_3': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_pilot_scheduler_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
update_module_reference zf_equalizer_pilot_scheduler_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORT' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORT' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_3' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axis_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-4728] Bus Interface 'BRAM_PORT': Added interface parameter 'MASTER_TYPE' with value 'BRAM_CTRL'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_pilot_scheduler_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(8) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(8) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(8) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(8) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pilot_scheduler_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/axis_splitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axis_splitter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_removal.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_removal'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_scheduler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_gen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/conj.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conj'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
ERROR: [VRFC 10-2989] 'm_pilot_tx_conj_axis_tdata' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:124]
ERROR: [VRFC 10-3095] actual of formal out port 'm_axis_tdata' cannot be an expression [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:124]
ERROR: [VRFC 10-2989] 'm_pilot_tx_conj_axis_tvalid' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:125]
ERROR: [VRFC 10-3095] actual of formal out port 'm_axis_tvalid' cannot be an expression [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:125]
ERROR: [VRFC 10-2989] 'm_pilot_tx_conj_axis_tlast' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:126]
ERROR: [VRFC 10-3095] actual of formal out port 'm_axis_tlast' cannot be an expression [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:126]
ERROR: [VRFC 10-2989] 's_axis_pilot_tx_axis_tdata' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:131]
ERROR: [VRFC 10-2989] 'm_pilot_rx_conj_axis_tdata' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:143]
ERROR: [VRFC 10-3095] actual of formal out port 'm_axis_tdata' cannot be an expression [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:143]
ERROR: [VRFC 10-2989] 'm_pilot_rx_conj_axis_tvalid' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:144]
ERROR: [VRFC 10-3095] actual of formal out port 'm_axis_tvalid' cannot be an expression [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:144]
ERROR: [VRFC 10-2989] 'm_pilot_rx_conj_axis_tlast' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:145]
ERROR: [VRFC 10-3095] actual of formal out port 'm_axis_tlast' cannot be an expression [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:145]
ERROR: [VRFC 10-2989] 's_axis_pilot_rx_axis_tdata' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:150]
ERROR: [VRFC 10-2989] 'm_pilot_tx_conj_axis_tdata' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:157]
ERROR: [VRFC 10-2989] 'm_pilot_tx_conj_axis_tvalid' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:158]
ERROR: [VRFC 10-2989] 'm_pilot_rx_conj_axis_tdata' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:169]
ERROR: [VRFC 10-2989] 'm_pilot_rx_conj_axis_tvalid' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:170]
ERROR: [VRFC 10-9458] unit 'rtl' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:40]
INFO: [VRFC 10-8704] VHDL file 'C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(8) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(8) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(8) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(8) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/axis_splitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axis_splitter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_removal.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_removal'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_scheduler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_gen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/conj.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conj'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
ERROR: [VRFC 10-2989] 's_axis_pilot_tx_axis_tdata' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:131]
ERROR: [VRFC 10-2989] 's_axis_pilot_rx_axis_tdata' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:150]
ERROR: [VRFC 10-9458] unit 'rtl' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:40]
INFO: [VRFC 10-8704] VHDL file 'C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(8) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(8) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(8) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(8) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/axis_splitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axis_splitter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_removal.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_removal'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_scheduler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_gen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/conj.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conj'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axi_bram_ctrl_0_0/sim/zf_equalizer_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zf_equalizer_axi_bram_ctrl_0_0'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-666] expression has 32 elements; expected 64 [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:70]
ERROR: [VRFC 10-666] expression has 32 elements; expected 64 [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:72]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property -dict [list CONFIG.Input_Width {16} CONFIG.Output_Width {16}] [get_ips cordic_0]
generate_target all [get_files  C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cordic_0'...
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic_0'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-666] expression has 6 elements; expected 8 [C:/Projects/pi-radio/HW/modules/src/rtl/pilot_removal.vhd:103]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_pilot_removal_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_pilot_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_pilot_removal_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(8) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(8) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(8) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(8) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/pilot_removal_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_removal.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_removal'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-666] expression has 80 elements; expected 128 [C:/Projects/pi-radio/HW/modules/src/rtl/pilot_removal.vhd:116]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_pilot_removal_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_pilot_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_pilot_removal_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(8) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(8) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(8) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(8) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/pilot_removal_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_removal.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_removal'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:30]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2427.848 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 2427.848 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {} -objects [get_filesets sim_1]
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
$stop called at time : 2 us : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 61
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
set_property xsim.view C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:31]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 105. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2504.590 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2504.590 ; gain = 0.000
run all
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
Number of OFDM symbols:           3
$stop called at time : 2024 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 111
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:31]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 107. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2518.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2518.156 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2518.156 ; gain = 0.000
run all
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
Number of OFDM symbols:           3
$stop called at time : 2024 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 113
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:31]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 107. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2518.875 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2518.875 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 2518.965 ; gain = 0.090
run all
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
Number of OFDM symbols:           3
$stop called at time : 5864 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 114
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:31]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 107. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 114. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 116. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 117. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2519.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2519.027 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2519.027 ; gain = 0.000
run all
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
Number of OFDM symbols:           3
$stop called at time : 8936 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:31]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 107. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 114. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 116. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 117. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2519.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2519.203 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2519.234 ; gain = 0.031
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
Number of OFDM symbols:           3
$stop called at time : 11996 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 127
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:31]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 107. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 114. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 116. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 117. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2527.465 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2527.465 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2527.465 ; gain = 8.230
run all
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
Number of OFDM symbols:           3
$stop called at time : 9692 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 127
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:31]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 107. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 114. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 116. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 117. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2535.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2535.863 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2535.863 ; gain = 0.000
run all
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 127
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:33]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 116. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 124. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 125. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2541.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 2541.938 ; gain = 0.000
run all
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 138
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:33]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 116. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 124. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 125. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2541.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2541.938 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 2541.938 ; gain = 0.000
run all
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 138
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:33]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 116. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 124. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 125. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2541.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2541.938 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2541.938 ; gain = 0.000
run all
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
Number of OFDM symbols:           3
80008000,
80007fff,
7fff8000,
7fff8000,
80008000,
7fff8000,
80008000,
7fff8000,
80007fff,
7fff7fff,
7fff8000,
80007fff,
7fff7fff,
7fff7fff,
7fff7fff,
7fff8000,
80008000,
80007fff,
7fff8000,
7fff8000,
7fff7fff,
7fff8000,
7fff7fff,
7fff8000,
80008000,
80008000,
7fff7fff,
80007fff,
7fff8000,
7fff7fff,
7fff7fff,
7fff8000,
7fff8000,
7fff7fff,
7fff7fff,
7fff8000,
80007fff,
80008000,
7fff8000,
80007fff,
7fff7fff,
7fff8000,
7fff7fff,
80008000,
80007fff,
7fff8000,
7fff7fff,
80007fff,
80007fff,
80007fff,
80008000,
80008000,
80008000,
7fff7fff,
80008000,
7fff8000,
80008000,
80008000,
7fff7fff,
80007fff,
80007fff,
80008000,
7fff7fff,
7fff8000,
80007fff,
80008000,
7fff7fff,
7fff7fff,
7fff8000,
80008000,
7fff8000,
80007fff,
80007fff,
80007fff,
7fff7fff,
7fff8000,
7fff8000,
80007fff,
80008000,
7fff7fff,
7fff7fff,
7fff8000,
80008000,
80007fff,
7fff7fff,
7fff7fff,
80008000,
7fff7fff,
7fff8000,
80007fff,
80008000,
80007fff,
80007fff,
80008000,
80007fff,
7fff7fff,
80008000,
80007fff,
7fff7fff,
80008000,
7fff7fff,
80008000,
80008000,
7fff7fff,
80007fff,
80008000,
7fff8000,
80008000,
80008000,
80008000,
7fff8000,
7fff7fff,
7fff8000,
80007fff,
80007fff,
7fff8000,
7fff8000,
0534fc88,
fe44fc88,
eea70a69,
08ac0c25,
06f0f676,
f9100534,
ff910534,
ff55eea7,
f597f910,
0378f597,
f910fc88,
f910107b,
ff220000,
01bcfc88,
00000378,
06f0facc,
fc880de1,
faccff91,
fbaa01bc,
fc880d03,
06f0f754,
01bcf910,
f75401bc,
06120000,
f832f754,
f1b00534,
01bc083d,
fc19ff22,
7fff8000,
7fff7fff,
80008000,
7fff7fff,
80007fff,
80008000,
80008000,
7fff7fff,
7fff8000,
7fff8000,
80008000,
7fff8000,
7fff8000,
80008000,
7fff7fff,
7fff7fff,
80008000,
7fff7fff,
7fff7fff,
7fff7fff,
80007fff,
80007fff,
80007fff,
80007fff,
7fff8000,
80008000,
80008000,
7fff7fff,
7fff8000,
7fff7fff,
7fff7fff,
80007fff,
80008000,
80007fff,
7fff8000,
80007fff,
7fff7fff,
7fff7fff,
80007fff,
80008000,
7fff7fff,
80007fff,
7fff8000,
7fff8000,
80007fff,
80008000,
7fff7fff,
7fff8000,
80007fff,
7fff8000,
80007fff,
7fff8000,
7fff7fff,
7fff7fff,
7fff8000,
80008000,
7fff7fff,
80007fff,
7fff7fff,
7fff7fff,
7fff8000,
7fff8000,
7fff7fff,
80007fff,
80007fff,
80008000,
7fff8000,
7fff7fff,
7fff7fff,
7fff8000,
80007fff,
7fff8000,
80008000,
7fff7fff,
7fff7fff,
80007fff,
80008000,
7fff7fff,
7fff7fff,
7fff7fff,
80008000,
80007fff,
80008000,
7fff8000,
80008000,
80008000,
7fff7fff,
7fff7fff,
7fff7fff,
7fff7fff,
7fff8000,
7fff8000,
7fff8000,
7fff8000,
80008000,
7fff8000,
80007fff,
80008000,
7fff8000,
7fff7fff,
7fff8000,
7fff8000,
7fff8000,
80008000,
80008000,
80008000,
7fff7fff,
80007fff,
7fff8000,
7fff8000,
80007fff,
7fff7fff,
7fff8000,
7fff7fff,
80008000,
80007fff,
7fff8000,
0000feb3,
06f00c25,
0456f910,
06f001bc,
fd66014d,
0000fe44,
f3dbf832,
0de1f910,
eb2f0000,
06f0f597,
ff220000,
f21ffc88,
fc880534,
f2fdf21f,
0a69fa5d,
f9ee1849,
107bf3db,
f910f2fd,
0612fe44,
037800de,
05340a69,
fd9dfe44,
0a69facc,
f7faf063,
053406f0,
0169f754,
04c5f910,
dd4ef832,
7fff8000,
7fff7fff,
80007fff,
7fff7fff,
7fff7fff,
7fff8000,
7fff8000,
80007fff,
7fff8000,
7fff8000,
80008000,
7fff8000,
80008000,
7fff8000,
7fff8000,
80007fff,
7fff8000,
7fff7fff,
80008000,
7fff7fff,
7fff8000,
80008000,
7fff7fff,
80008000,
7fff7fff,
80008000,
80007fff,
80008000,
80007fff,
80008000,
80007fff,
7fff8000,
80008000,
7fff7fff,
7fff7fff,
7fff7fff,
7fff8000,
7fff7fff,
80008000,
80008000,
80007fff,
7fff8000,
7fff7fff,
7fff7fff,
7fff8000,
80007fff,
7fff8000,
80007fff,
7fff8000,
80007fff,
7fff7fff,
80008000,
80008000,
7fff7fff,
80007fff,
80007fff,
7fff8000,
80007fff,
80008000,
7fff7fff,
80007fff,
7fff8000,
7fff7fff,
7fff8000,
80008000,
80007fff,
7fff7fff,
7fff7fff,
80007fff,
7fff8000,
7fff7fff,
7fff7fff,
7fff8000,
7fff7fff,
80007fff,
7fff8000,
7fff7fff,
80008000,
80008000,
80007fff,
7fff8000,
80007fff,
7fff8000,
7fff7fff,
80008000,
80007fff,
7fff7fff,
7fff8000,
80008000,
80007fff,
80008000,
80007fff,
80007fff,
80008000,
80008000,
80008000,
80008000,
7fff7fff,
80007fff,
7fff7fff,
80007fff,
7fff7fff,
80007fff,
7fff8000,
80007fff,
80008000,
7fff7fff,
80007fff,
7fff8000,
80007fff,
80008000,
80007fff,
80007fff,
7fff7fff,
80008000,
80008000,
80007fff,
f910f9ee,
05340000,
eea71bc1,
0c25fc88,
107b0c25,
03780681,
f4b9facc,
facc0000,
0378f597,
08ac06f0,
0de1f910,
fc88fe44,
fc88f9ee,
0000f4b9,
0d7206f0,
083d06f0,
f597f910,
0116fc88,
fe4401bc,
fc88ff22,
08aceea7,
e895facc,
fc88f597,
eea707ce,
0000f21f,
01bcf910,
fe44f910,
0b47f910,
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 140
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
ERROR: [VRFC 10-4982] syntax error near ',' [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:132]
ERROR: [VRFC 10-4982] syntax error near ',' [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:133]
ERROR: [VRFC 10-8530] module 'zf_equalizer_tb' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:6]
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:36]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 119. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 127. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 128. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 129. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2541.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2541.938 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 2541.938 ; gain = 0.000
run all
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 145
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:36]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2545.113 ; gain = 0.000
run all
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 145
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 145
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 145
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:36]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 119. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 127. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 128. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 129. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2623.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2623.473 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2623.473 ; gain = 0.000
run all
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 145
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:36]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2623.914 ; gain = 0.000
run all
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 145
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:36]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 119. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 127. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 128. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 129. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2624.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2624.289 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 2624.289 ; gain = 0.000
run all
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 145
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:36]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 119. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 127. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 128. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 129. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2624.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 2625.234 ; gain = 0.332
run all
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 148
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Projects/pi-radio/HW/modules/sim/zf_equalizer/bram_pilot_init.coe' provided. It will be converted relative to IP Instance files '../../../../../../modules/sim/zf_equalizer/bram_pilot_init.coe'
startgroup
set_property -dict [list CONFIG.Write_Depth_A {10240} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/bram_pilot_init.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Projects/pi-radio/HW/modules/sim/zf_equalizer/bram_pilot_init.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../modules/sim/zf_equalizer/bram_pilot_init.coe'
endgroup
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
ERROR: [VRFC 10-2989] 'fd_piloe_file' is not declared [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:122]
ERROR: [VRFC 10-8530] module 'zf_equalizer_tb' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:6]
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:38]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 128. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 135. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 145. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2664.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
WARNING: Simulation object /zf_equalizer_tb/pilot_tdata was not found in the design.
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 2664.984 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
Number of OFDM symbols:           3
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 158
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
Number of OFDM symbols:           3
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 158
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:38]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 128. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 135. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 145. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2664.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2664.984 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 2664.984 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
Number of OFDM symbols:           3
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
ERROR: File referenced by $fscanf in file C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv at line 145 is not open in Read mode.
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 158
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:38]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 128. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 135. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 145. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2664.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2664.984 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2664.984 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 158
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:38]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 128. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 135. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 145. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2664.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2664.984 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2664.984 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
Number of OFDM symbols:           3
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
xxxxxxxx,
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 159
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:38]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
WARNING: Simulation object /zf_equalizer_tb/pilot_tdata was not found in the design.
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2664.984 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
Number of OFDM symbols:           3
000f0003,
00050007,
000ffff7,
fff30007,
000d0009,
fff1fff3,
0005ffff,
ffff000f,
00030005,
00050005,
fff1fff7,
fff10005,
00030005,
fffffffb,
ffff0001,
0001fff7,
fff5fff9,
fff70007,
fff70001,
00030005,
00050009,
fff3fff1,
fff30003,
fffb0007,
fffd0009,
000d0001,
fff9000b,
0001fff9,
00050009,
fff5fff7,
0001000b,
fff1fff1,
0007ffff,
fff5fff1,
fff1fff3,
00090003,
000d000b,
000dfffd,
000b0005,
fff1fff1,
000ffffb,
000dfff9,
000b0001,
fff50001,
fffbfff7,
fffdfffb,
0009fffb,
00030009,
0003000b,
000d0001,
0007ffff,
fff90009,
00050009,
fff3fff7,
fff9fff3,
fffbfffb,
00030005,
0005fffd,
0003000d,
fff3fff5,
000f0001,
000dffff,
000d000f,
0009000b,
00010007,
00030005,
ffff000f,
000bfff7,
0007fff7,
000dffff,
00050003,
000dffff,
000f0003,
fff9fff5,
fffd0007,
fff3fffd,
0009fff5,
000fffff,
fffd000d,
fff3fffb,
fff7fffd,
00010003,
0003000d,
ffff000f,
fff70007,
fff3ffff,
000d0001,
000f0001,
000dfff9,
000d000d,
000bfff3,
fffdfff1,
0005000f,
00050001,
fffb0007,
000dfff7,
000d000d,
fff1fffb,
000bfff1,
0007fffd,
fff3fff7,
fff50001,
fffbffff,
0005000f,
fff7fff7,
fff7000d,
000bffff,
00050009,
000f000b,
fffb000b,
000bfffb,
0003fff3,
fff7fff5,
fff30007,
0005fff7,
000b0003,
fff3000f,
fffb0005,
0001fff3,
000dfffb,
fff5fff3,
00070005,
000dfff1,
00070001,
000d0003,
fff90003,
0003fff3,
0007fff9,
0009ffff,
ffff0001,
fff9fff9,
fff30007,
fff9fff7,
000bffff,
0003fff7,
0009fff7,
fff90003,
0001000d,
ffff000f,
0003fff7,
fff70003,
fffb000d,
fff3fffd,
000b000f,
0007fff9,
000bfff3,
fffdfff5,
fffbfff3,
fffbfff7,
fffdfff5,
fff7fff9,
fffffff1,
00050007,
000d0005,
fffdfffb,
fffdfffb,
0007fffd,
00070007,
fff9fffd,
fffffff3,
00050001,
000bfff9,
fffdfff5,
0005fff9,
fff1fff3,
000dfff7,
000d0005,
00010005,
000b000d,
fffbfff1,
fffffff5,
fff7fffd,
00090003,
000bfff1,
fff5fff1,
fff5fff7,
00070009,
fff5000b,
00030009,
000bfffb,
ffff000f,
fff5ffff,
fff9000b,
000ffff5,
fffb0009,
fff9fff7,
fff9fffd,
000f0009,
00050001,
0001fff3,
fffd0007,
00070001,
fffffffb,
fffbfff9,
0009fffb,
fff9ffff,
0009000f,
0009000f,
000d0003,
fff50001,
00010009,
000ffff9,
fffb0001,
fff1000f,
fff3fffd,
000f0005,
000f0007,
ffff000f,
fffb000d,
0007000d,
0003fff5,
fffdffff,
fff1fffb,
fff5fff5,
fff10003,
000dfff5,
fff3fff5,
fff5fff7,
fff7fff5,
fffbfff9,
fffbffff,
ffff0007,
fff9fff9,
fffbfff7,
00050007,
fff70005,
000ffffb,
fffffff3,
0009ffff,
fff1fff9,
fff1000d,
000bffff,
fff7000d,
0007000b,
fff1fff5,
fff9fff3,
fff5ffff,
000dfffd,
fffffff9,
0009000f,
0003fff3,
000bffff,
fffd0001,
0005fff1,
fffd0007,
fff7000b,
fffdfffb,
0001000d,
fffffff5,
0003fffb,
00070005,
fff5000f,
0003000f,
fff5fff5,
fffdfffb,
fffb000d,
fffd0009,
0003fff9,
fff9fffd,
ffff0005,
fff3fff1,
00090007,
fff30007,
fff50001,
fff3fff3,
000bffff,
0003fffd,
fff90009,
0009fff7,
fff1000b,
fff5fff3,
00050009,
fff9fffb,
00050001,
0005000b,
00050007,
00010007,
0003fffd,
0009000b,
0009fff5,
0005fff1,
fff9000b,
000f000f,
fff7fffb,
00050007,
ffff000d,
fff9000d,
ffff0003,
fff90001,
000b000d,
fff9fff7,
fffdfff5,
00090007,
0005fff1,
fffdfffb,
fff7fff7,
fff70005,
0007000b,
000f000f,
fff1fffb,
fffbfff1,
fff90009,
fff7fff1,
0009fff3,
0003000f,
fff1fff3,
000d0003,
000d0003,
fff1000b,
0007fff7,
fff10009,
0001000f,
fff30005,
00070009,
ffff0001,
0001fffb,
fff9fff9,
000b0003,
0003fff3,
0009fff7,
fffffff7,
0001fff9,
00010003,
fffd0001,
fffbfff1,
0007fff9,
0007000f,
fff7fff9,
fff10009,
000f0009,
fff7ffff,
fff9fff9,
000bfff1,
fff50005,
fff7fff7,
fff5fff3,
fffbfffd,
0009fff5,
fffdfffb,
0007fffd,
000b0005,
fff50007,
fffdfff1,
ffff000b,
0001ffff,
fffffff9,
ffff000f,
000d0005,
fff7fff9,
fff50005,
fffdffff,
000b000b,
fff70009,
fff7000f,
0009000b,
fff70009,
fffdfff7,
000ffff7,
fffb0005,
fff5fff7,
fff1fff1,
fffb000f,
000d0007,
fff50009,
000ffff5,
fff9fffd,
0003fffb,
fff50005,
fff1fff7,
fff50003,
00030009,
000ffff9,
000ffff5,
fffdfff9,
fff5fffb,
fff9fff3,
0007000d,
fff3fff5,
0009fff9,
0003000d,
000fffff,
fff7ffff,
fffd000d,
000bffff,
000b0003,
fff50005,
fff7000b,
fff1fffd,
0003000d,
fff5fff3,
fff10007,
000d0007,
000d0003,
0009ffff,
fff1000d,
0003fff1,
fffffff9,
000ffffd,
fff3fff7,
fffdfff7,
fffffff9,
fff1fff3,
fff3000d,
fff1fffb,
0009000b,
000b000b,
000b0009,
fff1fff1,
000dfff3,
000dfffd,
0005000f,
00050009,
fff1fff9,
000d0003,
0005000b,
00050005,
fff1000f,
000bfffd,
fff5fff3,
ffff000d,
00050001,
fffffff9,
0005fff3,
0001ffff,
0005fff7,
0005ffff,
000ffffb,
0007000f,
0003fffb,
000f0007,
0001000f,
000d0005,
000b0009,
00030005,
fffdfff5,
fffd0009,
fff7ffff,
fff50009,
000d000b,
000dfff3,
000dffff,
fff3fff5,
fff70009,
fff10003,
fff1fffd,
00050001,
ffff0009,
000dfff1,
fff7000d,
000bfff9,
fff70007,
000ffff1,
0007fffb,
fffffff9,
0003fffb,
00030001,
0009fffd,
fff10001,
fff1fffb,
fff3fff1,
fffdfff7,
fff1000b,
fff3fffb,
0005fff7,
0005fffd,
fff5000d,
000dfff5,
fffd000b,
fff9fff5,
fff70007,
0001ffff,
000b0001,
000ffff5,
fff3ffff,
0005fff3,
000b000d,
fff90009,
fff5000f,
fffffff9,
00010009,
00030009,
fffd0009,
00090009,
000d0005,
0003fff5,
0003000b,
fffffff5,
fff9fff3,
fff5000d,
000bfffb,
0003fffb,
fff30009,
00030001,
fff3fffd,
fff30009,
fff7fff9,
00050003,
00030003,
000dffff,
fffd000d,
0003000d,
fff7000f,
fff90003,
000bffff,
000dfffd,
fff9fff3,
000f0005,
00030009,
fff7fffb,
000b0009,
fff5000f,
00030009,
fff5000f,
fff1000b,
0003000f,
fff90005,
0005fff5,
fff5fff3,
fffffff3,
000ffff3,
0005fff9,
0009fffb,
fffdfffd,
000b0001,
000f0009,
00030001,
fff90007,
fff30005,
000dfff5,
000bfff7,
0009000b,
fff1fff3,
0007000f,
0005000f,
ffff0003,
fffffffb,
0001fff9,
fff50009,
fffd000b,
0003000f,
fff3fffd,
0007fff7,
0007000d,
000bffff,
fff5fff1,
000d0001,
fff9fff5,
000dfffb,
000f000b,
fff5fffd,
ffff000b,
0003fff9,
fff90009,
0001000b,
000dfffb,
0003fff1,
0001fffd,
fffffff9,
0003ffff,
0009fff5,
00090003,
fff9fff9,
000b0007,
0001fff9,
00010001,
0003fff9,
fff90001,
000d0001,
000ffff9,
0005fff5,
fff70001,
000b0005,
000bfffd,
fff50009,
000ffffb,
00030003,
00010001,
fff7fff7,
ffff0003,
fffd0005,
000b000f,
00090007,
0007000d,
0005fff7,
000bfff5,
fff1fff9,
fffb000b,
000b0003,
fff70001,
000dfffd,
fff1000f,
0005fff3,
fffffff3,
0009fff7,
fffd0009,
fff9fffb,
000ffff5,
fff9fffb,
0003fff7,
fff9fff1,
fff30003,
fffb000f,
fffd0007,
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 159
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
Number of OFDM symbols:           3
000f0003,
00050007,
000ffff7,
fff30007,
000d0009,
fff1fff3,
0005ffff,
ffff000f,
00030005,
00050005,
fff1fff7,
fff10005,
00030005,
fffffffb,
ffff0001,
0001fff7,
fff5fff9,
fff70007,
fff70001,
00030005,
00050009,
fff3fff1,
fff30003,
fffb0007,
fffd0009,
000d0001,
fff9000b,
0001fff9,
00050009,
fff5fff7,
0001000b,
fff1fff1,
0007ffff,
fff5fff1,
fff1fff3,
00090003,
000d000b,
000dfffd,
000b0005,
fff1fff1,
000ffffb,
000dfff9,
000b0001,
fff50001,
fffbfff7,
fffdfffb,
0009fffb,
00030009,
0003000b,
000d0001,
0007ffff,
fff90009,
00050009,
fff3fff7,
fff9fff3,
fffbfffb,
00030005,
0005fffd,
0003000d,
fff3fff5,
000f0001,
000dffff,
000d000f,
0009000b,
00010007,
00030005,
ffff000f,
000bfff7,
0007fff7,
000dffff,
00050003,
000dffff,
000f0003,
fff9fff5,
fffd0007,
fff3fffd,
0009fff5,
000fffff,
fffd000d,
fff3fffb,
fff7fffd,
00010003,
0003000d,
ffff000f,
fff70007,
fff3ffff,
000d0001,
000f0001,
000dfff9,
000d000d,
000bfff3,
fffdfff1,
0005000f,
00050001,
fffb0007,
000dfff7,
000d000d,
fff1fffb,
000bfff1,
0007fffd,
fff3fff7,
fff50001,
fffbffff,
0005000f,
fff7fff7,
fff7000d,
000bffff,
00050009,
000f000b,
fffb000b,
000bfffb,
0003fff3,
fff7fff5,
fff30007,
0005fff7,
000b0003,
fff3000f,
fffb0005,
0001fff3,
000dfffb,
fff5fff3,
00070005,
000dfff1,
00070001,
000d0003,
fff90003,
0003fff3,
0007fff9,
0009ffff,
ffff0001,
fff9fff9,
fff30007,
fff9fff7,
000bffff,
0003fff7,
0009fff7,
fff90003,
0001000d,
ffff000f,
0003fff7,
fff70003,
fffb000d,
fff3fffd,
000b000f,
0007fff9,
000bfff3,
fffdfff5,
fffbfff3,
fffbfff7,
fffdfff5,
fff7fff9,
fffffff1,
00050007,
000d0005,
fffdfffb,
fffdfffb,
0007fffd,
00070007,
fff9fffd,
fffffff3,
00050001,
000bfff9,
fffdfff5,
0005fff9,
fff1fff3,
000dfff7,
000d0005,
00010005,
000b000d,
fffbfff1,
fffffff5,
fff7fffd,
00090003,
000bfff1,
fff5fff1,
fff5fff7,
00070009,
fff5000b,
00030009,
000bfffb,
ffff000f,
fff5ffff,
fff9000b,
000ffff5,
fffb0009,
fff9fff7,
fff9fffd,
000f0009,
00050001,
0001fff3,
fffd0007,
00070001,
fffffffb,
fffbfff9,
0009fffb,
fff9ffff,
0009000f,
0009000f,
000d0003,
fff50001,
00010009,
000ffff9,
fffb0001,
fff1000f,
fff3fffd,
000f0005,
000f0007,
ffff000f,
fffb000d,
0007000d,
0003fff5,
fffdffff,
fff1fffb,
fff5fff5,
fff10003,
000dfff5,
fff3fff5,
fff5fff7,
fff7fff5,
fffbfff9,
fffbffff,
ffff0007,
fff9fff9,
fffbfff7,
00050007,
fff70005,
000ffffb,
fffffff3,
0009ffff,
fff1fff9,
fff1000d,
000bffff,
fff7000d,
0007000b,
fff1fff5,
fff9fff3,
fff5ffff,
000dfffd,
fffffff9,
0009000f,
0003fff3,
000bffff,
fffd0001,
0005fff1,
fffd0007,
fff7000b,
fffdfffb,
0001000d,
fffffff5,
0003fffb,
00070005,
fff5000f,
0003000f,
fff5fff5,
fffdfffb,
fffb000d,
fffd0009,
0003fff9,
fff9fffd,
ffff0005,
fff3fff1,
00090007,
fff30007,
fff50001,
fff3fff3,
000bffff,
0003fffd,
fff90009,
0009fff7,
fff1000b,
fff5fff3,
00050009,
fff9fffb,
00050001,
0005000b,
00050007,
00010007,
0003fffd,
0009000b,
0009fff5,
0005fff1,
fff9000b,
000f000f,
fff7fffb,
00050007,
ffff000d,
fff9000d,
ffff0003,
fff90001,
000b000d,
fff9fff7,
fffdfff5,
00090007,
0005fff1,
fffdfffb,
fff7fff7,
fff70005,
0007000b,
000f000f,
fff1fffb,
fffbfff1,
fff90009,
fff7fff1,
0009fff3,
0003000f,
fff1fff3,
000d0003,
000d0003,
fff1000b,
0007fff7,
fff10009,
0001000f,
fff30005,
00070009,
ffff0001,
0001fffb,
fff9fff9,
000b0003,
0003fff3,
0009fff7,
fffffff7,
0001fff9,
00010003,
fffd0001,
fffbfff1,
0007fff9,
0007000f,
fff7fff9,
fff10009,
000f0009,
fff7ffff,
fff9fff9,
000bfff1,
fff50005,
fff7fff7,
fff5fff3,
fffbfffd,
0009fff5,
fffdfffb,
0007fffd,
000b0005,
fff50007,
fffdfff1,
ffff000b,
0001ffff,
fffffff9,
ffff000f,
000d0005,
fff7fff9,
fff50005,
fffdffff,
000b000b,
fff70009,
fff7000f,
0009000b,
fff70009,
fffdfff7,
000ffff7,
fffb0005,
fff5fff7,
fff1fff1,
fffb000f,
000d0007,
fff50009,
000ffff5,
fff9fffd,
0003fffb,
fff50005,
fff1fff7,
fff50003,
00030009,
000ffff9,
000ffff5,
fffdfff9,
fff5fffb,
fff9fff3,
0007000d,
fff3fff5,
0009fff9,
0003000d,
000fffff,
fff7ffff,
fffd000d,
000bffff,
000b0003,
fff50005,
fff7000b,
fff1fffd,
0003000d,
fff5fff3,
fff10007,
000d0007,
000d0003,
0009ffff,
fff1000d,
0003fff1,
fffffff9,
000ffffd,
fff3fff7,
fffdfff7,
fffffff9,
fff1fff3,
fff3000d,
fff1fffb,
0009000b,
000b000b,
000b0009,
fff1fff1,
000dfff3,
000dfffd,
0005000f,
00050009,
fff1fff9,
000d0003,
0005000b,
00050005,
fff1000f,
000bfffd,
fff5fff3,
ffff000d,
00050001,
fffffff9,
0005fff3,
0001ffff,
0005fff7,
0005ffff,
000ffffb,
0007000f,
0003fffb,
000f0007,
0001000f,
000d0005,
000b0009,
00030005,
fffdfff5,
fffd0009,
fff7ffff,
fff50009,
000d000b,
000dfff3,
000dffff,
fff3fff5,
fff70009,
fff10003,
fff1fffd,
00050001,
ffff0009,
000dfff1,
fff7000d,
000bfff9,
fff70007,
000ffff1,
0007fffb,
fffffff9,
0003fffb,
00030001,
0009fffd,
fff10001,
fff1fffb,
fff3fff1,
fffdfff7,
fff1000b,
fff3fffb,
0005fff7,
0005fffd,
fff5000d,
000dfff5,
fffd000b,
fff9fff5,
fff70007,
0001ffff,
000b0001,
000ffff5,
fff3ffff,
0005fff3,
000b000d,
fff90009,
fff5000f,
fffffff9,
00010009,
00030009,
fffd0009,
00090009,
000d0005,
0003fff5,
0003000b,
fffffff5,
fff9fff3,
fff5000d,
000bfffb,
0003fffb,
fff30009,
00030001,
fff3fffd,
fff30009,
fff7fff9,
00050003,
00030003,
000dffff,
fffd000d,
0003000d,
fff7000f,
fff90003,
000bffff,
000dfffd,
fff9fff3,
000f0005,
00030009,
fff7fffb,
000b0009,
fff5000f,
00030009,
fff5000f,
fff1000b,
0003000f,
fff90005,
0005fff5,
fff5fff3,
fffffff3,
000ffff3,
0005fff9,
0009fffb,
fffdfffd,
000b0001,
000f0009,
00030001,
fff90007,
fff30005,
000dfff5,
000bfff7,
0009000b,
fff1fff3,
0007000f,
0005000f,
ffff0003,
fffffffb,
0001fff9,
fff50009,
fffd000b,
0003000f,
fff3fffd,
0007fff7,
0007000d,
000bffff,
fff5fff1,
000d0001,
fff9fff5,
000dfffb,
000f000b,
fff5fffd,
ffff000b,
0003fff9,
fff90009,
0001000b,
000dfffb,
0003fff1,
0001fffd,
fffffff9,
0003ffff,
0009fff5,
00090003,
fff9fff9,
000b0007,
0001fff9,
00010001,
0003fff9,
fff90001,
000d0001,
000ffff9,
0005fff5,
fff70001,
000b0005,
000bfffd,
fff50009,
000ffffb,
00030003,
00010001,
fff7fff7,
ffff0003,
fffd0005,
000b000f,
00090007,
0007000d,
0005fff7,
000bfff5,
fff1fff9,
fffb000b,
000b0003,
fff70001,
000dfffd,
fff1000f,
0005fff3,
fffffff3,
0009fff7,
fffd0009,
fff9fffb,
000ffff5,
fff9fffb,
0003fff7,
fff9fff1,
fff30003,
fffb000f,
fffd0007,
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 159
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/i_rx_pilot}} {{/zf_equalizer_tb/q_rx_pilot}} 
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/pilot_tx_tdata}} {{/zf_equalizer_tb/pilot_rx_tdata}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
Number of OFDM symbols:           3
000f0003,
00050007,
000ffff7,
fff30007,
000d0009,
fff1fff3,
0005ffff,
ffff000f,
00030005,
00050005,
fff1fff7,
fff10005,
00030005,
fffffffb,
ffff0001,
0001fff7,
fff5fff9,
fff70007,
fff70001,
00030005,
00050009,
fff3fff1,
fff30003,
fffb0007,
fffd0009,
000d0001,
fff9000b,
0001fff9,
00050009,
fff5fff7,
0001000b,
fff1fff1,
0007ffff,
fff5fff1,
fff1fff3,
00090003,
000d000b,
000dfffd,
000b0005,
fff1fff1,
000ffffb,
000dfff9,
000b0001,
fff50001,
fffbfff7,
fffdfffb,
0009fffb,
00030009,
0003000b,
000d0001,
0007ffff,
fff90009,
00050009,
fff3fff7,
fff9fff3,
fffbfffb,
00030005,
0005fffd,
0003000d,
fff3fff5,
000f0001,
000dffff,
000d000f,
0009000b,
00010007,
00030005,
ffff000f,
000bfff7,
0007fff7,
000dffff,
00050003,
000dffff,
000f0003,
fff9fff5,
fffd0007,
fff3fffd,
0009fff5,
000fffff,
fffd000d,
fff3fffb,
fff7fffd,
00010003,
0003000d,
ffff000f,
fff70007,
fff3ffff,
000d0001,
000f0001,
000dfff9,
000d000d,
000bfff3,
fffdfff1,
0005000f,
00050001,
fffb0007,
000dfff7,
000d000d,
fff1fffb,
000bfff1,
0007fffd,
fff3fff7,
fff50001,
fffbffff,
0005000f,
fff7fff7,
fff7000d,
000bffff,
00050009,
000f000b,
fffb000b,
000bfffb,
0003fff3,
fff7fff5,
fff30007,
0005fff7,
000b0003,
fff3000f,
fffb0005,
0001fff3,
000dfffb,
fff5fff3,
00070005,
000dfff1,
00070001,
000d0003,
fff90003,
0003fff3,
0007fff9,
0009ffff,
ffff0001,
fff9fff9,
fff30007,
fff9fff7,
000bffff,
0003fff7,
0009fff7,
fff90003,
0001000d,
ffff000f,
0003fff7,
fff70003,
fffb000d,
fff3fffd,
000b000f,
0007fff9,
000bfff3,
fffdfff5,
fffbfff3,
fffbfff7,
fffdfff5,
fff7fff9,
fffffff1,
00050007,
000d0005,
fffdfffb,
fffdfffb,
0007fffd,
00070007,
fff9fffd,
fffffff3,
00050001,
000bfff9,
fffdfff5,
0005fff9,
fff1fff3,
000dfff7,
000d0005,
00010005,
000b000d,
fffbfff1,
fffffff5,
fff7fffd,
00090003,
000bfff1,
fff5fff1,
fff5fff7,
00070009,
fff5000b,
00030009,
000bfffb,
ffff000f,
fff5ffff,
fff9000b,
000ffff5,
fffb0009,
fff9fff7,
fff9fffd,
000f0009,
00050001,
0001fff3,
fffd0007,
00070001,
fffffffb,
fffbfff9,
0009fffb,
fff9ffff,
0009000f,
0009000f,
000d0003,
fff50001,
00010009,
000ffff9,
fffb0001,
fff1000f,
fff3fffd,
000f0005,
000f0007,
ffff000f,
fffb000d,
0007000d,
0003fff5,
fffdffff,
fff1fffb,
fff5fff5,
fff10003,
000dfff5,
fff3fff5,
fff5fff7,
fff7fff5,
fffbfff9,
fffbffff,
ffff0007,
fff9fff9,
fffbfff7,
00050007,
fff70005,
000ffffb,
fffffff3,
0009ffff,
fff1fff9,
fff1000d,
000bffff,
fff7000d,
0007000b,
fff1fff5,
fff9fff3,
fff5ffff,
000dfffd,
fffffff9,
0009000f,
0003fff3,
000bffff,
fffd0001,
0005fff1,
fffd0007,
fff7000b,
fffdfffb,
0001000d,
fffffff5,
0003fffb,
00070005,
fff5000f,
0003000f,
fff5fff5,
fffdfffb,
fffb000d,
fffd0009,
0003fff9,
fff9fffd,
ffff0005,
fff3fff1,
00090007,
fff30007,
fff50001,
fff3fff3,
000bffff,
0003fffd,
fff90009,
0009fff7,
fff1000b,
fff5fff3,
00050009,
fff9fffb,
00050001,
0005000b,
00050007,
00010007,
0003fffd,
0009000b,
0009fff5,
0005fff1,
fff9000b,
000f000f,
fff7fffb,
00050007,
ffff000d,
fff9000d,
ffff0003,
fff90001,
000b000d,
fff9fff7,
fffdfff5,
00090007,
0005fff1,
fffdfffb,
fff7fff7,
fff70005,
0007000b,
000f000f,
fff1fffb,
fffbfff1,
fff90009,
fff7fff1,
0009fff3,
0003000f,
fff1fff3,
000d0003,
000d0003,
fff1000b,
0007fff7,
fff10009,
0001000f,
fff30005,
00070009,
ffff0001,
0001fffb,
fff9fff9,
000b0003,
0003fff3,
0009fff7,
fffffff7,
0001fff9,
00010003,
fffd0001,
fffbfff1,
0007fff9,
0007000f,
fff7fff9,
fff10009,
000f0009,
fff7ffff,
fff9fff9,
000bfff1,
fff50005,
fff7fff7,
fff5fff3,
fffbfffd,
0009fff5,
fffdfffb,
0007fffd,
000b0005,
fff50007,
fffdfff1,
ffff000b,
0001ffff,
fffffff9,
ffff000f,
000d0005,
fff7fff9,
fff50005,
fffdffff,
000b000b,
fff70009,
fff7000f,
0009000b,
fff70009,
fffdfff7,
000ffff7,
fffb0005,
fff5fff7,
fff1fff1,
fffb000f,
000d0007,
fff50009,
000ffff5,
fff9fffd,
0003fffb,
fff50005,
fff1fff7,
fff50003,
00030009,
000ffff9,
000ffff5,
fffdfff9,
fff5fffb,
fff9fff3,
0007000d,
fff3fff5,
0009fff9,
0003000d,
000fffff,
fff7ffff,
fffd000d,
000bffff,
000b0003,
fff50005,
fff7000b,
fff1fffd,
0003000d,
fff5fff3,
fff10007,
000d0007,
000d0003,
0009ffff,
fff1000d,
0003fff1,
fffffff9,
000ffffd,
fff3fff7,
fffdfff7,
fffffff9,
fff1fff3,
fff3000d,
fff1fffb,
0009000b,
000b000b,
000b0009,
fff1fff1,
000dfff3,
000dfffd,
0005000f,
00050009,
fff1fff9,
000d0003,
0005000b,
00050005,
fff1000f,
000bfffd,
fff5fff3,
ffff000d,
00050001,
fffffff9,
0005fff3,
0001ffff,
0005fff7,
0005ffff,
000ffffb,
0007000f,
0003fffb,
000f0007,
0001000f,
000d0005,
000b0009,
00030005,
fffdfff5,
fffd0009,
fff7ffff,
fff50009,
000d000b,
000dfff3,
000dffff,
fff3fff5,
fff70009,
fff10003,
fff1fffd,
00050001,
ffff0009,
000dfff1,
fff7000d,
000bfff9,
fff70007,
000ffff1,
0007fffb,
fffffff9,
0003fffb,
00030001,
0009fffd,
fff10001,
fff1fffb,
fff3fff1,
fffdfff7,
fff1000b,
fff3fffb,
0005fff7,
0005fffd,
fff5000d,
000dfff5,
fffd000b,
fff9fff5,
fff70007,
0001ffff,
000b0001,
000ffff5,
fff3ffff,
0005fff3,
000b000d,
fff90009,
fff5000f,
fffffff9,
00010009,
00030009,
fffd0009,
00090009,
000d0005,
0003fff5,
0003000b,
fffffff5,
fff9fff3,
fff5000d,
000bfffb,
0003fffb,
fff30009,
00030001,
fff3fffd,
fff30009,
fff7fff9,
00050003,
00030003,
000dffff,
fffd000d,
0003000d,
fff7000f,
fff90003,
000bffff,
000dfffd,
fff9fff3,
000f0005,
00030009,
fff7fffb,
000b0009,
fff5000f,
00030009,
fff5000f,
fff1000b,
0003000f,
fff90005,
0005fff5,
fff5fff3,
fffffff3,
000ffff3,
0005fff9,
0009fffb,
fffdfffd,
000b0001,
000f0009,
00030001,
fff90007,
fff30005,
000dfff5,
000bfff7,
0009000b,
fff1fff3,
0007000f,
0005000f,
ffff0003,
fffffffb,
0001fff9,
fff50009,
fffd000b,
0003000f,
fff3fffd,
0007fff7,
0007000d,
000bffff,
fff5fff1,
000d0001,
fff9fff5,
000dfffb,
000f000b,
fff5fffd,
ffff000b,
0003fff9,
fff90009,
0001000b,
000dfffb,
0003fff1,
0001fffd,
fffffff9,
0003ffff,
0009fff5,
00090003,
fff9fff9,
000b0007,
0001fff9,
00010001,
0003fff9,
fff90001,
000d0001,
000ffff9,
0005fff5,
fff70001,
000b0005,
000bfffd,
fff50009,
000ffffb,
00030003,
00010001,
fff7fff7,
ffff0003,
fffd0005,
000b000f,
00090007,
0007000d,
0005fff7,
000bfff5,
fff1fff9,
fffb000b,
000b0003,
fff70001,
000dfffd,
fff1000f,
0005fff3,
fffffff3,
0009fff7,
fffd0009,
fff9fffb,
000ffff5,
fff9fffb,
0003fff7,
fff9fff1,
fff30003,
fffb000f,
fffd0007,
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 159
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:38]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 128. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 135. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 145. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2664.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2664.984 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 2664.984 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 159
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/pilot_removal_0/m_axis_tdata}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/pilot_removal_0/m_axis_tvalid}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/pilot_removal_0/m_axis_tlast}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 159
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/pilot_removal_0/s_axis_tdata}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/pilot_removal_0/s_axis_tvalid}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/pilot_removal_0/s_axis_tlast}} 
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_pilot_removal_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_pilot_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_pilot_removal_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/pilot_removal_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_removal.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_removal'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:38]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 128. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 135. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 145. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2666.590 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2666.590 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 159
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_pilot_removal_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_pilot_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_pilot_removal_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/pilot_removal_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_removal.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_removal'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:38]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 128. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 135. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 145. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2667.332 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2667.332 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 159
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 159
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_pilot_removal_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_pilot_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_pilot_removal_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/pilot_removal_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_removal.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_removal'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:38]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 128. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 135. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 145. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2667.535 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2667.957 ; gain = 0.422
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 159
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_pilot_removal_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_pilot_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_pilot_removal_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/pilot_removal_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_removal.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_removal'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:38]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:289]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 128. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 135. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 145. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2667.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2668.328 ; gain = 0.371
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 159
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/cordic_inst_tx/s_axis_cartesian_tvalid}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/cordic_inst_tx/s_axis_cartesian_tdata}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/cordic_inst_tx/m_axis_dout_tvalid}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/cordic_inst_tx/m_axis_dout_tdata}} 
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/cordic_inst_rx/s_axis_cartesian_tvalid}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/cordic_inst_rx/s_axis_cartesian_tdata}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/cordic_inst_rx/m_axis_dout_tvalid}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/cordic_inst_rx/m_axis_dout_tdata}} 
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/div_gen_inst/s_axis_divisor_tvalid}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/div_gen_inst/s_axis_divisor_tdata}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/div_gen_inst/s_axis_dividend_tvalid}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/div_gen_inst/s_axis_dividend_tdata}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/div_gen_inst/m_axis_dout_tvalid}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/div_gen_inst/m_axis_dout_tdata}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 159
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 159
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/DUT/zf_equalizer_i/pilot_scheduler_0/BRAM_PORT_addr}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/pilot_scheduler_0/BRAM_PORT_clk}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/pilot_scheduler_0/BRAM_PORT_din}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/pilot_scheduler_0/BRAM_PORT_dout}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/pilot_scheduler_0/BRAM_PORT_en}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/pilot_scheduler_0/BRAM_PORT_rst}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/pilot_scheduler_0/BRAM_PORT_we}} 
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/DUT/zf_equalizer_i/pilot_scheduler_0/M_AXIS_1_tdata}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/pilot_scheduler_0/M_AXIS_1_tvalid}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/pilot_scheduler_0/M_AXIS_1_tlast}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/pilot_scheduler_0/M_AXIS_1_tready}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/pilot_scheduler_0/M_AXIS_2_tdata}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/pilot_scheduler_0/M_AXIS_2_tvalid}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/pilot_scheduler_0/M_AXIS_2_tlast}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/pilot_scheduler_0/M_AXIS_2_tready}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/pilot_scheduler_0/M_AXIS_3_tdata}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/pilot_scheduler_0/M_AXIS_3_tvalid}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/pilot_scheduler_0/M_AXIS_3_tlast}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/pilot_scheduler_0/M_AXIS_3_tready}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 159
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
update_module_reference zf_equalizer_pilot_scheduler_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORT' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORT' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_3' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axis_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-4728] Bus Interface 'BRAM_PORT': Added interface parameter 'MASTER_TYPE' with value 'BRAM_CTRL'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_pilot_scheduler_0_0 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'i_valid_frame'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'zf_equalizer_pilot_scheduler_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'zf_equalizer_pilot_scheduler_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
update_module_reference zf_equalizer_pilot_removal_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_pilot_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_pilot_removal_0_0 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_valid_frame'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'zf_equalizer_pilot_removal_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'zf_equalizer_pilot_removal_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
connect_bd_net [get_bd_pins Normalized_ZF_stage_1/pilot_removal_0/o_valid_frame] [get_bd_pins pilot_scheduler_0/i_valid_frame]
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/pilot_removal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pilot_scheduler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_removal.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_removal'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_scheduler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:38]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 128. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 135. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 145. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2669.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 2673.621 ; gain = 3.910
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/DUT/zf_equalizer_i/pilot_scheduler_0/i_valid_frame}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 159
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Projects/pi-radio/HW/modules/sim/zf_equalizer/bram_pilot_init.coe' provided. It will be converted relative to IP Instance files '../../../../../../modules/sim/zf_equalizer/bram_pilot_init.coe'
startgroup
set_property -dict [list CONFIG.Coe_File {C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/bram_pilot_init.coe}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Projects/pi-radio/HW/modules/sim/zf_equalizer/bram_pilot_init.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../modules/sim/zf_equalizer/bram_pilot_init.coe'
endgroup
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:38]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 128. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 135. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 145. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2676.191 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2681.195 ; gain = 5.004
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 159
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_pilot_scheduler_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORT' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORT' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_3' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axis_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-4728] Bus Interface 'BRAM_PORT': Added interface parameter 'MASTER_TYPE' with value 'BRAM_CTRL'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_pilot_scheduler_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pilot_scheduler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_scheduler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
ERROR: [VRFC 10-2989] 's_pilot_rx_axis_tvalid1' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:152]
ERROR: [VRFC 10-2989] 's_pilot_rx_axis_tlast1' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:153]
ERROR: [VRFC 10-2989] 's_pilot_rx_axis_tvalid2' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:164]
ERROR: [VRFC 10-2989] 's_pilot_rx_axis_tlast2' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:165]
ERROR: [VRFC 10-9458] unit 'rtl' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:40]
INFO: [VRFC 10-8704] VHDL file 'C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_scheduler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:38]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 128. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 135. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 145. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2681.195 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2700.309 ; gain = 19.113
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 159
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:38]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 128. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 135. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 145. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2701.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 2709.516 ; gain = 7.891
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 159
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_pilot_scheduler_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORT' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'BRAM_PORT' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_3' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axis_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-4728] Bus Interface 'BRAM_PORT': Added interface parameter 'MASTER_TYPE' with value 'BRAM_CTRL'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_pilot_scheduler_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pilot_scheduler_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_scheduler'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:38]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ha...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 128. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 135. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 145. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2723.078 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 2726.379 ; gain = 3.301
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 159
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
set_property -dict [list CONFIG.divisor_width {8} CONFIG.fractional_width {8} CONFIG.latency {20}] [get_ips div_gen_0]
generate_target all [get_files  c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_0'...
catch { config_ip_cache -export [get_ips -all div_gen_0] }
export_ip_user_files -of_objects [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
reset_run div_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.runs/div_gen_0_synth_1

launch_runs div_gen_0_synth_1 -jobs 24
[Tue Jan  3 00:22:11 2023] Launched div_gen_0_synth_1...
Run output will be captured here: C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.runs/div_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_gen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:38]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 128. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 135. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 137. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 145. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2765.410 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 2773.566 ; gain = 8.156
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 159
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'div_gen_inst' is not declared under prefix 'channel_estimate_0' [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:83]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2958.582 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'm_axis_tdata' width 24 differs from original width 32
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'zf_equalizer_channel_estimate_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'zf_equalizer_channel_estimate_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'div_gen_inst' is not declared under prefix 'channel_estimate_0' [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:83]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2958.582 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:41]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 158. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 165. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 166. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 167. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 168. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 175. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2958.582 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2958.582 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
Number of OFDM symbols:           3
   253194

   256263

   260617

   258821

   261647

   257045

   253187

   263436

   289539

   263425

   260617

   261647

   289539

   253187

   421376

   269828

   259074

   261379

   269828

   289539

   278793

   257045

   264970

   256263

   257027

   259074

   259074

   263425

   278793

   264709

   253188

   252929

   263425

   251915

   257045

   257027

   267020

   264970

   257037

   252929

   261647

   258821

   274185

   253188

   278793

   289539

   278793

   257026

   261379

   259074

   263425

   261379

   278793

   261647

   258821

   263425

   289539

   289539

   264970

   267020

   263436

   259074

   257045

   249097

   263425

   289539

   263436

   249097

   261379

   259074

   248320

   259074

   253194

   259074

   283652

   248335

   264709

   263436

   248335

   259338

   257027

   235522

   264970

   263436

   261379

   259074

   259074

   263436

   258821

   260873

   267020

   253194

   261647

   303874

   256263

   261647

   260873

   261647

   251915

   252163

   261647

   253188

   303874

   261647

   270856

   261647

   253188

   278793

   251915

   257037

   257280

   248335

   249097

   258821

   255744

   261379

   257045

   263425

   259074

   259338

   253705

   256263

   257045

   263425

   248335

   252163

   248335

   245767

   269828

   421376

   245767

   258821

   261379

   253188

   257027

   270857

   252163

   259074

   263436

   257027

   257026

   259338

   248335

   251915

   245767

   267020

   261379

   259338

   278793

   261379

   261379

   263436

   256263

   259338

   289539

   289539

   252163

   245767

   283652

   259074

   303874

   259074

   261379

   256263

   257045

   261647

   259338

   253187

   253705

   261647

   253188

   257027

   257027

   251915

   251915

   264709

   261379

   257542

   257026

   257280

   263436

   274185

   259074

   251915

   255744

   261379

   283652

   260617

   303874

   259074

   283652

   263425

   253187

   256263

   278793

   263425

   260617

   260617

   248335

   253188

   269828

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

   259593

   253187

   252929

   248335

   261647

   259592

   263436

   259338

   258821

   261379

   314113

   261647

   257542

   253194

   253705

   267020

   264709

   249097

   256263

   303874

   263425

   245767

   278793

   256263

   278793

   261647

   259074

   269828

   259592

   257045

   253188

   261647

   259074

   251915

   258821

   274185

   264970

   263425

   260617

   248335

   253188

   235522

   261647

   283652

   264709

   289539

   259074

   253188

   248320

   256263

   251915

   253194

   257542

   289539

   259338

   257027

   283652

   283652

   303874

   257045

   261379

   258821

   253188

   260873

   253188

   252928

   261379

   270857

   251915

   253705

   278793

   256263

   303874

   257280

   256263

   263425

   252928

   249097

   264709

   261647

   259074

   252929

   255744

   256263

   259074

   258821

   314113

   263425

   253705

   261379

   261379

   261379

   261647

   289539

   270856

   278793

   259074

   252929

   261647

   261647

   261379

   260617

   261647

   253194

   257045

   248335

   248335

   251915

   261379

   260617

   263436

   259338

   261379

   421376

   303874

   245767

   261379

   248335

   270857

   269828

   263425

   235522

   235522

   261647

   245767

   259593

   261379

   260617

   260617

   269828

   245767

   251915

   257280

   270856

   253705

   248320

   264709

   289539

   252163

   257037

   259074

   253194

   274185

   421632

   263425

   263436

   259338

   261379

   257280

   314113

   257542

   270856

   260617

   249097

   270856

   257026

   260617

   263425

   264709

   252929

   261647

   258821

   249097

   251915

   283652

   248320

   257280

   260617

   261379

   257026

   259593

   251915

   252163

   257037

   258821

   258821

   267020

   261379

   264970

   263436

   269828

   248335

   253188

   261379

   257280

   264709

   253194

   264970

   253705

   259593

   258821

   248335

   269828

   257045

   253194

   263425

   253194

   261647

   257026

   263425

   257045

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

   260873

   261647

   249097

   257542

   264709

   252929

   260873

   264970

   261647

   278793

   259592

   248335

   257280

   263425

   252929

   261379

   253705

   259074

   303874

   263425

   259338

   421632

   255744

   253187

   261647

   259593

   248320

   259592

   263436

   259338

   264709

   289539

   261379

   257027

   269828

   249097

   267020

   260873

   259074

   267020

   270856

   253194

   253194

   303874

   269828

   257045

   261647

   259074

   261379

   252929

   256263

   263425

   248320

   314113

   257026

   263436

   261647

   257045

   257026

   251915

   259338

   255744

   289539

   267020

   253705

   261379

   259074

   261379

   421632

   274185

   251915

   259074

   259338

   253705

   261379

   251915

   263425

   269828

   257026

   257027

   270857

   259338

   261379

   261379

   253188

   258821

   267020

   257280

   248320

   261647

   314113

   248335

   261647

   261379

   248320

   252928

   259074

   248335

   264970

   260617

   252163

   253188

   264970

   258821

   261647

   257026

   255744

   264709

   251915

   257026

   251915

   251915

   253194

   256263

   257037

   253705

   259074

   257045

   256263

   278793

   252928

   274185

   260617

   314113

   245767

   259338

   253705

   249097

   249097

   257045

   259593

   261647

   314113

   253187

   263425

   249097

   261379

   253194

   248335

   261379

   258821

   253188

   251915

   259074

   259074

   259338

   251915

   261379

   274185

   283652

   261379

   253188

   259338

   253194

   314113

   263425

   235522

   264709

   257027

   245767

   259074

   263425

   421632

   283652

   263425

   259074

   259593

   257037

   269828

   257037

   261379

   249097

   261647

   252928

   421632

   270856

   314113

   248320

   251915

   261379

   258821

   255744

   257542

   259592

   257037

   261379

   269828

   264970

   252929

   259338

   259074

   270857

   257027

   256263

   251915

   256263

   257027

   259593

   264970

   261647

   283652

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 189
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
Number of OFDM symbols:           3
   253194

   256263

   260617

   258821

   261647

   257045

   253187

   263436

   289539

   263425

   260617

   261647

   289539

   253187

   421376

   269828

   259074

   261379

   269828

   289539

   278793

   257045

   264970

   256263

   257027

   259074

   259074

   263425

   278793

   264709

   253188

   252929

   263425

   251915

   257045

   257027

   267020

   264970

   257037

   252929

   261647

   258821

   274185

   253188

   278793

   289539

   278793

   257026

   261379

   259074

   263425

   261379

   278793

   261647

   258821

   263425

   289539

   289539

   264970

   267020

   263436

   259074

   257045

   249097

   263425

   289539

   263436

   249097

   261379

   259074

   248320

   259074

   253194

   259074

   283652

   248335

   264709

   263436

   248335

   259338

   257027

   235522

   264970

   263436

   261379

   259074

   259074

   263436

   258821

   260873

   267020

   253194

   261647

   303874

   256263

   261647

   260873

   261647

   251915

   252163

   261647

   253188

   303874

   261647

   270856

   261647

   253188

   278793

   251915

   257037

   257280

   248335

   249097

   258821

   255744

   261379

   257045

   263425

   259074

   259338

   253705

   256263

   257045

   263425

   248335

   252163

   248335

   245767

   269828

   421376

   245767

   258821

   261379

   253188

   257027

   270857

   252163

   259074

   263436

   257027

   257026

   259338

   248335

   251915

   245767

   267020

   261379

   259338

   278793

   261379

   261379

   263436

   256263

   259338

   289539

   289539

   252163

   245767

   283652

   259074

   303874

   259074

   261379

   256263

   257045

   261647

   259338

   253187

   253705

   261647

   253188

   257027

   257027

   251915

   251915

   264709

   261379

   257542

   257026

   257280

   263436

   274185

   259074

   251915

   255744

   261379

   283652

   260617

   303874

   259074

   283652

   263425

   253187

   256263

   278793

   263425

   260617

   260617

   248335

   253188

   269828

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

   259593

   253187

   252929

   248335

   261647

   259592

   263436

   259338

   258821

   261379

   314113

   261647

   257542

   253194

   253705

   267020

   264709

   249097

   256263

   303874

   263425

   245767

   278793

   256263

   278793

   261647

   259074

   269828

   259592

   257045

   253188

   261647

   259074

   251915

   258821

   274185

   264970

   263425

   260617

   248335

   253188

   235522

   261647

   283652

   264709

   289539

   259074

   253188

   248320

   256263

   251915

   253194

   257542

   289539

   259338

   257027

   283652

   283652

   303874

   257045

   261379

   258821

   253188

   260873

   253188

   252928

   261379

   270857

   251915

   253705

   278793

   256263

   303874

   257280

   256263

   263425

   252928

   249097

   264709

   261647

   259074

   252929

   255744

   256263

   259074

   258821

   314113

   263425

   253705

   261379

   261379

   261379

   261647

   289539

   270856

   278793

   259074

   252929

   261647

   261647

   261379

   260617

   261647

   253194

   257045

   248335

   248335

   251915

   261379

   260617

   263436

   259338

   261379

   421376

   303874

   245767

   261379

   248335

   270857

   269828

   263425

   235522

   235522

   261647

   245767

   259593

   261379

   260617

   260617

   269828

   245767

   251915

   257280

   270856

   253705

   248320

   264709

   289539

   252163

   257037

   259074

   253194

   274185

   421632

   263425

   263436

   259338

   261379

   257280

   314113

   257542

   270856

   260617

   249097

   270856

   257026

   260617

   263425

   264709

   252929

   261647

   258821

   249097

   251915

   283652

   248320

   257280

   260617

   261379

   257026

   259593

   251915

   252163

   257037

   258821

   258821

   267020

   261379

   264970

   263436

   269828

   248335

   253188

   261379

   257280

   264709

   253194

   264970

   253705

   259593

   258821

   248335

   269828

   257045

   253194

   263425

   253194

   261647

   257026

   263425

   257045

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

   260873

   261647

   249097

   257542

   264709

   252929

   260873

   264970

   261647

   278793

   259592

   248335

   257280

   263425

   252929

   261379

   253705

   259074

   303874

   263425

   259338

   421632

   255744

   253187

   261647

   259593

   248320

   259592

   263436

   259338

   264709

   289539

   261379

   257027

   269828

   249097

   267020

   260873

   259074

   267020

   270856

   253194

   253194

   303874

   269828

   257045

   261647

   259074

   261379

   252929

   256263

   263425

   248320

   314113

   257026

   263436

   261647

   257045

   257026

   251915

   259338

   255744

   289539

   267020

   253705

   261379

   259074

   261379

   421632

   274185

   251915

   259074

   259338

   253705

   261379

   251915

   263425

   269828

   257026

   257027

   270857

   259338

   261379

   261379

   253188

   258821

   267020

   257280

   248320

   261647

   314113

   248335

   261647

   261379

   248320

   252928

   259074

   248335

   264970

   260617

   252163

   253188

   264970

   258821

   261647

   257026

   255744

   264709

   251915

   257026

   251915

   251915

   253194

   256263

   257037

   253705

   259074

   257045

   256263

   278793

   252928

   274185

   260617

   314113

   245767

   259338

   253705

   249097

   249097

   257045

   259593

   261647

   314113

   253187

   263425

   249097

   261379

   253194

   248335

   261379

   258821

   253188

   251915

   259074

   259074

   259338

   251915

   261379

   274185

   283652

   261379

   253188

   259338

   253194

   314113

   263425

   235522

   264709

   257027

   245767

   259074

   263425

   421632

   283652

   263425

   259074

   259593

   257037

   269828

   257037

   261379

   249097

   261647

   252928

   421632

   270856

   314113

   248320

   251915

   261379

   258821

   255744

   257542

   259592

   257037

   261379

   269828

   264970

   252929

   259338

   259074

   270857

   257027

   256263

   251915

   256263

   257027

   259593

   264970

   261647

   283652

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 189
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:41]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 158. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 165. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 166. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 167. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 168. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 175. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2960.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 2960.555 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
Number of OFDM symbols:           3
   253194

   256263

   260617

   258821

   261647

   257045

   253187

   263436

   289539

   263425

   260617

   261647

   289539

   253187

   421376

   269828

   259074

   261379

   269828

   289539

   278793

   257045

   264970

   256263

   257027

   259074

   259074

   263425

   278793

   264709

   253188

   252929

   263425

   251915

   257045

   257027

   267020

   264970

   257037

   252929

   261647

   258821

   274185

   253188

   278793

   289539

   278793

   257026

   261379

   259074

   263425

   261379

   278793

   261647

   258821

   263425

   289539

   289539

   264970

   267020

   263436

   259074

   257045

   249097

   263425

   289539

   263436

   249097

   261379

   259074

   248320

   259074

   253194

   259074

   283652

   248335

   264709

   263436

   248335

   259338

   257027

   235522

   264970

   263436

   261379

   259074

   259074

   263436

   258821

   260873

   267020

   253194

   261647

   303874

   256263

   261647

   260873

   261647

   251915

   252163

   261647

   253188

   303874

   261647

   270856

   261647

   253188

   278793

   251915

   257037

   257280

   248335

   249097

   258821

   255744

   261379

   257045

   263425

   259074

   259338

   253705

   256263

   257045

   263425

   248335

   252163

   248335

   245767

   269828

   421376

   245767

   258821

   261379

   253188

   257027

   270857

   252163

   259074

   263436

   257027

   257026

   259338

   248335

   251915

   245767

   267020

   261379

   259338

   278793

   261379

   261379

   263436

   256263

   259338

   289539

   289539

   252163

   245767

   283652

   259074

   303874

   259074

   261379

   256263

   257045

   261647

   259338

   253187

   253705

   261647

   253188

   257027

   257027

   251915

   251915

   264709

   261379

   257542

   257026

   257280

   263436

   274185

   259074

   251915

   255744

   261379

   283652

   260617

   303874

   259074

   283652

   263425

   253187

   256263

   278793

   263425

   260617

   260617

   248335

   253188

   269828

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

   259593

   253187

   252929

   248335

   261647

   259592

   263436

   259338

   258821

   261379

   314113

   261647

   257542

   253194

   253705

   267020

   264709

   249097

   256263

   303874

   263425

   245767

   278793

   256263

   278793

   261647

   259074

   269828

   259592

   257045

   253188

   261647

   259074

   251915

   258821

   274185

   264970

   263425

   260617

   248335

   253188

   235522

   261647

   283652

   264709

   289539

   259074

   253188

   248320

   256263

   251915

   253194

   257542

   289539

   259338

   257027

   283652

   283652

   303874

   257045

   261379

   258821

   253188

   260873

   253188

   252928

   261379

   270857

   251915

   253705

   278793

   256263

   303874

   257280

   256263

   263425

   252928

   249097

   264709

   261647

   259074

   252929

   255744

   256263

   259074

   258821

   314113

   263425

   253705

   261379

   261379

   261379

   261647

   289539

   270856

   278793

   259074

   252929

   261647

   261647

   261379

   260617

   261647

   253194

   257045

   248335

   248335

   251915

   261379

   260617

   263436

   259338

   261379

   421376

   303874

   245767

   261379

   248335

   270857

   269828

   263425

   235522

   235522

   261647

   245767

   259593

   261379

   260617

   260617

   269828

   245767

   251915

   257280

   270856

   253705

   248320

   264709

   289539

   252163

   257037

   259074

   253194

   274185

   421632

   263425

   263436

   259338

   261379

   257280

   314113

   257542

   270856

   260617

   249097

   270856

   257026

   260617

   263425

   264709

   252929

   261647

   258821

   249097

   251915

   283652

   248320

   257280

   260617

   261379

   257026

   259593

   251915

   252163

   257037

   258821

   258821

   267020

   261379

   264970

   263436

   269828

   248335

   253188

   261379

   257280

   264709

   253194

   264970

   253705

   259593

   258821

   248335

   269828

   257045

   253194

   263425

   253194

   261647

   257026

   263425

   257045

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

   260873

   261647

   249097

   257542

   264709

   252929

   260873

   264970

   261647

   278793

   259592

   248335

   257280

   263425

   252929

   261379

   253705

   259074

   303874

   263425

   259338

   421632

   255744

   253187

   261647

   259593

   248320

   259592

   263436

   259338

   264709

   289539

   261379

   257027

   269828

   249097

   267020

   260873

   259074

   267020

   270856

   253194

   253194

   303874

   269828

   257045

   261647

   259074

   261379

   252929

   256263

   263425

   248320

   314113

   257026

   263436

   261647

   257045

   257026

   251915

   259338

   255744

   289539

   267020

   253705

   261379

   259074

   261379

   421632

   274185

   251915

   259074

   259338

   253705

   261379

   251915

   263425

   269828

   257026

   257027

   270857

   259338

   261379

   261379

   253188

   258821

   267020

   257280

   248320

   261647

   314113

   248335

   261647

   261379

   248320

   252928

   259074

   248335

   264970

   260617

   252163

   253188

   264970

   258821

   261647

   257026

   255744

   264709

   251915

   257026

   251915

   251915

   253194

   256263

   257037

   253705

   259074

   257045

   256263

   278793

   252928

   274185

   260617

   314113

   245767

   259338

   253705

   249097

   249097

   257045

   259593

   261647

   314113

   253187

   263425

   249097

   261379

   253194

   248335

   261379

   258821

   253188

   251915

   259074

   259074

   259338

   251915

   261379

   274185

   283652

   261379

   253188

   259338

   253194

   314113

   263425

   235522

   264709

   257027

   245767

   259074

   263425

   421632

   283652

   263425

   259074

   259593

   257037

   269828

   257037

   261379

   249097

   261647

   252928

   421632

   270856

   314113

   248320

   251915

   261379

   258821

   255744

   257542

   259592

   257037

   261379

   269828

   264970

   252929

   259338

   259074

   270857

   257027

   256263

   251915

   256263

   257027

   259593

   264970

   261647

   283652

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 189
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:41]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 160. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 167. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 168. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 169. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 170. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 177. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2960.562 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 2960.887 ; gain = 0.324
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
Number of OFDM symbols:           3
   263425

   278793

   264709

   253188

   252929

   263425

   251915

   257045

   257027

   267020

   264970

   257037

   252929

   261647

   258821

   274185

   253188

   278793

   289539

   278793

   257026

   261379

   259074

   263425

   261379

   278793

   261647

   258821

   263425

   289539

   289539

   264970

   267020

   263436

   259074

   257045

   249097

   263425

   289539

   263436

   249097

   261379

   259074

   248320

   259074

   253194

   259074

   283652

   248335

   264709

   263436

   248335

   259338

   257027

   235522

   264970

   263436

   261379

   259074

   259074

   263436

   258821

   260873

   267020

   253194

   261647

   303874

   256263

   261647

   260873

   261647

   251915

   252163

   261647

   253188

   303874

   261647

   270856

   261647

   253188

   278793

   251915

   257037

   257280

   248335

   249097

   258821

   255744

   261379

   257045

   263425

   259074

   259338

   253705

   256263

   257045

   263425

   248335

   252163

   248335

   245767

   269828

   421376

   245767

   258821

   261379

   253188

   257027

   270857

   252163

   259074

   263436

   257027

   257026

   259338

   248335

   251915

   245767

   267020

   261379

   259338

   278793

   261379

   261379

   263436

   256263

   259338

   289539

   289539

   252163

   245767

   283652

   259074

   303874

   259074

   261379

   256263

   257045

   261647

   259338

   253187

   253705

   261647

   253188

   257027

   257027

   251915

   251915

   264709

   261379

   257542

   257026

   257280

   263436

   274185

   259074

   251915

   255744

   261379

   283652

   260617

   303874

   259074

   283652

   263425

   253187

   256263

   278793

   263425

   260617

   260617

   248335

   253188

   269828

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

   269828

   259592

   257045

   253188

   261647

   259074

   251915

   258821

   274185

   264970

   263425

   260617

   248335

   253188

   235522

   261647

   283652

   264709

   289539

   259074

   253188

   248320

   256263

   251915

   253194

   257542

   289539

   259338

   257027

   283652

   283652

   303874

   257045

   261379

   258821

   253188

   260873

   253188

   252928

   261379

   270857

   251915

   253705

   278793

   256263

   303874

   257280

   256263

   263425

   252928

   249097

   264709

   261647

   259074

   252929

   255744

   256263

   259074

   258821

   314113

   263425

   253705

   261379

   261379

   261379

   261647

   289539

   270856

   278793

   259074

   252929

   261647

   261647

   261379

   260617

   261647

   253194

   257045

   248335

   248335

   251915

   261379

   260617

   263436

   259338

   261379

   421376

   303874

   245767

   261379

   248335

   270857

   269828

   263425

   235522

   235522

   261647

   245767

   259593

   261379

   260617

   260617

   269828

   245767

   251915

   257280

   270856

   253705

   248320

   264709

   289539

   252163

   257037

   259074

   253194

   274185

   421632

   263425

   263436

   259338

   261379

   257280

   314113

   257542

   270856

   260617

   249097

   270856

   257026

   260617

   263425

   264709

   252929

   261647

   258821

   249097

   251915

   283652

   248320

   257280

   260617

   261379

   257026

   259593

   251915

   252163

   257037

   258821

   258821

   267020

   261379

   264970

   263436

   269828

   248335

   253188

   261379

   257280

   264709

   253194

   264970

   253705

   259593

   258821

   248335

   269828

   257045

   253194

   263425

   253194

   261647

   257026

   263425

   257045

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

        0

   259592

   263436

   259338

   264709

   289539

   261379

   257027

   269828

   249097

   267020

   260873

   259074

   267020

   270856

   253194

   253194

   303874

   269828

   257045

   261647

   259074

   261379

   252929

   256263

   263425

   248320

   314113

   257026

   263436

   261647

   257045

   257026

   251915

   259338

   255744

   289539

   267020

   253705

   261379

   259074

   261379

   421632

   274185

   251915

   259074

   259338

   253705

   261379

   251915

   263425

   269828

   257026

   257027

   270857

   259338

   261379

   261379

   253188

   258821

   267020

   257280

   248320

   261647

   314113

   248335

   261647

   261379

   248320

   252928

   259074

   248335

   264970

   260617

   252163

   253188

   264970

   258821

   261647

   257026

   255744

   264709

   251915

   257026

   251915

   251915

   253194

   256263

   257037

   253705

   259074

   257045

   256263

   278793

   252928

   274185

   260617

   314113

   245767

   259338

   253705

   249097

   249097

   257045

   259593

   261647

   314113

   253187

   263425

   249097

   261379

   253194

   248335

   261379

   258821

   253188

   251915

   259074

   259074

   259338

   251915

   261379

   274185

   283652

   261379

   253188

   259338

   253194

   314113

   263425

   235522

   264709

   257027

   245767

   259074

   263425

   421632

   283652

   263425

   259074

   259593

   257037

   269828

   257037

   261379

   249097

   261647

   252928

   421632

   270856

   314113

   248320

   251915

   261379

   258821

   255744

   257542

   259592

   257037

   261379

   269828

   264970

   252929

   259338

   259074

   270857

   257027

   256263

   251915

   256263

   257027

   259593

   264970

   261647

   283652

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

     -256

$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 191
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:41]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 160. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 167. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 168. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 169. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 170. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 177. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2960.887 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2960.887 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2960.887 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
Number of OFDM symbols:           3
   253194

   256263

   260617

   258821

   261647

   257045

   253187

   263436

   289539

   263425

   260617

   261647

   289539

   253187

   421376

   269828

   259074

   261379

   269828

   289539

   278793

   257045

   264970

   256263

   257027

   259074

   259074

   263425

   278793

   264709

   253188

   252929

   263425

   251915

   257045

   257027

   267020

   264970

   257037

   252929

   261647

   258821

   274185

   253188

   278793

   289539

   278793

   257026

   261379

   259074

   263425

   261379

   278793

   261647

   258821

   263425

   289539

   289539

   264970

   267020

   263436

   259074

   257045

   249097

   263425

   289539

   263436

   249097

   261379

   259074

   248320

   259074

   253194

   259074

   283652

   248335

   264709

   263436

   248335

   259338

   257027

   235522

   264970

   263436

   261379

   259074

   259074

   263436

   258821

   260873

   267020

   253194

   261647

   303874

   256263

   261647

   260873

   261647

   251915

   252163

   261647

   253188

   303874

   261647

   270856

   261647

   253188

   278793

   251915

   257037

   257280

   248335

   249097

   258821

   255744

   261379

   257045

   263425

   259074

   259338

   253705

   256263

   257045

   263425

   248335

   252163

   248335

   245767

   269828

   421376

   245767

   258821

   261379

   253188

   257027

   270857

   252163

   259074

   263436

   257027

   257026

   259338

   248335

   251915

   245767

   267020

   261379

   259338

   278793

   261379

   261379

   263436

   256263

   259338

   289539

   289539

   252163

   245767

   283652

   259074

   303874

   259074

   261379

   256263

   257045

   261647

   259338

   253187

   253705

   261647

   253188

   257027

   257027

   251915

   251915

   264709

   261379

   257542

   257026

   257280

   263436

   274185

   259074

   251915

   255744

   261379

   283652

   260617

   303874

   259074

   283652

   263425

   253187

   256263

   278793

   263425

   260617

   260617

   248335

   253188

   269828

   259593

   253187

   252929

   248335

   261647

   259592

   263436

   259338

   258821

   261379

   314113

   261647

   257542

   253194

   253705

   267020

   264709

   249097

   256263

   303874

   263425

   245767

   278793

   256263

   278793

   261647

   259074

   269828

   259592

   257045

   253188

   261647

   259074

   251915

   258821

   274185

   264970

   263425

   260617

   248335

   253188

   235522

   261647

   283652

   264709

   289539

   259074

   253188

   248320

   256263

   251915

   253194

   257542

   289539

   259338

   257027

   283652

   283652

   303874

   257045

   261379

   258821

   253188

   260873

   253188

   252928

   261379

   270857

   251915

   253705

   278793

   256263

   303874

   257280

   256263

   263425

   252928

   249097

   264709

   261647

   259074

   252929

   255744

   256263

   259074

   258821

   314113

   263425

   253705

   261379

   261379

   261379

   261647

   289539

   270856

   278793

   259074

   252929

   261647

   261647

   261379

   260617

   261647

   253194

   257045

   248335

   248335

   251915

   261379

   260617

   263436

   259338

   261379

   421376

   303874

   245767

   261379

   248335

   270857

   269828

   263425

   235522

   235522

   261647

   245767

   259593

   261379

   260617

   260617

   269828

   245767

   251915

   257280

   270856

   253705

   248320

   264709

   289539

   252163

   257037

   259074

   253194

   274185

   421632

   263425

   263436

   259338

   261379

   257280

   314113

   257542

   270856

   260617

   249097

   270856

   257026

   260617

   263425

   264709

   252929

   261647

   258821

   249097

   251915

   283652

   248320

   257280

   260617

   261379

   257026

   259593

   251915

   252163

   257037

   258821

   258821

   267020

   261379

   264970

   263436

   269828

   248335

   253188

   261379

   257280

   264709

   253194

   264970

   253705

   259593

   258821

   248335

   269828

   257045

   253194

   263425

   253194

   261647

   257026

   263425

   257045

   260873

   261647

   249097

   257542

   264709

   252929

   260873

   264970

   261647

   278793

   259592

   248335

   257280

   263425

   252929

   261379

   253705

   259074

   303874

   263425

   259338

   421632

   255744

   253187

   261647

   259593

   248320

   259592

   263436

   259338

   264709

   289539

   261379

   257027

   269828

   249097

   267020

   260873

   259074

   267020

   270856

   253194

   253194

   303874

   269828

   257045

   261647

   259074

   261379

   252929

   256263

   263425

   248320

   314113

   257026

   263436

   261647

   257045

   257026

   251915

   259338

   255744

   289539

   267020

   253705

   261379

   259074

   261379

   421632

   274185

   251915

   259074

   259338

   253705

   261379

   251915

   263425

   269828

   257026

   257027

   270857

   259338

   261379

   261379

   253188

   258821

   267020

   257280

   248320

   261647

   314113

   248335

   261647

   261379

   248320

   252928

   259074

   248335

   264970

   260617

   252163

   253188

   264970

   258821

   261647

   257026

   255744

   264709

   251915

   257026

   251915

   251915

   253194

   256263

   257037

   253705

   259074

   257045

   256263

   278793

   252928

   274185

   260617

   314113

   245767

   259338

   253705

   249097

   249097

   257045

   259593

   261647

   314113

   253187

   263425

   249097

   261379

   253194

   248335

   261379

   258821

   253188

   251915

   259074

   259074

   259338

   251915

   261379

   274185

   283652

   261379

   253188

   259338

   253194

   314113

   263425

   235522

   264709

   257027

   245767

   259074

   263425

   421632

   283652

   263425

   259074

   259593

   257037

   269828

   257037

   261379

   249097

   261647

   252928

   421632

   270856

   314113

   248320

   251915

   261379

   258821

   255744

   257542

   259592

   257037

   261379

   269828

   264970

   252929

   259338

   259074

   270857

   257027

   256263

   251915

   256263

   257027

   259593

   264970

   261647

   283652

$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 191
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
Number of OFDM symbols:           3
    25105

    25601

    25873

    25858

    26117

    25611

    25344

    26128

    28929

    26119

    25873

    26117

    28929

    25344

    41984

    26884

    25859

    26113

    26884

    28929

    27658

    25611

    26376

    25601

    25604

    25859

    25859

    26119

    27658

    26375

    25100

    25108

    26119

    25098

    25611

    25604

    26631

    26376

    25607

    25108

    26117

    25858

    27394

    25100

    27658

    28929

    27658

    25604

    26113

    25859

    26119

    26113

    27658

    26117

    25858

    26119

    28929

    28929

    26376

    26631

    26128

    25859

    25611

    24838

    26119

    28929

    26128

    24838

    26113

    25859

    24832

    25859

    25105

    25859

    28166

    24833

    26375

    26128

    24833

    25862

    25604

    23552

    26376

    26128

    26113

    25859

    25859

    26128

    25858

    25875

    26631

    25105

    26117

    30211

    25601

    26117

    25875

    26117

    25098

    25093

    26117

    25100

    30211

    26117

    26892

    26117

    25100

    27658

    25098

    25607

    25607

    24833

    24838

    25858

    25355

    26113

    25611

    26119

    25859

    25862

    25347

    25601

    25611

    26119

    24833

    25093

    24833

    24576

    26884

    41984

    24576

    25858

    26113

    25100

    25604

    26892

    25093

    25859

    26128

    25604

    25604

    25862

    24833

    25098

    24576

    26631

    26113

    25862

    27658

    26113

    26113

    26128

    25601

    25862

    28929

    28929

    25093

    24576

    28166

    25859

    30211

    25859

    26113

    25601

    25611

    26117

    25862

    25344

    25347

    26117

    25100

    25604

    25604

    25098

    25098

    26375

    26113

    25611

    25604

    25607

    26128

    27394

    25859

    25098

    25355

    26113

    28166

    25873

    30211

    25859

    28166

    26119

    25344

    25601

    27658

    26119

    25873

    25873

    24833

    25100

    26884

    25864

    25344

    25108

    24833

    26117

    25864

    26128

    25862

    25858

    26113

    31234

    26117

    25611

    25105

    25347

    26631

    26375

    24838

    25601

    30211

    26119

    24576

    27658

    25601

    27658

    26117

    25859

    26884

    25864

    25611

    25100

    26117

    25859

    25098

    25858

    27394

    26376

    26119

    25873

    24833

    25100

    23552

    26117

    28166

    26375

    28929

    25859

    25100

    24832

    25601

    25098

    25105

    25611

    28929

    25862

    25604

    28166

    28166

    30211

    25611

    26113

    25858

    25100

    25875

    25100

    25092

    26113

    26892

    25098

    25347

    27658

    25601

    30211

    25607

    25601

    26119

    25092

    24838

    26375

    26117

    25859

    25108

    25355

    25601

    25859

    25858

    31234

    26119

    25347

    26113

    26113

    26113

    26117

    28929

    26892

    27658

    25859

    25108

    26117

    26117

    26113

    25873

    26117

    25105

    25611

    24833

    24833

    25098

    26113

    25873

    26128

    25862

    26113

    41984

    30211

    24576

    26113

    24833

    26892

    26884

    26119

    23552

    23552

    26117

    24576

    25864

    26113

    25873

    25873

    26884

    24576

    25098

    25607

    26892

    25347

    24832

    26375

    28929

    25093

    25607

    25859

    25105

    27394

    41984

    26119

    26128

    25862

    26113

    25607

    31234

    25611

    26892

    25873

    24838

    26892

    25604

    25873

    26119

    26375

    25108

    26117

    25858

    24838

    25098

    28166

    24832

    25607

    25873

    26113

    25604

    25864

    25098

    25093

    25607

    25858

    25858

    26631

    26113

    26376

    26128

    26884

    24833

    25100

    26113

    25607

    26375

    25105

    26376

    25347

    25864

    25858

    24833

    26884

    25611

    25105

    26119

    25105

    26117

    25604

    26119

    25611

    25875

    26117

    24838

    25611

    26375

    25108

    25875

    26376

    26117

    27658

    25864

    24833

    25607

    26119

    25108

    26113

    25347

    25859

    30211

    26119

    25862

    41984

    25355

    25344

    26117

    25864

    24832

    25864

    26128

    25862

    26375

    28929

    26113

    25604

    26884

    24838

    26631

    25875

    25859

    26631

    26892

    25105

    25105

    30211

    26884

    25611

    26117

    25859

    26113

    25108

    25601

    26119

    24832

    31234

    25604

    26128

    26117

    25611

    25604

    25098

    25862

    25355

    28929

    26631

    25347

    26113

    25859

    26113

    41984

    27394

    25098

    25859

    25862

    25347

    26113

    25098

    26119

    26884

    25604

    25604

    26892

    25862

    26113

    26113

    25100

    25858

    26631

    25607

    24832

    26117

    31234

    24833

    26117

    26113

    24832

    25092

    25859

    24833

    26376

    25873

    25093

    25100

    26376

    25858

    26117

    25604

    25355

    26375

    25098

    25604

    25098

    25098

    25105

    25601

    25607

    25347

    25859

    25611

    25601

    27658

    25092

    27394

    25873

    31234

    24576

    25862

    25347

    24838

    24838

    25611

    25864

    26117

    31234

    25344

    26119

    24838

    26113

    25105

    24833

    26113

    25858

    25100

    25098

    25859

    25859

    25862

    25098

    26113

    27394

    28166

    26113

    25100

    25862

    25105

    31234

    26119

    23552

    26375

    25604

    24576

    25859

    26119

    41984

    28166

    26119

    25859

    25864

    25607

    26884

    25607

    26113

    24838

    26117

    25092

    41984

    26892

    31234

    24832

    25098

    26113

    25858

    25355

    25611

    25864

    25607

    26113

    26884

    26376

    25108

    25862

    25859

    26892

    25604

    25601

    25098

    25601

    25604

    25864

    26376

    26117

    28166

$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 191
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
regenerate_bd_layout
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
ERROR: [VRFC 10-2989] 'fd_cordic_tx_file' is not declared [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:74]
ERROR: [VRFC 10-2989] 'fd_cordic_rx_file' is not declared [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:81]
ERROR: [VRFC 10-8530] module 'zf_equalizer_tb' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:6]
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2971.434 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:45]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 201. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 208. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 209. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 210. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 211. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 218. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2971.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 2971.434 ; gain = 0.000
update_compile_order -fileset sim_1
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 232
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/tx_in_cordic}} {{/zf_equalizer_tb/rx_in_cordic}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 232
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:45]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 201. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 208. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 209. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 210. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 211. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 218. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2971.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2971.691 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 2971.691 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 232
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'm_pilot_rx_conj_axis_tdata' is not declared under prefix 'channel_estimate_0' [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:98]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2971.691 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:45]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 204. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 211. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 212. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 213. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 214. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 221. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2971.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2971.691 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 2971.691 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
Number of OFDM symbols:           3
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 160 ns  Iteration: 0  Process: /zf_equalizer_tb/Initial74_23
  File: C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv

HDL Line: C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:97
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2971.797 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:45]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 204. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 211. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 212. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 213. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 214. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 221. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2971.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2971.797 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 2972.109 ; gain = 0.312
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
Number of OFDM symbols:           3
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 160 ns  Iteration: 0  Process: /zf_equalizer_tb/Initial74_23
  File: C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv

HDL Line: C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:97
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:45]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 203. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 210. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 211. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 212. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 213. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 220. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2972.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2972.109 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 2972.109 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 234
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:45]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.047 ; gain = 1.723
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 234
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
ERROR: [VRFC 10-2934] 'i_tx_in_cordic' is already declared [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:33]
WARNING: [VRFC 10-9364] second declaration of 'i_tx_in_cordic' is ignored [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:33]
ERROR: [VRFC 10-2934] 'i_rx_in_cordic' is already declared [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:34]
WARNING: [VRFC 10-9364] second declaration of 'i_rx_in_cordic' is ignored [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:34]
ERROR: [VRFC 10-2989] 'q_tx_in_cordic' is not declared [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:97]
ERROR: [VRFC 10-2989] 'q_rx_in_cordic' is not declared [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:101]
ERROR: [VRFC 10-8530] module 'zf_equalizer_tb' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:6]
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:46]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 208. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 215. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 216. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 217. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 218. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 225. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2974.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.047 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2974.047 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 239
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:46]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 208. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 215. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 216. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 217. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 218. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 225. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2974.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.047 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2974.047 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 239
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:46]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 208. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 215. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 216. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 217. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 218. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 225. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2974.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.047 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 2974.047 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 239
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:46]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 208. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 215. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 216. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 217. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 218. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 225. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2974.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
WARNING: Simulation object /zf_equalizer_tb/tx_in_cordic was not found in the design.
WARNING: Simulation object /zf_equalizer_tb/rx_in_cordic was not found in the design.
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2974.938 ; gain = 0.891
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 239
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:46]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 208. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 215. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 216. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 217. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 218. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 225. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2974.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
WARNING: Simulation object /zf_equalizer_tb/tx_in_cordic was not found in the design.
WARNING: Simulation object /zf_equalizer_tb/rx_in_cordic was not found in the design.
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2977.242 ; gain = 2.305
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 239
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/i_tx_in_cordic}} {{/zf_equalizer_tb/q_tx_in_cordic}} {{/zf_equalizer_tb/i_rx_in_cordic}} {{/zf_equalizer_tb/q_rx_in_cordic}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 239
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:46]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 226. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 233. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 234. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 235. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 236. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 243. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2982.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 2982.340 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2982.340 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 257
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:46]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 226. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 233. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 234. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 235. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 236. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 243. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2982.719 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2982.719 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2982.719 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 257
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'm_rx_cordic_out_axis' (xilinx.com:interface:axis:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'm_tx_cordic_out_axis' (xilinx.com:interface:axis:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'zf_equalizer_channel_estimate_0_0'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_rx_cordic_out_axis_tdata'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_rx_cordic_out_axis_tvalid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_tx_cordic_out_axis_tdata'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_tx_cordic_out_axis_tvalid'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'zf_equalizer_channel_estimate_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'zf_equalizer_channel_estimate_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:46]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 226. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 233. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 234. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 235. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 236. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 243. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2990.867 ; gain = 8.137
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2997.078 ; gain = 14.348
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 257
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
ERROR: [VRFC 10-2989] 'i_rx_out_cordic' is not declared [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:152]
ERROR: [VRFC 10-2989] 'q_rx_out_cordic' is not declared [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:154]
ERROR: [VRFC 10-2989] 'i_tx_out_cordic' is not declared [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:183]
ERROR: [VRFC 10-2989] 'q_tx_out_cordic' is not declared [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:185]
ERROR: [VRFC 10-8530] module 'zf_equalizer_tb' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:6]
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2997.078 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:50]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 292. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 299. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 300. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 301. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 302. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 309. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2997.078 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2997.078 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2997.078 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 323
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:50]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 292. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 299. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 300. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 301. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 302. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 309. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 3001.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 3001.898 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
ERROR: Array sizes do not match, left array has 24 elements, right array has 32 elements
Time: 244 ns  Iteration: 2  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/p_CH_EST_ANG
  File: C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd

HDL Line: C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:233
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/m_angle_ch_est_axis_tdata}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/m_angle_ch_est_axis_tvalid}} 
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:50]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 292. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 299. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 300. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 301. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 302. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 309. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3013.781 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 3013.781 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
ERROR: Array sizes do not match, left array has 24 elements, right array has 16 elements
Time: 244 ns  Iteration: 2  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/p_CH_EST_ANG
  File: C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd

HDL Line: C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:233
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:50]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 292. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 299. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 300. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 301. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 302. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 309. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3019.844 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 3019.844 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 323
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'component' [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:101]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'component' [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:101]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'm_axis_tvalid' [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:301]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'm_axis_tvalid' [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:301]
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
ERROR: [VRFC 10-1471] type error near m_pipeline_ch_est_axis_tvalid ; current type std_logic_vector; expected type std_logic [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:280]
ERROR: [VRFC 10-3095] actual of formal out port 'm_axis_tlast' cannot be an expression [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:281]
ERROR: [VRFC 10-9458] unit 'rtl' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:46]
INFO: [VRFC 10-8704] VHDL file 'C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3020.125 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
ERROR: [VRFC 10-3095] actual of formal out port 'm_axis_tlast' cannot be an expression [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:281]
ERROR: [VRFC 10-9458] unit 'rtl' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:46]
INFO: [VRFC 10-8704] VHDL file 'C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3020.125 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4940] 'pipeline' remains a black box since it has no binding entity [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:266]
ERROR: [VRFC 10-666] expression has 32 elements; expected 24 [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:300]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3020.125 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'm_axis_tdata' width 32 differs from original width 24
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'zf_equalizer_channel_estimate_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'zf_equalizer_channel_estimate_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4940] 'pipeline' remains a black box since it has no binding entity [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:266]
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:50]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 292. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 299. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 300. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 301. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 302. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 309. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 3023.891 ; gain = 0.156
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 3023.891 ; gain = 0.156
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 323
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4940] 'pipeline' remains a black box since it has no binding entity [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:266]
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:50]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 293. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 300. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 301. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 302. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 303. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 310. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 3030.160 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
WARNING: Simulation object /zf_equalizer_tb/div1 was not found in the design.
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 3030.160 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/div1_amp}} {{/zf_equalizer_tb/div1_phase}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/m_axis_tdata}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/m_axis_tvalid}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/m_axis_tlast}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
add_files -norecurse C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd
update_compile_order -fileset sources_1
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4940] 'pipeline' remains a black box since it has no binding entity [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:266]
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:50]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 293. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 300. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 301. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 302. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 303. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 310. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3030.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 3031.156 ; gain = 0.629
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd:42]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd:42]
update_compile_order -fileset sources_1
update_module_reference zf_equalizer_channel_estimate_0_0
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [c:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd:42]
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3031.156 ; gain = 0.000
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd:42]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd:42]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd:42]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd:42]
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
validate_bd_design
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
INFO: [BD 41-1662] The design 'zf_equalizer.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1378] slice direction differs from its index type range [C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd:60]
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:50]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=76,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 293. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 300. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 301. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 302. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 303. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 310. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 3048.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 3054.410 ; gain = 9.938
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/pipeline_inst/s_axis_tdata}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/pipeline_inst/s_axis_tvalid}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/pipeline_inst/s_axis_tlast}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/pipeline_inst/m_axis_tdata}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/pipeline_inst/m_axis_tvalid}} {{/zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/pipeline_inst/m_axis_tlast}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1378] slice direction differs from its index type range [C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd:60]
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:50]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=76,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 293. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 300. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 301. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 302. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 303. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 310. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 3054.480 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 3054.480 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 3054.480 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1378] slice direction differs from its index type range [C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd:60]
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:50]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=19,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 293. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 300. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 301. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 302. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 303. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 310. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 3056.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 3056.648 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
ERROR: [VRFC 10-2989] 'pipeline_array' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd:54]
ERROR: [VRFC 10-2989] 'pipeline_array' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd:57]
ERROR: [VRFC 10-9458] unit 'rtl' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd:32]
INFO: [VRFC 10-8704] VHDL file 'C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3057.074 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
ERROR: [VRFC 10-2989] 'pipeline_array' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd:57]
ERROR: [VRFC 10-9458] unit 'rtl' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd:32]
INFO: [VRFC 10-8704] VHDL file 'C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3057.074 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:50]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=19,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 293. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 300. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 301. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 302. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 303. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 310. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 3057.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 3057.074 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
ERROR: Index 19 out of bound 0 to 18
Time: 16 ns  Iteration: 2  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/channel_estimate_0/inst/pipeline_inst/p_PIPELINE
  File: C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd

HDL Line: C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd:57
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:50]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=19,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 293. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 300. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 301. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 302. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 303. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 310. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 3057.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 3057.855 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:50]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=19,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 293. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 300. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 301. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 302. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 303. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 310. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 3058.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3063.668 ; gain = 5.625
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:50]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=19,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 293. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 300. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 301. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 302. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 303. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 310. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 3071.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 3071.559 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:50]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:296]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=19,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 293. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 300. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 301. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 302. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 303. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 310. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3072.520 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 3072.520 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 3072.520 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
add_files -norecurse C:/Projects/pi-radio/HW/modules/src/rtl/average.vhd
update_compile_order -fileset sources_1
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
create_bd_cell -type module -reference average Normalized_ZF_stage_1/average_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
connect_bd_net [get_bd_pins Normalized_ZF_stage_1/aclk] [get_bd_pins Normalized_ZF_stage_1/average_0/axis_aclk]
connect_bd_net [get_bd_pins Normalized_ZF_stage_1/aresetn] [get_bd_pins Normalized_ZF_stage_1/average_0/axis_aresetn]
connect_bd_intf_net [get_bd_intf_pins Normalized_ZF_stage_1/average_0/s_axis] [get_bd_intf_pins Normalized_ZF_stage_1/channel_estimate_0/m_axis]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.2 Normalized_ZF_stage_1/axi_fifo_mm_s_0
endgroup
delete_bd_objs [get_bd_cells Normalized_ZF_stage_1/axi_fifo_mm_s_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 Normalized_ZF_stage_1/axis_data_fifo_0
endgroup
connect_bd_net [get_bd_pins Normalized_ZF_stage_1/aresetn] [get_bd_pins Normalized_ZF_stage_1/axis_data_fifo_0/s_axis_aresetn]
connect_bd_net [get_bd_pins Normalized_ZF_stage_1/aclk] [get_bd_pins Normalized_ZF_stage_1/axis_data_fifo_0/s_axis_aclk]
connect_bd_intf_net [get_bd_intf_pins Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS] [get_bd_intf_pins Normalized_ZF_stage_1/pilot_removal_0/m_axis]
create_bd_cell -type module -reference delay Normalized_ZF_stage_1/delay_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
connect_bd_net [get_bd_pins Normalized_ZF_stage_1/aclk] [get_bd_pins Normalized_ZF_stage_1/delay_0/axis_aclk]
connect_bd_intf_net [get_bd_intf_pins Normalized_ZF_stage_1/delay_0/s_axis] [get_bd_intf_pins Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS]
connect_bd_net [get_bd_pins Normalized_ZF_stage_1/aresetn] [get_bd_pins Normalized_ZF_stage_1/delay_0/axis_aresetn]
connect_bd_net [get_bd_pins Normalized_ZF_stage_1/delay_0/i_symbol] [get_bd_pins Normalized_ZF_stage_1/pilot_removal_0/o_valid_frame]
add_files -norecurse C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference equalization Normalized_ZF_stage_1/equalization_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_ch_est_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_din_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
connect_bd_intf_net [get_bd_intf_pins Normalized_ZF_stage_1/delay_0/m_axis] [get_bd_intf_pins Normalized_ZF_stage_1/equalization_0/s_din_axis]
connect_bd_net [get_bd_pins Normalized_ZF_stage_1/aclk] [get_bd_pins Normalized_ZF_stage_1/equalization_0/axis_aclk]
connect_bd_net [get_bd_pins Normalized_ZF_stage_1/aresetn] [get_bd_pins Normalized_ZF_stage_1/equalization_0/axis_aresetn]
connect_bd_intf_net [get_bd_intf_pins Normalized_ZF_stage_1/average_0/m_axis] [get_bd_intf_pins Normalized_ZF_stage_1/equalization_0/s_ch_est_axis]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
update_compile_order -fileset sources_1
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
cfo_correction_bd.tcl
equalizer_bd.tcl
rx_test_bd.tcl
zf_equalizer_bd.tcl
write_bd_tcl -force -no_ip_version ./zf_equalizer_bd.tcl
INFO: [BD 5-148] Tcl file written out <C:/Projects/pi-radio/HW/bd/zf_equalizer_bd.tcl>.

WARNING: [BD 5-339] The block design <zf_equalizer> has not been validated, therefore, a block design created using this Tcl file
<C:/Projects/pi-radio/HW/bd/zf_equalizer_bd.tcl> may result in errors during validation.
validate_bd_design
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

write_bd_tcl -force -no_ip_version ./zf_equalizer_bd.tcl
INFO: [BD 5-148] Tcl file written out <C:/Projects/pi-radio/HW/bd/zf_equalizer_bd.tcl>.

save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
INFO: [BD 41-1662] The design 'zf_equalizer.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/average_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/delay_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/equalization_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'zf_equalizer_average_0_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_average_0_0/sim/zf_equalizer_average_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_average_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/axis_splitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axis_splitter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_removal.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_removal'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pilot_scheduler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pilot_scheduler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_gen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/conj.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conj'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/average.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'average'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'equalization'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axi_bram_ctrl_0_0/sim/zf_equalizer_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zf_equalizer_axi_bram_ctrl_0_0'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:50]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:359]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rtl of entity xil_defaultlib.average [average_default]
Compiling module xil_defaultlib.zf_equalizer_average_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=19,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [delay_default]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 293. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 300. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 301. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 302. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 303. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 310. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 3353.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 3353.805 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
set_property -dict [list CONFIG.Compensation_Scaling {Embedded_Multiplier}] [get_ips cordic_0]
generate_target all [get_files  C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cordic_0'...
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic_0'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:50]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:359]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 3353.805 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
set_property -dict [list CONFIG.Functional_Selection {Sin_and_Cos} CONFIG.Input_Width {32} CONFIG.Data_Format {SignedFraction} CONFIG.Output_Width {16} CONFIG.Compensation_Scaling {No_Scale_Compensation}] [get_ips cordic_0]
generate_target all [get_files  C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cordic_0'...
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic_0'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-718] formal port <s_axis_cartesian_tvalid> does not exist in entity <cordic_0>.  Please compare the definition of block <cordic_0> to its component declaration and its instantion to detect the mismatch. [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:77]
ERROR: [VRFC 10-718] formal port <s_axis_cartesian_tdata> does not exist in entity <cordic_0>.  Please compare the definition of block <cordic_0> to its component declaration and its instantion to detect the mismatch. [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:78]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 3353.805 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property -dict [list CONFIG.Functional_Selection {Translate} CONFIG.Input_Width {16} CONFIG.Compensation_Scaling {Embedded_Multiplier} CONFIG.Data_Format {SignedFraction} CONFIG.Output_Width {16}] [get_ips cordic_0]
generate_target all [get_files  C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cordic_0'...
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic_0'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:50]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:359]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 3353.805 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/i_tx_out_cordic}} {{/zf_equalizer_tb/q_tx_out_cordic}} {{/zf_equalizer_tb/i_rx_out_cordic}} {{/zf_equalizer_tb/q_rx_out_cordic}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
set_property -dict [list CONFIG.Coarse_Rotation {false}] [get_ips cordic_0]
generate_target all [get_files  C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cordic_0'...
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic_0'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:50]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:359]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 3353.805 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
reset_target all [get_files  C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
export_ip_user_files -of_objects  [get_files  C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci] -sync -no_script -force -quiet
generate_target all [get_files  C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cordic_0'...
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic_0'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:50]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:359]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 3361.285 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
export_ip_user_files -of_objects  [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci] -no_script -reset -force -quiet
remove_files  C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0/cordic_0.xci
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
create_ip -name cordic -vendor xilinx.com -library ip -version 6.0 -module_name cordic_0
set_property -dict [list CONFIG.Functional_Selection {Translate} CONFIG.Phase_Format {Scaled_Radians} CONFIG.Round_Mode {Round_Pos_Neg_Inf} CONFIG.Compensation_Scaling {Embedded_Multiplier} CONFIG.Data_Format {SignedFraction}] [get_ips cordic_0]
generate_target {instantiation_template} [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cordic_0'...
generate_target all [get_files  c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'cordic_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cordic_0'...
catch { config_ip_cache -export [get_ips -all cordic_0] }
export_ip_user_files -of_objects [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
launch_runs cordic_0_synth_1 -jobs 24
[Wed Jan  4 15:29:53 2023] Launched cordic_0_synth_1...
Run output will be captured here: C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.runs/cordic_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_average_0_0/sim/zf_equalizer_average_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_average_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cordic_0_1/sim/cordic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic_0'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:50]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:359]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling architecture rtl of entity xil_defaultlib.average [average_default]
Compiling module xil_defaultlib.zf_equalizer_average_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=19,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [delay_default]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 293. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 300. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 301. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 302. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 303. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 310. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 3363.719 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 3363.719 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_average_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_average_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/average_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3372.895 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_average_0_0/sim/zf_equalizer_average_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_average_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/average.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'average'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:50]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:359]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling architecture rtl of entity xil_defaultlib.average [average_default]
Compiling module xil_defaultlib.zf_equalizer_average_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=19,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [delay_default]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 293. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 300. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 301. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 302. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 303. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 310. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 3372.895 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 3372.895 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/div1_amp}} {{/zf_equalizer_tb/div1_phase}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Projects/pi-radio/HW/modules/sim/zf_equalizer/bram_pilot_init.coe' provided. It will be converted relative to IP Instance files '../../../../../../modules/sim/zf_equalizer/bram_pilot_init.coe'
startgroup
set_property -dict [list CONFIG.Coe_File {C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/bram_pilot_init.coe}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Projects/pi-radio/HW/modules/sim/zf_equalizer/bram_pilot_init.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../modules/sim/zf_equalizer/bram_pilot_init.coe'
endgroup
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 3389.961 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_average_0_0/sim/zf_equalizer_average_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_average_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:50]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:359]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling architecture rtl of entity xil_defaultlib.average [average_default]
Compiling module xil_defaultlib.zf_equalizer_average_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=19,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [delay_default]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 293. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 300. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 301. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 302. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 303. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 310. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 3389.961 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 3389.961 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 324
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_dividend_in_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_divisor_in_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_dividend_in_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_divisor_in_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'm_dividend_in_axis' (xilinx.com:interface:axis:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'm_divisor_in_axis' (xilinx.com:interface:axis:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'zf_equalizer_channel_estimate_0_0'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dividend_in_axis_tdata'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_dividend_in_axis_tvalid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_divisor_in_axis_tdata'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_divisor_in_axis_tvalid'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'zf_equalizer_channel_estimate_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'zf_equalizer_channel_estimate_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
upgrade_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3451.891 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3451.891 ; gain = 0.000
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_dividend_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_divisor_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 3451.891 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_average_0_0/sim/zf_equalizer_average_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_average_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
ERROR: [VRFC 10-4982] syntax error near '=' [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:220]
ERROR: [VRFC 10-4982] syntax error near '$' [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:226]
ERROR: [VRFC 10-4982] syntax error near '$fclose' [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:229]
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:231]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'end' used in incorrect context [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:231]
ERROR: [VRFC 10-8530] module 'zf_equalizer_tb' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:6]
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
ERROR: [VRFC 10-1471] type error near m_pilot_rx_cordic_axis_tvalid ; current type std_logic; expected type std_logic_vector [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:293]
ERROR: [VRFC 10-9458] unit 'rtl' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:51]
INFO: [VRFC 10-8704] VHDL file 'C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:01:03 . Memory (MB): peak = 3451.891 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_average_0_0/sim/zf_equalizer_average_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_average_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
ERROR: [VRFC 10-4982] syntax error near '$' [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:226]
ERROR: [VRFC 10-8530] module 'zf_equalizer_tb' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:6]
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
ERROR: [VRFC 10-1471] type error near m_pilot_rx_cordic_axis_tvalid ; current type std_logic; expected type std_logic_vector [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:293]
ERROR: [VRFC 10-9458] unit 'rtl' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:51]
INFO: [VRFC 10-8704] VHDL file 'C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:01:01 . Memory (MB): peak = 3451.891 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_num_in_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_num_in_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'm_dividend_in_axis'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'm_divisor_in_axis'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'm_ang_num_in_axis' (xilinx.com:interface:axis:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'm_ang_res_axis' (xilinx.com:interface:axis:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'zf_equalizer_channel_estimate_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_dividend_in_axis_tdata'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_dividend_in_axis_tvalid'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_divisor_in_axis_tdata'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_divisor_in_axis_tvalid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_abs_denom_in_axis_tdata'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_abs_num_in_axis_tdata'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_ang_denom_in_axis_tdata'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_ang_num_in_axis_tdata'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_ang_num_in_axis_tvalid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_ang_res_axis_tdata'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_ang_res_axis_tvalid'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'zf_equalizer_channel_estimate_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'zf_equalizer_channel_estimate_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
upgrade_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3451.891 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3451.891 ; gain = 0.000
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 3451.891 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_average_0_0/sim/zf_equalizer_average_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_average_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
ERROR: [VRFC 10-4982] syntax error near '$' [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:231]
ERROR: [VRFC 10-8530] module 'zf_equalizer_tb' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:6]
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:01:03 . Memory (MB): peak = 3452.711 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_average_0_0/sim/zf_equalizer_average_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_average_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:56]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:359]
Completed static elaboration
ERROR: [XSIM 43-4287] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 226. Undefined system task '$fdisply'
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:01:07 . Memory (MB): peak = 3452.781 ; gain = 0.070
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_average_0_0/sim/zf_equalizer_average_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_average_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:56]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:359]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling architecture rtl of entity xil_defaultlib.average [average_default]
Compiling module xil_defaultlib.zf_equalizer_average_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=19,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [delay_default]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 331. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 338. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 339. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 340. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 341. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 348. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 3452.781 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:41 ; elapsed = 00:01:25 . Memory (MB): peak = 3452.781 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 362
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_average_0_0/sim/zf_equalizer_average_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_average_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3459.680 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'fd_div_in_1_file' is not declared [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:242]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 3459.680 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 3459.680 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:57]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:359]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling architecture rtl of entity xil_defaultlib.average [average_default]
Compiling module xil_defaultlib.zf_equalizer_average_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=19,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [delay_default]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 340. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 347. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 348. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 349. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 350. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 357. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 3459.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 3459.680 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 3459.680 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 371
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/div1_abs_denom}} {{/zf_equalizer_tb/div1_abs_num}} {{/zf_equalizer_tb/div1_ang_denom}} {{/zf_equalizer_tb/div1_ang_num}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 371
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 3460.031 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'm_abs_res_axis_tdata' is not declared under prefix 'channel_estimate_0' [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:275]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 3460.031 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_abs_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_num_in_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_abs_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_num_in_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'm_abs_res_axis' (xilinx.com:interface:axis:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'zf_equalizer_channel_estimate_0_0'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_abs_res_axis_tdata'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'm_abs_res_axis_tvalid'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'zf_equalizer_channel_estimate_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'zf_equalizer_channel_estimate_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
upgrade_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3460.031 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3460.031 ; gain = 0.000
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 3460.031 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_average_0_0/sim/zf_equalizer_average_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_average_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:59]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:359]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling architecture rtl of entity xil_defaultlib.average [average_default]
Compiling module xil_defaultlib.zf_equalizer_average_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=19,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [delay_default]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 352. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 359. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 360. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 361. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 362. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 369. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 3460.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:46 ; elapsed = 00:01:26 . Memory (MB): peak = 3462.402 ; gain = 2.371
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 383
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_average_0_0/sim/zf_equalizer_average_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_average_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3462.402 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:59]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:359]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling architecture rtl of entity xil_defaultlib.average [average_default]
Compiling module xil_defaultlib.zf_equalizer_average_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=19,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [delay_default]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 352. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 359. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 360. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 361. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 362. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 369. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 3462.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 3462.402 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 3462.402 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 383
current_wave_config {zf_equalizer_tb_behav.wcfg}
zf_equalizer_tb_behav.wcfg
add_wave {{/zf_equalizer_tb/div1_full}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 383
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_average_0_0/sim/zf_equalizer_average_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_average_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3462.488 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:59]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:359]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling architecture rtl of entity xil_defaultlib.average [average_default]
Compiling module xil_defaultlib.zf_equalizer_average_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=19,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=8,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_ainit_val="00000001",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_ain...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=9,c_add_m...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=9,c_b_wi...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=9,c_has...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=9,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=9,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [delay_default]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 352. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 359. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 360. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 361. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 362. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 369. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 3462.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 3462.488 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 3462.488 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 383
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 383
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
set_property -dict [list CONFIG.divisor_width {16} CONFIG.fractional_width {16} CONFIG.latency {20}] [get_ips div_gen_0]
generate_target all [get_files  c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_0'...
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 3483.566 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all div_gen_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP div_gen_0, cache-ID = d3e9a3b295887629; cache size = 8.782 MB.
catch { [ delete_ip_run [get_ips -all div_gen_0] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.runs/div_gen_0_synth_1

INFO: [Project 1-386] Moving file 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci' from fileset 'div_gen_0' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci'
export_simulation -of_objects [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_abs_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_num_in_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_abs_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_num_in_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
upgrade_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3495.680 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3495.680 ; gain = 0.000
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 3495.680 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_average_0_0/sim/zf_equalizer_average_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_average_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_gen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-666] expression has 16 elements; expected 8 [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:294]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:01:02 . Memory (MB): peak = 3495.680 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_abs_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_num_in_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_abs_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_num_in_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'm_abs_denom_in_axis_tdata' width 16 differs from original width 8
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'zf_equalizer_channel_estimate_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'zf_equalizer_channel_estimate_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
upgrade_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3495.680 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3495.680 ; gain = 0.000
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 3495.680 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_average_0_0/sim/zf_equalizer_average_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_average_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L axi_utils_v2_0_6 -L cordic_v6_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-666] expression has 24 elements; expected 32 [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:123]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:01:02 . Memory (MB): peak = 3495.680 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property -dict [list CONFIG.remainder_type {Fractional} CONFIG.fractional_width {2} CONFIG.latency {22}] [get_ips div_gen_0]
generate_target all [get_files  c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_0'...
generate_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 3495.680 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all div_gen_0] }
export_ip_user_files -of_objects [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
launch_runs div_gen_0_synth_1 -jobs 24
[Mon Jan  9 00:58:17 2023] Launched div_gen_0_synth_1...
Run output will be captured here: C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.runs/div_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_abs_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_num_in_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_abs_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_num_in_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
upgrade_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3495.680 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3495.680 ; gain = 0.000
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 3495.680 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_average_0_0/sim/zf_equalizer_average_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_average_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_gen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
ERROR: [VRFC 10-2989] 'm_amplitude_ch_est_axis_tdata2' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:320]
ERROR: [VRFC 10-2989] 'm_amplitude_ch_est_axis_tdata2' is not declared [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:322]
ERROR: [VRFC 10-9458] unit 'rtl' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:55]
INFO: [VRFC 10-8704] VHDL file 'C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:57 . Memory (MB): peak = 3495.680 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_abs_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_num_in_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_abs_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_num_in_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
upgrade_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3495.680 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3495.680 ; gain = 0.000
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 3495.680 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_average_0_0/sim/zf_equalizer_average_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_average_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'div_gen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-666] expression has 16 elements; expected 24 [C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd:300]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:01:01 . Memory (MB): peak = 3495.680 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_abs_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_num_in_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_abs_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_num_in_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'm_abs_res_axis_tdata' width 16 differs from original width 24
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'zf_equalizer_channel_estimate_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'zf_equalizer_channel_estimate_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
upgrade_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3495.680 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3495.680 ; gain = 0.000
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 3495.680 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_average_0_0/sim/zf_equalizer_average_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_average_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:59]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:359]
WARNING: [VRFC 10-3705] select index 23 into 'm_abs_res_axis_tdata' is out of bounds [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:275]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling architecture rtl of entity xil_defaultlib.average [average_default]
Compiling module xil_defaultlib.zf_equalizer_average_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=19,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=2,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=2,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [delay_default]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
WARNING: [VRFC 10-3705] select index 23 into 'm_abs_res_axis_tdata' is out of bounds [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:275]
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 352. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 359. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 360. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 361. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 362. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 369. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 3495.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:37 ; elapsed = 00:01:19 . Memory (MB): peak = 3495.680 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 383
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_average_0_0/sim/zf_equalizer_average_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_average_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 3495.680 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:59]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:359]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling architecture rtl of entity xil_defaultlib.average [average_default]
Compiling module xil_defaultlib.zf_equalizer_average_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=19,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=2,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=2,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [delay_default]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 352. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 359. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 360. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 361. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 362. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 369. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 3495.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 3495.680 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 3495.680 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 383
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 383
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_average_0_0/sim/zf_equalizer_average_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_average_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_tb
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 3495.680 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:60]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:359]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling architecture rtl of entity xil_defaultlib.average [average_default]
Compiling module xil_defaultlib.zf_equalizer_average_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=19,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=2,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=2,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [delay_default]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 354. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 361. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 362. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 363. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 364. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 371. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3495.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 3495.680 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 3495.680 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 385
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 385
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
update_module_reference zf_equalizer_channel_estimate_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_abs_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_num_in_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_ang_res_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_rx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_tx_cordic_out_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_rx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_pilot_tx_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_abs_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_num_in_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_ang_res_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_rx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm_tx_cordic_out_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_channel_estimate_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
upgrade_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3495.680 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3495.680 ; gain = 0.000
save_wave_config {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'div_gen_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci
generate_target Simulation [get_files c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/ip/cordic_0_1/cordic_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'cordic_0'. Target already exists and is up to date.
generate_target Simulation [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/mux_0/s_axis0_tvalid
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(14) to pin: '/axi_bram_ctrl_0/bram_addr_a'(12) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/wea'(1) to pin: '/axi_bram_ctrl_0/bram_we_a'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(14) to pin: '/pilot_scheduler_0/BRAM_PORT_addr'(32) - Only lower order bits will be connected.
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v
Verilog Output written to : c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Normalized_ZF_stage_1/channel_estimate_0 .
Exporting to file c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hw_handoff/zf_equalizer.hwh
Generated Hardware Definition File c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/synth/zf_equalizer.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 3495.680 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd] -directory C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files -ipstatic_source_dir C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/modelsim} {questa=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/questa} {riviera=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/riviera} {activehdl=C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'zf_equalizer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'zf_equalizer_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/bram_pilot_init.coe'
INFO: [SIM-utils-43] Exported 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim/zf_equalizer_blk_mem_gen_0_0.mif'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_0/cmpy_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/cmpy_1/cmpy_1.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj zf_equalizer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_splitter_0_0/sim/zf_equalizer_axis_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_mux_0_0/sim/zf_equalizer_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_blk_mem_gen_0_0/sim/zf_equalizer_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_removal_0_0/sim/zf_equalizer_pilot_removal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_removal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_pilot_scheduler_0_0/sim/zf_equalizer_pilot_scheduler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_pilot_scheduler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_channel_estimate_0_0/sim/zf_equalizer_channel_estimate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_channel_estimate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_average_0_0/sim/zf_equalizer_average_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_average_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_axis_data_fifo_0_0/sim/zf_equalizer_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_delay_0_0/sim/zf_equalizer_delay_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_delay_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/ip/zf_equalizer_equalization_0_0/sim/zf_equalizer_equalization_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_equalization_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normalized_ZF_stage_1_imp_11U26K1
INFO: [VRFC 10-311] analyzing module zf_equalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/hdl/zf_equalizer_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf_equalizer_wrapper
"xvhdl --incr --relax -prj zf_equalizer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Projects/pi-radio/HW/modules/src/rtl/channel_estimate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_estimate'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_0_20 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_19 -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L cordic_v6_0_18 -L axi_bram_ctrl_v4_1_6 -L blk_mem_gen_v8_4_5 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_8 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zf_equalizer_tb_behav xil_defaultlib.zf_equalizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axi_araddr' is not connected on this instance [C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv:60]
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.gen/sources_1/bd/zf_equalizer/sim/zf_equalizer.v:359]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package cordic_v6_0_18.cordic_v6_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cordic_v6_0_18.cordic_pack
Compiling package cordic_v6_0_18.cordic_hdl_comps
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_19.div_gen_v5_1_19_viv_comp
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_19.div_gen_pkg
Compiling package div_gen_v5_1_19.pkg_addsub
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_6.axi_bram_ctrl_funcs
Compiling architecture rtl of entity xil_defaultlib.average [average_default]
Compiling module xil_defaultlib.zf_equalizer_average_0_0
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=512,TDA...
Compiling module axis_data_fifo_v2_0_8.axis_data_fifo_v2_0_8_top(C_FAMI...
Compiling module xil_defaultlib.zf_equalizer_axis_data_fifo_0_0
Compiling architecture rtl of entity xil_defaultlib.conj [conj_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=2,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_inp_config [\cordic_inp_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_pha_acc_slice_par [\cordic_pha_acc_slice_par(p_xdev...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=1,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=1,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_ctrl_slice_par [\cordic_ctrl_slice_par(p_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_dat_acc_slice_par [\cordic_dat_acc_slice_par(p_xdev...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng_slice_par [\cordic_eng_slice_par(p_xdevicef...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_eng [\cordic_eng(p_xdevicefamily="zyn...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=2,family="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=20,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_scale [\cordic_scale(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay [\delay(delay_len=3,family="zynqu...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=3,family="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_18.addsub [\addsub(family="zynquplus",add_m...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_round [\cordic_round(p_xdevicefamily="z...]
Compiling architecture struct_all of entity cordic_v6_0_18.delay_bit [\delay_bit(delay_len=0,family="z...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_out_config [\cordic_out_config(p_xdevicefami...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_synth [\cordic_v6_0_18_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_18.cordic_v6_0_18_viv [\cordic_v6_0_18_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_18.cordic_v6_0_18 [\cordic_v6_0_18(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture rtl of entity xil_defaultlib.pipeline [\pipeline(g_delay_cycles=21,g_td...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=16,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=16,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_19.c_addsub_lut6 [\c_addsub_lut6(c_width=17,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_19.c_addsub_viv [\c_addsub_viv(c_a_width=17,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_19.addsubreg_v [\addsubreg_v(c_bus_width=17,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_19.dividervdc_v [\dividervdc_v(bus_num=16,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=2,c_ain...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=2,c_registe...]
Compiling architecture synth of entity div_gen_v5_1_19.c_twos_comp_viv [\c_twos_comp_viv(c_width=17,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_19.cmp2s_v [\cmp2s_v(c_bus_width=17,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_19.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_19.div_gen_v5_1_19_viv [\div_gen_v5_1_19_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_19.div_gen_v5_1_19 [\div_gen_v5_1_19(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture rtl of entity xil_defaultlib.channel_estimate [channel_estimate_default]
Compiling module xil_defaultlib.zf_equalizer_channel_estimate_0_...
Compiling architecture rtl of entity xil_defaultlib.delay [delay_default]
Compiling module xil_defaultlib.zf_equalizer_delay_0_0
Compiling architecture rtl of entity xil_defaultlib.equalization [equalization_default]
Compiling module xil_defaultlib.zf_equalizer_equalization_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_removal [pilot_removal_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_removal_0_0
Compiling module xil_defaultlib.Normalized_ZF_stage_1_imp_11U26K...
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.ua_narrow [\ua_narrow(c_bram_addr_adjust_fa...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wrap_brst [\wrap_brst(c_axi_addr_width=12,c...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_6.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.wr_chnl [\wr_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.rd_chnl [\rd_chnl(c_axi_addr_width=12,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.full_axi [\full_axi(c_s_axi_addr_width=12,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_6.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture zf_equalizer_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zf_equalizer_axi_bram_ctrl_0_0 [zf_equalizer_axi_bram_ctrl_0_0_d...]
Compiling architecture rtl of entity xil_defaultlib.axis_splitter [axis_splitter_default]
Compiling module xil_defaultlib.zf_equalizer_axis_splitter_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.zf_equalizer_blk_mem_gen_0_0
Compiling architecture rtl of entity xil_defaultlib.mux [mux_default]
Compiling module xil_defaultlib.zf_equalizer_mux_0_0
Compiling architecture rtl of entity xil_defaultlib.pilot_scheduler [pilot_scheduler_default]
Compiling module xil_defaultlib.zf_equalizer_pilot_scheduler_0_0
Compiling module xil_defaultlib.zf_equalizer
Compiling module xil_defaultlib.zf_equalizer_wrapper
Compiling module xil_defaultlib.zf_equalizer_tb
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 354. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 361. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 362. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 363. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 364. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 371. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot zf_equalizer_tb_behav
run_program: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3495.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "zf_equalizer_tb_behav -key {Behavioral:sim_1:Functional:zf_equalizer_tb} -tclbatch {zf_equalizer_tb.tcl} -protoinst "protoinst_files/zf_equalizer.protoinst" -view {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/zf_equalizer.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/average_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_rx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/channel_estimate_0/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/delay_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_ch_est_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/equalization_0/s_din_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/m_pilot_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/pilot_removal_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//Normalized_ZF_stage_1/s_pilot_tx_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis0
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/m_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//axis_splitter_0/s_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/m_axis
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//mux_0/s_axis1
INFO: [Wavedata 42-564]   Found protocol instance at /zf_equalizer_tb/DUT/zf_equalizer_i//pilot_scheduler_0/M_AXIS_1
Time resolution is 1 ps
open_wave_config C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer_tb_behav.wcfg
source zf_equalizer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'zf_equalizer_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:36 ; elapsed = 00:01:22 . Memory (MB): peak = 3495.680 ; gain = 0.000
run all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module zf_equalizer_tb.DUT.zf_equalizer_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
File was opened successfully: -20000 
File was opened successfully: -19999 
File was opened successfully: -19998 
File was opened successfully: -19997 
File was opened successfully: -19996 
File was opened successfully: -19995 
File was opened successfully: -19994 
File was opened successfully: -19993 
File was opened successfully: -19992 
File was opened successfully: -19991 
File was opened successfully: -19990 
File was opened successfully: -19989 
Number of OFDM symbols:           3
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /zf_equalizer_tb/DUT/zf_equalizer_i/Normalized_ZF_stage_1/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_18  Scope: zf_equalizer_tb.DUT.zf_equalizer_i.Normalized_ZF_stage_1.axis_data_fifo_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 9704 ns : File "C:/Projects/pi-radio/HW/modules/sim/zf_equalizer/zf_equalizer_tb.sv" Line 385
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:141]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:141]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:141]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:141]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:190]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:239]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:288]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:141]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:190]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:239]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:288]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:141]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:190]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:239]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:288]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:141]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:190]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:239]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:288]
open_bd_design {C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd}
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:141]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:190]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:239]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:288]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:141]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:190]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:239]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [C:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:288]
update_module_reference zf_equalizer_equalization_0_0
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [c:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:141]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [c:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:190]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [c:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:239]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [c:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd:288]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'c:/Projects/pi-radio/HW/modules/src/rtl/equalization.vhd'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'equalization'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_module_reference zf_equalizer_equalization_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_ch_est_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_din_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_aclk': Added interface parameter 'FREQ_HZ' with value '249997498'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_aclk' has a fixed FREQ_HZ of '249997498'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/zf_equalizer.bd'
INFO: [IP_Flow 19-3420] Updated zf_equalizer_equalization_0_0 to use current project options
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3495.680 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3495.680 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets Normalized_ZF_stage_1/average_0_m_axis] [get_bd_intf_nets Normalized_ZF_stage_1/channel_estimate_0_m_axis] [get_bd_cells Normalized_ZF_stage_1/average_0]
update_compile_order -fileset sources_1
connect_bd_intf_net [get_bd_intf_pins Normalized_ZF_stage_1/channel_estimate_0/m_axis] [get_bd_intf_pins Normalized_ZF_stage_1/equalization_0/s_ch_est_axis]
connect_bd_intf_net: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 3495.680 ; gain = 0.000
connect_bd_intf_net [get_bd_intf_pins Normalized_ZF_stage_1/equalization_0/m_axis] [get_bd_intf_pins mux_0/s_axis0]
connect_bd_intf_net: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3495.680 ; gain = 0.000
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_abs_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_num_in_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_ang_res_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_rx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Normalized_ZF_stage_1/channel_estimate_0/m_tx_cordic_out_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /pilot_scheduler_0/BRAM_PORT(BRAM_CTRL)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/pilot_scheduler_0/i_stage_2_en
/pilot_scheduler_0/i_stage_3_en

regenerate_bd_layout
write_bd_tcl -force -no_ip_version ../bd/zf_equalizer_bd.tcl
INFO: [BD 5-148] Tcl file written out <C:/Projects/pi-radio/HW/bd/zf_equalizer_bd.tcl>.

save_bd_design
Wrote  : <C:\Projects\pi-radio\HW\sims\zf_equalizer\zf_equalizer.srcs\sources_1\bd\zf_equalizer\zf_equalizer.bd> 
Wrote  : <C:/Projects/pi-radio/HW/sims/zf_equalizer/zf_equalizer.srcs/sources_1/bd/zf_equalizer/ui/bd_570ce71f.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan  9 12:33:16 2023...
