$date
	Mon Oct 17 10:15:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module btog_tb $end
$var wire 4 ! g [3:0] $end
$var reg 4 " b [3:0] $end
$scope module gtb $end
$var wire 4 # b [3:0] $end
$var wire 4 $ g [3:0] $end
$scope module stage0 $end
$var wire 2 % s [1:0] $end
$var wire 4 & w [0:3] $end
$var wire 1 ' f $end
$upscope $end
$scope module stage1 $end
$var wire 2 ( s [1:0] $end
$var wire 4 ) w [0:3] $end
$var wire 1 * f $end
$upscope $end
$scope module stage2 $end
$var wire 2 + s [1:0] $end
$var wire 4 , w [0:3] $end
$var wire 1 - f $end
$upscope $end
$scope module stage3 $end
$var wire 2 . s [1:0] $end
$var wire 4 / w [0:3] $end
$var wire 1 0 f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
b0 /
b11 .
0-
b1010 ,
b11 +
0*
b110 )
b11 (
1'
b11 &
b11 %
b1000 $
b1111 #
b1111 "
b1000 !
$end
#20
10
1*
b1111 !
b1111 $
1-
b1111 /
b10 %
b10 (
b10 +
b10 .
b1010 "
b1010 #
#40
