<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html><head><title>module ti.sysbios.family.arm.arm9.Mmu</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> * Copyright (c) 2013, Texas Instruments Incorporated
</span>     3    <span class="comment"> * All rights reserved.
</span>     4    <span class="comment"> *
</span>     5    <span class="comment"> * Redistribution and use in source and binary forms, with or without
</span>     6    <span class="comment"> * modification, are permitted provided that the following conditions
</span>     7    <span class="comment"> * are met:
</span>     8    <span class="comment"> *
</span>     9    <span class="comment"> * *  Redistributions of source code must retain the above copyright
</span>    10    <span class="comment"> *    notice, this list of conditions and the following disclaimer.
</span>    11    <span class="comment"> *
</span>    12    <span class="comment"> * *  Redistributions in binary form must reproduce the above copyright
</span>    13    <span class="comment"> *    notice, this list of conditions and the following disclaimer in the
</span>    14    <span class="comment"> *    documentation and/or other materials provided with the distribution.
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of
</span>    17    <span class="comment"> *    its contributors may be used to endorse or promote products derived
</span>    18    <span class="comment"> *    from this software without specific prior written permission.
</span>    19    <span class="comment"> *
</span>    20    <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
</span>    21    <span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
</span>    22    <span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
</span>    23    <span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
</span>    24    <span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
</span>    25    <span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
</span>    26    <span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
</span>    27    <span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
</span>    28    <span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
</span>    29    <span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
</span>    30    <span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
</span>    31    <span class="comment"> */</span>
    32    <span class="comment">/*
</span>    33    <span class="comment"> *  ======== Mmu.xdc ========
</span>    34    <span class="comment"> *
</span>    35    <span class="comment"> *
</span>    36    <span class="comment"> */</span>
    37    
    38    <span class=key>package</span> ti.sysbios.family.arm.arm9;
    39    
    40    import xdc.rov.ViewInfo;
    41    
    42    <span class="xdoc">/*!
</span>    43    <span class="xdoc"> *  ======== Mmu ========
</span>    44    <span class="xdoc"> *  Memory Management Unit Manager.
</span>    45    <span class="xdoc"> *
</span>    46    <span class="xdoc"> *  This module allows the ARM processor to map a virtual address to a
</span>    47    <span class="xdoc"> *  different physical address and enable/disable the MMU.  It does this
</span>    48    <span class="xdoc"> *  through a translation table in memory.  The translation table is
</span>    49    <span class="xdoc"> *  16KB and manages only the first level descriptor table.  Each entry
</span>    50    <span class="xdoc"> *  in the table defines the properties of memory areas of size 1MB.
</span>    51    <span class="xdoc"> *  These properties include memory access permissions, cacheability,
</span>    52    <span class="xdoc"> *  bufferability, and domain access.
</span>    53    <span class="xdoc"> *
</span>    54    <span class="xdoc"> *  By default, the MMU translation table contains cache-enabled entries
</span>    55    <span class="xdoc"> *  for every memory segment from the platform.
</span>    56    <span class="xdoc"> *  Cache-disabled entries are added the peripheral
</span>    57    <span class="xdoc"> *  addresses used by SYS/BIOS (i.e. Timers, Interrupt controller).
</span>    58    <span class="xdoc"> *  The translation table is placed in
</span>    59    <span class="xdoc"> *  an output section called "ti.sysbios.family.arm.arm9.mmuTableSection".
</span>    60    <span class="xdoc"> *  This section is placed into the platform's default dataMemory and
</span>    61    <span class="xdoc"> *  in order to minimize object file size,
</span>    62    <span class="xdoc"> *  specified to not be initialized via the "NOINIT" type.  If
</span>    63    <span class="xdoc"> *  cacheable is true and bufferable is true, L1 data cache operates as
</span>    64    <span class="xdoc"> *  a write-back cache.  If cacheable is true but bufferable is false,
</span>    65    <span class="xdoc"> *  L1 data cache operates as a write-through cache.
</span>    66    <span class="xdoc"> *
</span>    67    <span class="xdoc"> *  This module does not manage the second level descriptor tables.
</span>    68    <span class="xdoc"> *  A 'SECTION' mapped access requires only a first level fetch.  In
</span>    69    <span class="xdoc"> *  this case, there is no need for a second level descriptor table.
</span>    70    <span class="xdoc"> *  A 'COARSE' or 'FINE' mapped access requires a second level
</span>    71    <span class="xdoc"> *  descriptor table which can be supplied by the user.
</span>    72    <span class="xdoc"> *
</span>    73    <span class="xdoc"> *  Note:  There are size and alignment requirements on the second
</span>    74    <span class="xdoc"> *         level descriptor tables depending on the page size.
</span>    75    <span class="xdoc"> *         See the ARM Architecture Reference Manual for more info.
</span>    76    <span class="xdoc"> *
</span>    77    <span class="xdoc"> *  The following is an example of how to place the MMU table
</span>    78    <span class="xdoc"> *  and how to enable L1 data caching for the address range
</span>    79    <span class="xdoc"> *  0xC3000000-0xC4000000 in the *.cfg file:
</span>    80    <span class="xdoc"> *
</span>    81    <span class="xdoc"> *  <b>@p(code)</b>
</span>    82    <span class="xdoc"> *
</span>    83    <span class="xdoc"> *    var Cache = xdc.useModule('ti.sysbios.family.arm.arm9.Cache');
</span>    84    <span class="xdoc"> *    var Mmu = xdc.useModule('ti.sysbios.family.arm.arm9.Mmu');
</span>    85    <span class="xdoc"> *
</span>    86    <span class="xdoc"> *    // Enable the cache
</span>    87    <span class="xdoc"> *    Cache.enableCache = true;
</span>    88    <span class="xdoc"> *
</span>    89    <span class="xdoc"> *    // Enable the MMU (Required for L1 data caching)
</span>    90    <span class="xdoc"> *    Mmu.enableMMU = true;
</span>    91    <span class="xdoc"> *
</span>    92    <span class="xdoc"> *    // descriptor attribute structure
</span>    93    <span class="xdoc"> *    var attrs = {
</span>    94    <span class="xdoc"> *        type: Mmu.FirstLevelDesc_SECTION,  // SECTION descriptor
</span>    95    <span class="xdoc"> *        bufferable: true,                  // bufferable
</span>    96    <span class="xdoc"> *        cacheable: true,                   // cacheable
</span>    97    <span class="xdoc"> *        imp: 1,                            // implementation defined
</span>    98    <span class="xdoc"> *        domain: 0,                         // domain between 0-15
</span>    99    <span class="xdoc"> *        accPerm: 3,                        // read/write permission
</span>   100    <span class="xdoc"> *    };
</span>   101    <span class="xdoc"> *
</span>   102    <span class="xdoc"> *    // Set the descriptor for each entry in the address range
</span>   103    <span class="xdoc"> *    for (var i=0xC3000000; i &lt; 0xC4000000; i = i + 0x00100000) {
</span>   104    <span class="xdoc"> *        // Each 'SECTION' descriptor entry spans a 1MB address range
</span>   105    <span class="xdoc"> *        Mmu.setFirstLevelDescMeta(i, i, attrs);
</span>   106    <span class="xdoc"> *    }
</span>   107    <span class="xdoc"> *
</span>   108    <span class="xdoc"> *    var memmap = Program.cpu.memoryMap;
</span>   109    <span class="xdoc"> *    var DDR = null;
</span>   110    <span class="xdoc"> *
</span>   111    <span class="xdoc"> *    // Find DDR in memory map
</span>   112    <span class="xdoc"> *    for (var i=0; i &lt; memmap.length; i++) {
</span>   113    <span class="xdoc"> *        if (memmap[i].name == "DDR") {
</span>   114    <span class="xdoc"> *            DDR = memmap[i];
</span>   115    <span class="xdoc"> *        }
</span>   116    <span class="xdoc"> *    }
</span>   117    <span class="xdoc"> *
</span>   118    <span class="xdoc"> *    // Place the MMU table in the DDR memory segment if it exists
</span>   119    <span class="xdoc"> *    if (DDR != null) {
</span>   120    <span class="xdoc"> *        var sectionName = "ti.sysbios.family.arm.arm9.mmuTableSection";
</span>   121    <span class="xdoc"> *        Program.sectMap[sectionName] = new Program.SectionSpec();
</span>   122    <span class="xdoc"> *        Program.sectMap[sectionName].type = "NOINIT";
</span>   123    <span class="xdoc"> *        Program.sectMap[sectionName].loadSegment = "DDR";
</span>   124    <span class="xdoc"> *    }
</span>   125    <span class="xdoc"> *    else {
</span>   126    <span class="xdoc"> *        print("No DDR memory segment was found");
</span>   127    <span class="xdoc"> *    }
</span>   128    <span class="xdoc"> *
</span>   129    <span class="xdoc"> *  <b>@p</b>
</span>   130    <span class="xdoc"> *
</span>   131    <span class="xdoc"> *  The following is an example of using a second level descriptor
</span>   132    <span class="xdoc"> *  to specify a 4KB block of memory.  The first level descriptor
</span>   133    <span class="xdoc"> *  is specified as a COARSE page table.  The second level descriptors
</span>   134    <span class="xdoc"> *  are specified as a small page, cacheable, and bufferable for the
</span>   135    <span class="xdoc"> *  addresses 0xFFFEE000-0xFFFF0000.  This code is be placed in main()
</span>   136    <span class="xdoc"> *  in the *.c file.   The MMU should not be enabled prior to initializing
</span>   137    <span class="xdoc"> *  the second level descriptors.
</span>   138    <span class="xdoc"> *
</span>   139    <span class="xdoc"> *  <b>@p(code)</b>
</span>   140    <span class="xdoc"> *
</span>   141    <span class="xdoc"> *    #define MMU_LEVEL2DESC_SMALLPAGE    0x2
</span>   142    <span class="xdoc"> *    #define MMU_LEVEL2DESC_BUFFERABLE   0x4
</span>   143    <span class="xdoc"> *    #define MMU_LEVEL2DESC_CACHEABLE    0x8
</span>   144    <span class="xdoc"> *
</span>   145    <span class="xdoc"> *    #pragma DATA_ALIGN(mmuL2Table, 4096);    // align to 4KB
</span>   146    <span class="xdoc"> *
</span>   147    <span class="xdoc"> *    UInt32 mmuL2Table[256];   // each level 2 descriptor specifies a 4KB block
</span>   148    <span class="xdoc"> *
</span>   149    <span class="xdoc"> *    Void main(Int argc, Char * argv[])
</span>   150    <span class="xdoc"> *    {
</span>   151    <span class="xdoc"> *        Mmu_FirstLevelDescAttrs attrs;
</span>   152    <span class="xdoc"> *        Int i;
</span>   153    <span class="xdoc"> *
</span>   154    <span class="xdoc"> *        // initialize the second level descriptors
</span>   155    <span class="xdoc"> *        for (i=0; i &lt; 256; i++) {
</span>   156    <span class="xdoc"> *             mmuL2Table[i] = 0;
</span>   157    <span class="xdoc"> *        }
</span>   158    <span class="xdoc"> *
</span>   159    <span class="xdoc"> *        // change the address starting at 0xFFFEE000 to be a small page
</span>   160    <span class="xdoc"> *        mmuL2Table[0xEE] = 0xFFFEE000 | // set the physical address
</span>   161    <span class="xdoc"> *            MMU_LEVEL2DESC_SMALLPAGE |  // set descriptor to small page (4KB)
</span>   162    <span class="xdoc"> *            0xFF0;                      // set Access Permission bits to 1
</span>   163    <span class="xdoc"> *
</span>   164    <span class="xdoc"> *        // change the address starting at 0xFFFEF000 to be a small page
</span>   165    <span class="xdoc"> *        mmuL2Table[0xEF] = 0xFFFEF000 | // set the physical address
</span>   166    <span class="xdoc"> *            MMU_LEVEL2DESC_SMALLPAGE |  // set descriptor to small page (4KB)
</span>   167    <span class="xdoc"> *            0xFF0;                      // set Access Permission bits to 1
</span>   168    <span class="xdoc"> *
</span>   169    <span class="xdoc"> *        // change the address starting at 0xFFFF0000 to be a small page
</span>   170    <span class="xdoc"> *        mmuL2Table[0xF0] = 0xFFFF0000 | // set the physical address
</span>   171    <span class="xdoc"> *            MMU_LEVEL2DESC_SMALLPAGE |  // set descriptor to small page (4KB)
</span>   172    <span class="xdoc"> *            MMU_LEVEL2DESC_CACHEABLE |  // set cacheable bit to true
</span>   173    <span class="xdoc"> *            MMU_LEVEL2DESC_BUFFERABLE | // set bufferable bit to true
</span>   174    <span class="xdoc"> *            0xFF0;                      // set Access Permission bits to 1
</span>   175    <span class="xdoc"> *
</span>   176    <span class="xdoc"> *        // first level descriptor properties
</span>   177    <span class="xdoc"> *        attrs.type = Mmu_FirstLevelDesc_COARSE; // set to a coarse descriptor
</span>   178    <span class="xdoc"> *        attrs.imp = 1;                          // defined to be 1 for ARM9
</span>   179    <span class="xdoc"> *        attrs.domain = 0;                       // set domain to 0
</span>   180    <span class="xdoc"> *
</span>   181    <span class="xdoc"> *        // Set the first level descriptor for the virtual address 0xFFFF0000.
</span>   182    <span class="xdoc"> *        Mmu_setFirstLevelDesc((Ptr)0xFFFF0000, &amp;mmuL2Table, &amp;attrs);
</span>   183    <span class="xdoc"> *
</span>   184    <span class="xdoc"> *        // enable MMU
</span>   185    <span class="xdoc"> *        Mmu_enable();
</span>   186    <span class="xdoc"> *
</span>   187    <span class="xdoc"> *        BIOS_start();
</span>   188    <span class="xdoc"> *    }
</span>   189    <span class="xdoc"> *
</span>   190    <span class="xdoc"> *  <b>@p</b>
</span>   191    <span class="xdoc"> *
</span>   192    <span class="xdoc"> */</span>
   193    
   194    @Template (<span class="string">"./Mmu.xdt"</span>) <span class="comment">/* generate function to init MMU page table */</span>
   195    @ModuleStartup          <span class="comment">/* call to initTableBuf() in startup */</span>
   196    @DirectCall
   197    
   198    <span class=key>module</span> Mmu
   199    {
   200        <span class=comment>// -------- ROV views --------</span>
   201    
   202        <span class="xdoc">/*! <b>@_nodoc</b> */</span>
   203        <span class=key>metaonly</span> <span class=key>struct</span> PageView {
   204            String      Type;
   205            Ptr         AddrVirtual;
   206            Ptr         AddrPhysical;
   207            Ptr         Level2TablePtr;
   208            Bool        Bufferable;
   209            Bool        Cacheable;
   210            String      L1DWritePolicy;
   211            UInt        IMP;
   212            UInt        Domain;
   213            String      Access;
   214        };
   215    
   216        @Facet
   217        <span class=key>metaonly</span> <span class=key>config</span> ViewInfo.Instance rovViewInfo =
   218            ViewInfo.create({
   219                viewMap: [
   220                    [<span class="string">'PageView'</span>, {
   221                        type: ViewInfo.MODULE_DATA,
   222                        viewInitFxn: <span class="string">'viewPages'</span>,
   223                        structName: <span class="string">'PageView'</span>
   224                    }]
   225               ]
   226           });
   227    
   228       <span class="xdoc">/*! First Level descriptors */</span>
   229        <span class=key>enum</span> FirstLevelDesc {
   230            FirstLevelDesc_FAULT = 0,      <span class="xdoc">/*! Virtual address is unmapped  */</span>
   231            FirstLevelDesc_COARSE = 1,     <span class="xdoc">/*! Coarse page table descriptor */</span>
   232            FirstLevelDesc_SECTION = 2,    <span class="xdoc">/*! Section descriptor           */</span>
   233            FirstLevelDesc_FINE = 3        <span class="xdoc">/*! Fine page table descriptor   */</span>
   234        };
   235    
   236        <span class="xdoc">/*!
</span>   237    <span class="xdoc">     *  Structure for setting first level descriptor entries
</span>   238    <span class="xdoc">     *
</span>   239    <span class="xdoc">     *  See the 'Translation Tables' section of the ARM Architecture
</span>   240    <span class="xdoc">     *  Reference Manual for details
</span>   241    <span class="xdoc">     */</span>
   242        <span class=key>struct</span> FirstLevelDescAttrs {
   243            FirstLevelDesc type;   <span class="xdoc">/*! first level descriptor type          */</span>
   244            Bool  bufferable;       <span class="xdoc">/*! is memory section bufferable        */</span>
   245            Bool  cacheable;        <span class="xdoc">/*! is memory section cacheable         */</span>
   246            UInt8 imp;             <span class="xdoc">/*! implementation defined               */</span>
   247            UInt8 domain;          <span class="xdoc">/*! domain access control value 0-15     */</span>
   248            UInt8 accPerm;         <span class="xdoc">/*! access permission bits value 0-3     */</span>
   249        };
   250    
   251        <span class="xdoc">/*!
</span>   252    <span class="xdoc">     *  ======== A_nullPointer ========
</span>   253    <span class="xdoc">     *  Assert raised when a pointer is null
</span>   254    <span class="xdoc">     */</span>
   255        <span class=key>config</span> xdc.runtime.Assert.Id A_nullPointer  = {
   256            msg: <span class="string">"A_nullPointer: Pointer is null"</span>
   257        };
   258    
   259        <span class="xdoc">/*!
</span>   260    <span class="xdoc">     *  ======== A_unknownDescType ========
</span>   261    <span class="xdoc">     *  Assert raised when the descriptor type is not recognized.
</span>   262    <span class="xdoc">     */</span>
   263        <span class=key>config</span> xdc.runtime.Assert.Id A_unknownDescType =
   264            {msg: <span class="string">"A_unknownDescType: Descriptor type is not recognized"</span>};
   265    
   266        <span class="xdoc">/*! default descriptor attributes structure */</span>
   267        <span class=key>config</span> FirstLevelDescAttrs defaultAttrs = {
   268            type: FirstLevelDesc_SECTION,   <span class="comment">/* SECTION descriptor        */</span>
   269            bufferable: <span class=key>false</span>,              <span class="comment">/* false by default          */</span>
   270            cacheable: <span class=key>false</span>,               <span class="comment">/* false by default          */</span>
   271            imp: 1,                         <span class="comment">/* set to 1 for ARM9 devices */</span>
   272            domain: 0,                      <span class="comment">/* default Domain is 0       */</span>
   273            accPerm: 3,                     <span class="comment">/* allow read/write          */</span>
   274        };
   275    
   276        <span class="xdoc">/*!
</span>   277    <span class="xdoc">     *  ======== enableMMU ========
</span>   278    <span class="xdoc">     *  Configuration parameter to enable MMU.
</span>   279    <span class="xdoc">     */</span>
   280        <span class=key>config</span> Bool enableMMU = <span class=key>true</span>;
   281    
   282        <span class="xdoc">/*!
</span>   283    <span class="xdoc">     *  ======== cachePlatformMemory ========
</span>   284    <span class="xdoc">     *  Flag to automatically mark platform's code/data/stack memory as
</span>   285    <span class="xdoc">     *  cacheable in MMU descriptor table
</span>   286    <span class="xdoc">     *
</span>   287    <span class="xdoc">     *  By default, all memory regions defined in the platform an
</span>   288    <span class="xdoc">     *  application is built with are marked as cacheable.
</span>   289    <span class="xdoc">     *
</span>   290    <span class="xdoc">     *  <b>@see</b> xdc.bld.Program#platform
</span>   291    <span class="xdoc">     *
</span>   292    <span class="xdoc">     *  If manual configuration of memory regions is required, set
</span>   293    <span class="xdoc">     *  this config parameter to 'false'.
</span>   294    <span class="xdoc">     */</span>
   295        <span class=key>metaonly</span> <span class=key>config</span> Bool cachePlatformMemory = <span class=key>true</span>;
   296    
   297        <span class="xdoc">/*!
</span>   298    <span class="xdoc">     *  ======== setFirstLevelDescMeta ========
</span>   299    <span class="xdoc">     *  Statically sets the descriptor for the virtual address.
</span>   300    <span class="xdoc">     *
</span>   301    <span class="xdoc">     *  The first level table entry for the virtual address is mapped
</span>   302    <span class="xdoc">     *  to the physical address with the attributes specified. The
</span>   303    <span class="xdoc">     *  descriptor table is effective when the MMU is enabled.
</span>   304    <span class="xdoc">     *
</span>   305    <span class="xdoc">     *  <b>@param(virtualAddr)</b>  The modified virtual address
</span>   306    <span class="xdoc">     *  <b>@param(phyAddr)</b>      The physical address
</span>   307    <span class="xdoc">     *  <b>@param(attrs)</b>        Pointer to first level descriptor attribute struct
</span>   308    <span class="xdoc">     */</span>
   309        <span class=key>metaonly</span> Void setFirstLevelDescMeta(Ptr virtualAddr, Ptr phyAddr,
   310                                            FirstLevelDescAttrs attrs);
   311    
   312        <span class="xdoc">/*!
</span>   313    <span class="xdoc">     *  ======== disable ========
</span>   314    <span class="xdoc">     *  Disables the MMU.
</span>   315    <span class="xdoc">     *
</span>   316    <span class="xdoc">     *  If the MMU is already disabled, then simply return.
</span>   317    <span class="xdoc">     *  Otherwise this function does the following:
</span>   318    <span class="xdoc">     *  If the L1 data cache is enabled, write back invalidate all
</span>   319    <span class="xdoc">     *  of L1 data cache.  If the L1 program cache is enabled,
</span>   320    <span class="xdoc">     *  invalidate all of L1 program cache. This function does not
</span>   321    <span class="xdoc">     *  change the cache L1 data/program settings.
</span>   322    <span class="xdoc">     */</span>
   323        Void disable();
   324    
   325        <span class="xdoc">/*!
</span>   326    <span class="xdoc">     *  ======== enable ========
</span>   327    <span class="xdoc">     *  Enables the MMU.
</span>   328    <span class="xdoc">     *
</span>   329    <span class="xdoc">     *  If the MMU is already enabled, then simply return.
</span>   330    <span class="xdoc">     *  Otherwise this function does the following:
</span>   331    <span class="xdoc">     *  If the L1 program cache is enabled, invalidate all of L1
</span>   332    <span class="xdoc">     *  program cache.  This function does not change the L1
</span>   333    <span class="xdoc">     *  data/program cache settings.
</span>   334    <span class="xdoc">     */</span>
   335        Void enable();
   336    
   337        <span class="xdoc">/*!
</span>   338    <span class="xdoc">     *  ======== initDescAttrs() ========
</span>   339    <span class="xdoc">     *  Initializes the first level descriptor attribute structure
</span>   340    <span class="xdoc">     *
</span>   341    <span class="xdoc">     *  <b>@param(attrs)</b>      Pointer to first level descriptor attribute struct
</span>   342    <span class="xdoc">     */</span>
   343        Void initDescAttrs(FirstLevelDescAttrs *attrs);
   344    
   345        <span class="xdoc">/*!
</span>   346    <span class="xdoc">     *  ======== isEnabled ========
</span>   347    <span class="xdoc">     *  Determines if the MMU is enabled
</span>   348    <span class="xdoc">     */</span>
   349        Bool isEnabled();
   350    
   351        <span class="xdoc">/*!
</span>   352    <span class="xdoc">     *  ======== setFirstLevelDesc ========
</span>   353    <span class="xdoc">     *  Sets the descriptor for the virtual address.
</span>   354    <span class="xdoc">     *
</span>   355    <span class="xdoc">     *  The first level table entry for the virtual address is mapped
</span>   356    <span class="xdoc">     *  to the physical address with the attributes specified. The
</span>   357    <span class="xdoc">     *  descriptor table is effective when the MMU is enabled.
</span>   358    <span class="xdoc">     *
</span>   359    <span class="xdoc">     *  <b>@param(virtualAddr)</b>  The modified virtual address
</span>   360    <span class="xdoc">     *  <b>@param(phyAddr)</b>      The physical address
</span>   361    <span class="xdoc">     *  <b>@param(attrs)</b>        Pointer to first level descriptor attribute struct
</span>   362    <span class="xdoc">     */</span>
   363        Void setFirstLevelDesc(Ptr virtualAddr, Ptr phyAddr,
   364                               FirstLevelDescAttrs *attrs);
   365    
   366    
   367    <span class=key>internal</span>:
   368    
   369        <span class="xdoc">/*! static array to hold first level dscriptor table */</span>
   370        <span class=key>metaonly</span> <span class=key>config</span> UInt32 tableBuf[];
   371    
   372        <span class="xdoc">/*!
</span>   373    <span class="xdoc">     *  ======== enableAsm ========
</span>   374    <span class="xdoc">     *  Assembly function to enable the MMU.
</span>   375    <span class="xdoc">     */</span>
   376        Void enableAsm();
   377    
   378        <span class="xdoc">/*!
</span>   379    <span class="xdoc">     *  ======== disableAsm ========
</span>   380    <span class="xdoc">     *  Assembly function to disable the MMU.
</span>   381    <span class="xdoc">     */</span>
   382        Void disableAsm();
   383    
   384        <span class="xdoc">/*! function generated to initialize first level descriptor table */</span>
   385        Void initTableBuf(Module_State *mod);
   386    
   387        <span class="xdoc">/*! Module state */</span>
   388        <span class=key>struct</span> Module_State {
   389            UInt32 tableBuf[];      <span class="xdoc">/*! 16KB array for first-level descriptors */</span>
   390        }
   391    }
</pre>
</body></html>
