/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Apr 13 10:09:30 2017
 *                 Full Compile MD5 Checksum  7f180d7646477bba2bae1a701efd9ef5
 *                     (minus title and desc)
 *                 MD5 Checksum               a2a4a53aa20c0c2f46073b879159b85d
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1395
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   LOCAL tools/dvtsw/current/Linux/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_RAAGA_DSP_INTH_H__
#define BCHP_RAAGA_DSP_INTH_H__

/***************************************************************************
 *RAAGA_DSP_INTH - Raaga DSP HW Interrupts to External Hosts Registers
 ***************************************************************************/
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS          0x01022100 /* [RO][32] Host Interrupt Status Register */
#define BCHP_RAAGA_DSP_INTH_HOST_SET             0x01022104 /* [WO][32] Host Interrupt Set Register */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR           0x01022108 /* [WO][32] Host Interrupt Clear Register */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS     0x0102210c /* [RO][32] Host Interrupt Mask Status Register */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET        0x01022110 /* [WO][32] Host Interrupt Mask Set Register */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR      0x01022114 /* [WO][32] Host Interrupt Mask Clear Register */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS           0x01022118 /* [RO][32] PCI Interrupt Status Register */
#define BCHP_RAAGA_DSP_INTH_PCI_SET              0x0102211c /* [WO][32] PCI Interrupt Set Register */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR            0x01022120 /* [WO][32] PCI Interrupt Clear Register */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS      0x01022124 /* [RO][32] PCI Interrupt Mask Status Register */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET         0x01022128 /* [WO][32] PCI Interrupt Mask Set Register */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR       0x0102212c /* [WO][32] PCI Interrupt Mask Clear Register */

/***************************************************************************
 *HOST_STATUS - Host Interrupt Status Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: HOST_STATUS :: reserved0 [31:11] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_reserved0_MASK             0xfffff800
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_reserved0_SHIFT            11

/* RAAGA_DSP_INTH :: HOST_STATUS :: FP_1_WATCHDOG_TIMER_INT [10:10] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_FP_1_WATCHDOG_TIMER_INT_MASK 0x00000400
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_FP_1_WATCHDOG_TIMER_INT_SHIFT 10
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_FP_1_WATCHDOG_TIMER_INT_DEFAULT 0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: FP_0_WATCHDOG_TIMER_INT [09:09] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_FP_0_WATCHDOG_TIMER_INT_MASK 0x00000200
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_FP_0_WATCHDOG_TIMER_INT_SHIFT 9
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_FP_0_WATCHDOG_TIMER_INT_DEFAULT 0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: AX_DONE_INT [08:08] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_AX_DONE_INT_MASK           0x00000100
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_AX_DONE_INT_SHIFT          8
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_AX_DONE_INT_DEFAULT        0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: BVN_TRIG_DESC_INT [07:07] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_BVN_TRIG_DESC_INT_MASK     0x00000080
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_BVN_TRIG_DESC_INT_SHIFT    7
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_BVN_TRIG_DESC_INT_DEFAULT  0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: FMM_INT [06:06] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_FMM_INT_MASK               0x00000040
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_FMM_INT_SHIFT              6
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_FMM_INT_DEFAULT            0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: DEBUG_INT [05:05] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DEBUG_INT_MASK             0x00000020
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DEBUG_INT_SHIFT            5
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_DEBUG_INT_DEFAULT          0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: QUEUE_STATUS_INT [04:04] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_QUEUE_STATUS_INT_MASK      0x00000010
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_QUEUE_STATUS_INT_SHIFT     4
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_QUEUE_STATUS_INT_DEFAULT   0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: ERROR_INT [03:03] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_ERROR_INT_MASK             0x00000008
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_ERROR_INT_SHIFT            3
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_ERROR_INT_DEFAULT          0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: MEM_DONE_STATUS_INT [02:02] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_MEM_DONE_STATUS_INT_MASK   0x00000004
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_MEM_DONE_STATUS_INT_SHIFT  2
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_MEM_DONE_STATUS_INT_DEFAULT 0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: TIMER_INT [01:01] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_TIMER_INT_MASK             0x00000002
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_TIMER_INT_SHIFT            1
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_TIMER_INT_DEFAULT          0x00000000

/* RAAGA_DSP_INTH :: HOST_STATUS :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_WATCHDOG_TIMER_ATTN_MASK   0x00000001
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_WATCHDOG_TIMER_ATTN_SHIFT  0
#define BCHP_RAAGA_DSP_INTH_HOST_STATUS_WATCHDOG_TIMER_ATTN_DEFAULT 0x00000000

/***************************************************************************
 *HOST_SET - Host Interrupt Set Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: HOST_SET :: reserved0 [31:11] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_reserved0_MASK                0xfffff800
#define BCHP_RAAGA_DSP_INTH_HOST_SET_reserved0_SHIFT               11

/* RAAGA_DSP_INTH :: HOST_SET :: FP_1_WATCHDOG_TIMER_INT [10:10] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_FP_1_WATCHDOG_TIMER_INT_MASK  0x00000400
#define BCHP_RAAGA_DSP_INTH_HOST_SET_FP_1_WATCHDOG_TIMER_INT_SHIFT 10
#define BCHP_RAAGA_DSP_INTH_HOST_SET_FP_1_WATCHDOG_TIMER_INT_DEFAULT 0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: FP_0_WATCHDOG_TIMER_INT [09:09] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_FP_0_WATCHDOG_TIMER_INT_MASK  0x00000200
#define BCHP_RAAGA_DSP_INTH_HOST_SET_FP_0_WATCHDOG_TIMER_INT_SHIFT 9
#define BCHP_RAAGA_DSP_INTH_HOST_SET_FP_0_WATCHDOG_TIMER_INT_DEFAULT 0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: AX_DONE_INT [08:08] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_AX_DONE_INT_MASK              0x00000100
#define BCHP_RAAGA_DSP_INTH_HOST_SET_AX_DONE_INT_SHIFT             8
#define BCHP_RAAGA_DSP_INTH_HOST_SET_AX_DONE_INT_DEFAULT           0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: BVN_TRIG_DESC_INT [07:07] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_BVN_TRIG_DESC_INT_MASK        0x00000080
#define BCHP_RAAGA_DSP_INTH_HOST_SET_BVN_TRIG_DESC_INT_SHIFT       7
#define BCHP_RAAGA_DSP_INTH_HOST_SET_BVN_TRIG_DESC_INT_DEFAULT     0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: FMM_INT [06:06] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_FMM_INT_MASK                  0x00000040
#define BCHP_RAAGA_DSP_INTH_HOST_SET_FMM_INT_SHIFT                 6
#define BCHP_RAAGA_DSP_INTH_HOST_SET_FMM_INT_DEFAULT               0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: DEBUG_INT [05:05] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DEBUG_INT_MASK                0x00000020
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DEBUG_INT_SHIFT               5
#define BCHP_RAAGA_DSP_INTH_HOST_SET_DEBUG_INT_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: QUEUE_STATUS_INT [04:04] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_QUEUE_STATUS_INT_MASK         0x00000010
#define BCHP_RAAGA_DSP_INTH_HOST_SET_QUEUE_STATUS_INT_SHIFT        4
#define BCHP_RAAGA_DSP_INTH_HOST_SET_QUEUE_STATUS_INT_DEFAULT      0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: ERROR_INT [03:03] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_ERROR_INT_MASK                0x00000008
#define BCHP_RAAGA_DSP_INTH_HOST_SET_ERROR_INT_SHIFT               3
#define BCHP_RAAGA_DSP_INTH_HOST_SET_ERROR_INT_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: MEM_DONE_STATUS_INT [02:02] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_MEM_DONE_STATUS_INT_MASK      0x00000004
#define BCHP_RAAGA_DSP_INTH_HOST_SET_MEM_DONE_STATUS_INT_SHIFT     2
#define BCHP_RAAGA_DSP_INTH_HOST_SET_MEM_DONE_STATUS_INT_DEFAULT   0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: TIMER_INT [01:01] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_TIMER_INT_MASK                0x00000002
#define BCHP_RAAGA_DSP_INTH_HOST_SET_TIMER_INT_SHIFT               1
#define BCHP_RAAGA_DSP_INTH_HOST_SET_TIMER_INT_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: HOST_SET :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_HOST_SET_WATCHDOG_TIMER_ATTN_MASK      0x00000001
#define BCHP_RAAGA_DSP_INTH_HOST_SET_WATCHDOG_TIMER_ATTN_SHIFT     0
#define BCHP_RAAGA_DSP_INTH_HOST_SET_WATCHDOG_TIMER_ATTN_DEFAULT   0x00000000

/***************************************************************************
 *HOST_CLEAR - Host Interrupt Clear Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: HOST_CLEAR :: reserved0 [31:11] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_reserved0_MASK              0xfffff800
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_reserved0_SHIFT             11

/* RAAGA_DSP_INTH :: HOST_CLEAR :: FP_1_WATCHDOG_TIMER_INT [10:10] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_FP_1_WATCHDOG_TIMER_INT_MASK 0x00000400
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_FP_1_WATCHDOG_TIMER_INT_SHIFT 10
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_FP_1_WATCHDOG_TIMER_INT_DEFAULT 0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: FP_0_WATCHDOG_TIMER_INT [09:09] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_FP_0_WATCHDOG_TIMER_INT_MASK 0x00000200
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_FP_0_WATCHDOG_TIMER_INT_SHIFT 9
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_FP_0_WATCHDOG_TIMER_INT_DEFAULT 0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: AX_DONE_INT [08:08] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_AX_DONE_INT_MASK            0x00000100
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_AX_DONE_INT_SHIFT           8
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_AX_DONE_INT_DEFAULT         0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: BVN_TRIG_DESC_INT [07:07] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_BVN_TRIG_DESC_INT_MASK      0x00000080
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_BVN_TRIG_DESC_INT_SHIFT     7
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_BVN_TRIG_DESC_INT_DEFAULT   0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: FMM_INT [06:06] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_FMM_INT_MASK                0x00000040
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_FMM_INT_SHIFT               6
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_FMM_INT_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: DEBUG_INT [05:05] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DEBUG_INT_MASK              0x00000020
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DEBUG_INT_SHIFT             5
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_DEBUG_INT_DEFAULT           0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: QUEUE_STATUS_INT [04:04] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_QUEUE_STATUS_INT_MASK       0x00000010
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_QUEUE_STATUS_INT_SHIFT      4
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_QUEUE_STATUS_INT_DEFAULT    0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: ERROR_INT [03:03] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_ERROR_INT_MASK              0x00000008
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_ERROR_INT_SHIFT             3
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_ERROR_INT_DEFAULT           0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: MEM_DONE_STATUS_INT [02:02] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_MEM_DONE_STATUS_INT_MASK    0x00000004
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_MEM_DONE_STATUS_INT_SHIFT   2
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_MEM_DONE_STATUS_INT_DEFAULT 0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: TIMER_INT [01:01] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_TIMER_INT_MASK              0x00000002
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_TIMER_INT_SHIFT             1
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_TIMER_INT_DEFAULT           0x00000000

/* RAAGA_DSP_INTH :: HOST_CLEAR :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_WATCHDOG_TIMER_ATTN_MASK    0x00000001
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_WATCHDOG_TIMER_ATTN_SHIFT   0
#define BCHP_RAAGA_DSP_INTH_HOST_CLEAR_WATCHDOG_TIMER_ATTN_DEFAULT 0x00000000

/***************************************************************************
 *HOST_MASK_STATUS - Host Interrupt Mask Status Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: reserved0 [31:11] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_reserved0_MASK        0xfffff800
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_reserved0_SHIFT       11

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: FP_1_WATCHDOG_TIMER_INT [10:10] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_FP_1_WATCHDOG_TIMER_INT_MASK 0x00000400
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_FP_1_WATCHDOG_TIMER_INT_SHIFT 10
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_FP_1_WATCHDOG_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: FP_0_WATCHDOG_TIMER_INT [09:09] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_FP_0_WATCHDOG_TIMER_INT_MASK 0x00000200
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_FP_0_WATCHDOG_TIMER_INT_SHIFT 9
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_FP_0_WATCHDOG_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: AX_DONE_INT [08:08] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_AX_DONE_INT_MASK      0x00000100
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_AX_DONE_INT_SHIFT     8
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_AX_DONE_INT_DEFAULT   0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: BVN_TRIG_DESC_INT [07:07] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_BVN_TRIG_DESC_INT_MASK 0x00000080
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_BVN_TRIG_DESC_INT_SHIFT 7
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_BVN_TRIG_DESC_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: FMM_INT [06:06] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_FMM_INT_MASK          0x00000040
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_FMM_INT_SHIFT         6
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_FMM_INT_DEFAULT       0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: DEBUG_INT [05:05] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DEBUG_INT_MASK        0x00000020
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DEBUG_INT_SHIFT       5
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_DEBUG_INT_DEFAULT     0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: QUEUE_STATUS_INT [04:04] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_QUEUE_STATUS_INT_MASK 0x00000010
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_QUEUE_STATUS_INT_SHIFT 4
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_QUEUE_STATUS_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: ERROR_INT [03:03] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_ERROR_INT_MASK        0x00000008
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_ERROR_INT_SHIFT       3
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_ERROR_INT_DEFAULT     0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: MEM_DONE_STATUS_INT [02:02] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_MEM_DONE_STATUS_INT_MASK 0x00000004
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_MEM_DONE_STATUS_INT_SHIFT 2
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_MEM_DONE_STATUS_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: TIMER_INT [01:01] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_TIMER_INT_MASK        0x00000002
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_TIMER_INT_SHIFT       1
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_TIMER_INT_DEFAULT     0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_STATUS :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_WATCHDOG_TIMER_ATTN_MASK 0x00000001
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_WATCHDOG_TIMER_ATTN_SHIFT 0
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS_WATCHDOG_TIMER_ATTN_DEFAULT 0x00000001

/***************************************************************************
 *HOST_MASK_SET - Host Interrupt Mask Set Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: HOST_MASK_SET :: reserved0 [31:11] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_reserved0_MASK           0xfffff800
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_reserved0_SHIFT          11

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: FP_1_WATCHDOG_TIMER_INT [10:10] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_FP_1_WATCHDOG_TIMER_INT_MASK 0x00000400
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_FP_1_WATCHDOG_TIMER_INT_SHIFT 10
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_FP_1_WATCHDOG_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: FP_0_WATCHDOG_TIMER_INT [09:09] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_FP_0_WATCHDOG_TIMER_INT_MASK 0x00000200
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_FP_0_WATCHDOG_TIMER_INT_SHIFT 9
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_FP_0_WATCHDOG_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: AX_DONE_INT [08:08] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_AX_DONE_INT_MASK         0x00000100
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_AX_DONE_INT_SHIFT        8
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_AX_DONE_INT_DEFAULT      0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: BVN_TRIG_DESC_INT [07:07] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_BVN_TRIG_DESC_INT_MASK   0x00000080
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_BVN_TRIG_DESC_INT_SHIFT  7
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_BVN_TRIG_DESC_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: FMM_INT [06:06] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_FMM_INT_MASK             0x00000040
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_FMM_INT_SHIFT            6
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_FMM_INT_DEFAULT          0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: DEBUG_INT [05:05] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DEBUG_INT_MASK           0x00000020
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DEBUG_INT_SHIFT          5
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_DEBUG_INT_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: QUEUE_STATUS_INT [04:04] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_QUEUE_STATUS_INT_MASK    0x00000010
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_QUEUE_STATUS_INT_SHIFT   4
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_QUEUE_STATUS_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: ERROR_INT [03:03] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_ERROR_INT_MASK           0x00000008
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_ERROR_INT_SHIFT          3
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_ERROR_INT_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: MEM_DONE_STATUS_INT [02:02] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_MEM_DONE_STATUS_INT_MASK 0x00000004
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_MEM_DONE_STATUS_INT_SHIFT 2
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_MEM_DONE_STATUS_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: TIMER_INT [01:01] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_TIMER_INT_MASK           0x00000002
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_TIMER_INT_SHIFT          1
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_TIMER_INT_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_SET :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_WATCHDOG_TIMER_ATTN_MASK 0x00000001
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_WATCHDOG_TIMER_ATTN_SHIFT 0
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_SET_WATCHDOG_TIMER_ATTN_DEFAULT 0x00000001

/***************************************************************************
 *HOST_MASK_CLEAR - Host Interrupt Mask Clear Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: reserved0 [31:11] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_reserved0_MASK         0xfffff800
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_reserved0_SHIFT        11

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: FP_1_WATCHDOG_TIMER_INT [10:10] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_FP_1_WATCHDOG_TIMER_INT_MASK 0x00000400
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_FP_1_WATCHDOG_TIMER_INT_SHIFT 10
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_FP_1_WATCHDOG_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: FP_0_WATCHDOG_TIMER_INT [09:09] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_FP_0_WATCHDOG_TIMER_INT_MASK 0x00000200
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_FP_0_WATCHDOG_TIMER_INT_SHIFT 9
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_FP_0_WATCHDOG_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: AX_DONE_INT [08:08] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_AX_DONE_INT_MASK       0x00000100
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_AX_DONE_INT_SHIFT      8
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_AX_DONE_INT_DEFAULT    0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: BVN_TRIG_DESC_INT [07:07] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_BVN_TRIG_DESC_INT_MASK 0x00000080
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_BVN_TRIG_DESC_INT_SHIFT 7
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_BVN_TRIG_DESC_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: FMM_INT [06:06] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_FMM_INT_MASK           0x00000040
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_FMM_INT_SHIFT          6
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_FMM_INT_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: DEBUG_INT [05:05] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DEBUG_INT_MASK         0x00000020
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DEBUG_INT_SHIFT        5
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_DEBUG_INT_DEFAULT      0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: QUEUE_STATUS_INT [04:04] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_QUEUE_STATUS_INT_MASK  0x00000010
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_QUEUE_STATUS_INT_SHIFT 4
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_QUEUE_STATUS_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: ERROR_INT [03:03] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_ERROR_INT_MASK         0x00000008
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_ERROR_INT_SHIFT        3
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_ERROR_INT_DEFAULT      0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: MEM_DONE_STATUS_INT [02:02] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_MEM_DONE_STATUS_INT_MASK 0x00000004
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_MEM_DONE_STATUS_INT_SHIFT 2
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_MEM_DONE_STATUS_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: TIMER_INT [01:01] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_TIMER_INT_MASK         0x00000002
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_TIMER_INT_SHIFT        1
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_TIMER_INT_DEFAULT      0x00000001

/* RAAGA_DSP_INTH :: HOST_MASK_CLEAR :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_WATCHDOG_TIMER_ATTN_MASK 0x00000001
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_WATCHDOG_TIMER_ATTN_SHIFT 0
#define BCHP_RAAGA_DSP_INTH_HOST_MASK_CLEAR_WATCHDOG_TIMER_ATTN_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI Interrupt Status Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: PCI_STATUS :: reserved0 [31:11] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_reserved0_MASK              0xfffff800
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_reserved0_SHIFT             11

/* RAAGA_DSP_INTH :: PCI_STATUS :: FP_1_WATCHDOG_TIMER_INT [10:10] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_FP_1_WATCHDOG_TIMER_INT_MASK 0x00000400
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_FP_1_WATCHDOG_TIMER_INT_SHIFT 10
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_FP_1_WATCHDOG_TIMER_INT_DEFAULT 0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: FP_0_WATCHDOG_TIMER_INT [09:09] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_FP_0_WATCHDOG_TIMER_INT_MASK 0x00000200
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_FP_0_WATCHDOG_TIMER_INT_SHIFT 9
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_FP_0_WATCHDOG_TIMER_INT_DEFAULT 0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: AX_DONE_INT [08:08] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_AX_DONE_INT_MASK            0x00000100
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_AX_DONE_INT_SHIFT           8
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_AX_DONE_INT_DEFAULT         0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: BVN_TRIG_DESC_INT [07:07] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_BVN_TRIG_DESC_INT_MASK      0x00000080
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_BVN_TRIG_DESC_INT_SHIFT     7
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_BVN_TRIG_DESC_INT_DEFAULT   0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: FMM_INT [06:06] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_FMM_INT_MASK                0x00000040
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_FMM_INT_SHIFT               6
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_FMM_INT_DEFAULT             0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: DEBUG_INT [05:05] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DEBUG_INT_MASK              0x00000020
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DEBUG_INT_SHIFT             5
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_DEBUG_INT_DEFAULT           0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: QUEUE_STATUS_INT [04:04] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_QUEUE_STATUS_INT_MASK       0x00000010
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_QUEUE_STATUS_INT_SHIFT      4
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_QUEUE_STATUS_INT_DEFAULT    0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: ERROR_INT [03:03] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_ERROR_INT_MASK              0x00000008
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_ERROR_INT_SHIFT             3
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_ERROR_INT_DEFAULT           0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: MEM_DONE_STATUS_INT [02:02] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_MEM_DONE_STATUS_INT_MASK    0x00000004
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_MEM_DONE_STATUS_INT_SHIFT   2
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_MEM_DONE_STATUS_INT_DEFAULT 0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: TIMER_INT [01:01] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_TIMER_INT_MASK              0x00000002
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_TIMER_INT_SHIFT             1
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_TIMER_INT_DEFAULT           0x00000000

/* RAAGA_DSP_INTH :: PCI_STATUS :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_WATCHDOG_TIMER_ATTN_MASK    0x00000001
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_WATCHDOG_TIMER_ATTN_SHIFT   0
#define BCHP_RAAGA_DSP_INTH_PCI_STATUS_WATCHDOG_TIMER_ATTN_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET - PCI Interrupt Set Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: PCI_SET :: reserved0 [31:11] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_reserved0_MASK                 0xfffff800
#define BCHP_RAAGA_DSP_INTH_PCI_SET_reserved0_SHIFT                11

/* RAAGA_DSP_INTH :: PCI_SET :: FP_1_WATCHDOG_TIMER_INT [10:10] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_FP_1_WATCHDOG_TIMER_INT_MASK   0x00000400
#define BCHP_RAAGA_DSP_INTH_PCI_SET_FP_1_WATCHDOG_TIMER_INT_SHIFT  10
#define BCHP_RAAGA_DSP_INTH_PCI_SET_FP_1_WATCHDOG_TIMER_INT_DEFAULT 0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: FP_0_WATCHDOG_TIMER_INT [09:09] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_FP_0_WATCHDOG_TIMER_INT_MASK   0x00000200
#define BCHP_RAAGA_DSP_INTH_PCI_SET_FP_0_WATCHDOG_TIMER_INT_SHIFT  9
#define BCHP_RAAGA_DSP_INTH_PCI_SET_FP_0_WATCHDOG_TIMER_INT_DEFAULT 0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: AX_DONE_INT [08:08] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_AX_DONE_INT_MASK               0x00000100
#define BCHP_RAAGA_DSP_INTH_PCI_SET_AX_DONE_INT_SHIFT              8
#define BCHP_RAAGA_DSP_INTH_PCI_SET_AX_DONE_INT_DEFAULT            0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: BVN_TRIG_DESC_INT [07:07] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_BVN_TRIG_DESC_INT_MASK         0x00000080
#define BCHP_RAAGA_DSP_INTH_PCI_SET_BVN_TRIG_DESC_INT_SHIFT        7
#define BCHP_RAAGA_DSP_INTH_PCI_SET_BVN_TRIG_DESC_INT_DEFAULT      0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: FMM_INT [06:06] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_FMM_INT_MASK                   0x00000040
#define BCHP_RAAGA_DSP_INTH_PCI_SET_FMM_INT_SHIFT                  6
#define BCHP_RAAGA_DSP_INTH_PCI_SET_FMM_INT_DEFAULT                0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: DEBUG_INT [05:05] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DEBUG_INT_MASK                 0x00000020
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DEBUG_INT_SHIFT                5
#define BCHP_RAAGA_DSP_INTH_PCI_SET_DEBUG_INT_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: QUEUE_STATUS_INT [04:04] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_QUEUE_STATUS_INT_MASK          0x00000010
#define BCHP_RAAGA_DSP_INTH_PCI_SET_QUEUE_STATUS_INT_SHIFT         4
#define BCHP_RAAGA_DSP_INTH_PCI_SET_QUEUE_STATUS_INT_DEFAULT       0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: ERROR_INT [03:03] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_ERROR_INT_MASK                 0x00000008
#define BCHP_RAAGA_DSP_INTH_PCI_SET_ERROR_INT_SHIFT                3
#define BCHP_RAAGA_DSP_INTH_PCI_SET_ERROR_INT_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: MEM_DONE_STATUS_INT [02:02] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_MEM_DONE_STATUS_INT_MASK       0x00000004
#define BCHP_RAAGA_DSP_INTH_PCI_SET_MEM_DONE_STATUS_INT_SHIFT      2
#define BCHP_RAAGA_DSP_INTH_PCI_SET_MEM_DONE_STATUS_INT_DEFAULT    0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: TIMER_INT [01:01] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_TIMER_INT_MASK                 0x00000002
#define BCHP_RAAGA_DSP_INTH_PCI_SET_TIMER_INT_SHIFT                1
#define BCHP_RAAGA_DSP_INTH_PCI_SET_TIMER_INT_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: PCI_SET :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_PCI_SET_WATCHDOG_TIMER_ATTN_MASK       0x00000001
#define BCHP_RAAGA_DSP_INTH_PCI_SET_WATCHDOG_TIMER_ATTN_SHIFT      0
#define BCHP_RAAGA_DSP_INTH_PCI_SET_WATCHDOG_TIMER_ATTN_DEFAULT    0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI Interrupt Clear Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: PCI_CLEAR :: reserved0 [31:11] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_reserved0_MASK               0xfffff800
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_reserved0_SHIFT              11

/* RAAGA_DSP_INTH :: PCI_CLEAR :: FP_1_WATCHDOG_TIMER_INT [10:10] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_FP_1_WATCHDOG_TIMER_INT_MASK 0x00000400
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_FP_1_WATCHDOG_TIMER_INT_SHIFT 10
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_FP_1_WATCHDOG_TIMER_INT_DEFAULT 0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: FP_0_WATCHDOG_TIMER_INT [09:09] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_FP_0_WATCHDOG_TIMER_INT_MASK 0x00000200
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_FP_0_WATCHDOG_TIMER_INT_SHIFT 9
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_FP_0_WATCHDOG_TIMER_INT_DEFAULT 0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: AX_DONE_INT [08:08] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_AX_DONE_INT_MASK             0x00000100
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_AX_DONE_INT_SHIFT            8
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_AX_DONE_INT_DEFAULT          0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: BVN_TRIG_DESC_INT [07:07] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_BVN_TRIG_DESC_INT_MASK       0x00000080
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_BVN_TRIG_DESC_INT_SHIFT      7
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_BVN_TRIG_DESC_INT_DEFAULT    0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: FMM_INT [06:06] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_FMM_INT_MASK                 0x00000040
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_FMM_INT_SHIFT                6
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_FMM_INT_DEFAULT              0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: DEBUG_INT [05:05] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DEBUG_INT_MASK               0x00000020
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DEBUG_INT_SHIFT              5
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_DEBUG_INT_DEFAULT            0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: QUEUE_STATUS_INT [04:04] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_QUEUE_STATUS_INT_MASK        0x00000010
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_QUEUE_STATUS_INT_SHIFT       4
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_QUEUE_STATUS_INT_DEFAULT     0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: ERROR_INT [03:03] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_ERROR_INT_MASK               0x00000008
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_ERROR_INT_SHIFT              3
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_ERROR_INT_DEFAULT            0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: MEM_DONE_STATUS_INT [02:02] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_MEM_DONE_STATUS_INT_MASK     0x00000004
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_MEM_DONE_STATUS_INT_SHIFT    2
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_MEM_DONE_STATUS_INT_DEFAULT  0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: TIMER_INT [01:01] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_TIMER_INT_MASK               0x00000002
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_TIMER_INT_SHIFT              1
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_TIMER_INT_DEFAULT            0x00000000

/* RAAGA_DSP_INTH :: PCI_CLEAR :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_WATCHDOG_TIMER_ATTN_MASK     0x00000001
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_WATCHDOG_TIMER_ATTN_SHIFT    0
#define BCHP_RAAGA_DSP_INTH_PCI_CLEAR_WATCHDOG_TIMER_ATTN_DEFAULT  0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI Interrupt Mask Status Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: reserved0 [31:11] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_reserved0_MASK         0xfffff800
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_reserved0_SHIFT        11

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: FP_1_WATCHDOG_TIMER_INT [10:10] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_FP_1_WATCHDOG_TIMER_INT_MASK 0x00000400
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_FP_1_WATCHDOG_TIMER_INT_SHIFT 10
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_FP_1_WATCHDOG_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: FP_0_WATCHDOG_TIMER_INT [09:09] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_FP_0_WATCHDOG_TIMER_INT_MASK 0x00000200
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_FP_0_WATCHDOG_TIMER_INT_SHIFT 9
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_FP_0_WATCHDOG_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: AX_DONE_INT [08:08] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_AX_DONE_INT_MASK       0x00000100
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_AX_DONE_INT_SHIFT      8
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_AX_DONE_INT_DEFAULT    0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: BVN_TRIG_DESC_INT [07:07] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_BVN_TRIG_DESC_INT_MASK 0x00000080
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_BVN_TRIG_DESC_INT_SHIFT 7
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_BVN_TRIG_DESC_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: FMM_INT [06:06] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_FMM_INT_MASK           0x00000040
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_FMM_INT_SHIFT          6
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_FMM_INT_DEFAULT        0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: DEBUG_INT [05:05] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DEBUG_INT_MASK         0x00000020
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DEBUG_INT_SHIFT        5
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_DEBUG_INT_DEFAULT      0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: QUEUE_STATUS_INT [04:04] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_QUEUE_STATUS_INT_MASK  0x00000010
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_QUEUE_STATUS_INT_SHIFT 4
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_QUEUE_STATUS_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: ERROR_INT [03:03] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_ERROR_INT_MASK         0x00000008
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_ERROR_INT_SHIFT        3
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_ERROR_INT_DEFAULT      0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: MEM_DONE_STATUS_INT [02:02] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_MEM_DONE_STATUS_INT_MASK 0x00000004
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_MEM_DONE_STATUS_INT_SHIFT 2
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_MEM_DONE_STATUS_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: TIMER_INT [01:01] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_TIMER_INT_MASK         0x00000002
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_TIMER_INT_SHIFT        1
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_TIMER_INT_DEFAULT      0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_STATUS :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_WATCHDOG_TIMER_ATTN_MASK 0x00000001
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_WATCHDOG_TIMER_ATTN_SHIFT 0
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS_WATCHDOG_TIMER_ATTN_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI Interrupt Mask Set Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: PCI_MASK_SET :: reserved0 [31:11] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_reserved0_MASK            0xfffff800
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_reserved0_SHIFT           11

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: FP_1_WATCHDOG_TIMER_INT [10:10] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_FP_1_WATCHDOG_TIMER_INT_MASK 0x00000400
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_FP_1_WATCHDOG_TIMER_INT_SHIFT 10
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_FP_1_WATCHDOG_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: FP_0_WATCHDOG_TIMER_INT [09:09] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_FP_0_WATCHDOG_TIMER_INT_MASK 0x00000200
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_FP_0_WATCHDOG_TIMER_INT_SHIFT 9
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_FP_0_WATCHDOG_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: AX_DONE_INT [08:08] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_AX_DONE_INT_MASK          0x00000100
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_AX_DONE_INT_SHIFT         8
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_AX_DONE_INT_DEFAULT       0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: BVN_TRIG_DESC_INT [07:07] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_BVN_TRIG_DESC_INT_MASK    0x00000080
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_BVN_TRIG_DESC_INT_SHIFT   7
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_BVN_TRIG_DESC_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: FMM_INT [06:06] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_FMM_INT_MASK              0x00000040
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_FMM_INT_SHIFT             6
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_FMM_INT_DEFAULT           0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: DEBUG_INT [05:05] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DEBUG_INT_MASK            0x00000020
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DEBUG_INT_SHIFT           5
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_DEBUG_INT_DEFAULT         0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: QUEUE_STATUS_INT [04:04] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_QUEUE_STATUS_INT_MASK     0x00000010
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_QUEUE_STATUS_INT_SHIFT    4
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_QUEUE_STATUS_INT_DEFAULT  0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: ERROR_INT [03:03] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_ERROR_INT_MASK            0x00000008
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_ERROR_INT_SHIFT           3
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_ERROR_INT_DEFAULT         0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: MEM_DONE_STATUS_INT [02:02] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_MEM_DONE_STATUS_INT_MASK  0x00000004
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_MEM_DONE_STATUS_INT_SHIFT 2
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_MEM_DONE_STATUS_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: TIMER_INT [01:01] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_TIMER_INT_MASK            0x00000002
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_TIMER_INT_SHIFT           1
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_TIMER_INT_DEFAULT         0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_SET :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_WATCHDOG_TIMER_ATTN_MASK  0x00000001
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_WATCHDOG_TIMER_ATTN_SHIFT 0
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_SET_WATCHDOG_TIMER_ATTN_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI Interrupt Mask Clear Register
 ***************************************************************************/
/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: reserved0 [31:11] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_reserved0_MASK          0xfffff800
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_reserved0_SHIFT         11

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: FP_1_WATCHDOG_TIMER_INT [10:10] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_FP_1_WATCHDOG_TIMER_INT_MASK 0x00000400
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_FP_1_WATCHDOG_TIMER_INT_SHIFT 10
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_FP_1_WATCHDOG_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: FP_0_WATCHDOG_TIMER_INT [09:09] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_FP_0_WATCHDOG_TIMER_INT_MASK 0x00000200
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_FP_0_WATCHDOG_TIMER_INT_SHIFT 9
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_FP_0_WATCHDOG_TIMER_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: AX_DONE_INT [08:08] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_AX_DONE_INT_MASK        0x00000100
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_AX_DONE_INT_SHIFT       8
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_AX_DONE_INT_DEFAULT     0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: BVN_TRIG_DESC_INT [07:07] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_BVN_TRIG_DESC_INT_MASK  0x00000080
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_BVN_TRIG_DESC_INT_SHIFT 7
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_BVN_TRIG_DESC_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: FMM_INT [06:06] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_FMM_INT_MASK            0x00000040
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_FMM_INT_SHIFT           6
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_FMM_INT_DEFAULT         0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: DEBUG_INT [05:05] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DEBUG_INT_MASK          0x00000020
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DEBUG_INT_SHIFT         5
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_DEBUG_INT_DEFAULT       0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: QUEUE_STATUS_INT [04:04] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_QUEUE_STATUS_INT_MASK   0x00000010
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_QUEUE_STATUS_INT_SHIFT  4
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_QUEUE_STATUS_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: ERROR_INT [03:03] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_ERROR_INT_MASK          0x00000008
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_ERROR_INT_SHIFT         3
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_ERROR_INT_DEFAULT       0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: MEM_DONE_STATUS_INT [02:02] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_MEM_DONE_STATUS_INT_MASK 0x00000004
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_MEM_DONE_STATUS_INT_SHIFT 2
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_MEM_DONE_STATUS_INT_DEFAULT 0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: TIMER_INT [01:01] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_TIMER_INT_MASK          0x00000002
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_TIMER_INT_SHIFT         1
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_TIMER_INT_DEFAULT       0x00000001

/* RAAGA_DSP_INTH :: PCI_MASK_CLEAR :: WATCHDOG_TIMER_ATTN [00:00] */
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_WATCHDOG_TIMER_ATTN_MASK 0x00000001
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_WATCHDOG_TIMER_ATTN_SHIFT 0
#define BCHP_RAAGA_DSP_INTH_PCI_MASK_CLEAR_WATCHDOG_TIMER_ATTN_DEFAULT 0x00000001

#endif /* #ifndef BCHP_RAAGA_DSP_INTH_H__ */

/* End of File */
