
*** Running vivado
    with args -log Shrinking_Layer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Shrinking_Layer.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Shrinking_Layer.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1455.910 ; gain = 154.875
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FSRCNN/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Shrinking_Layer:1.0'. The one found in IP location 'd:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1' will take precedence over the same IP in locations: 
   d:/FSRCNN/ip_repo/Shrinking_Layer
   d:/FSRCNN/ip_repo/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Expanding_Layer:1.0'. The one found in IP location 'd:/FSRCNN/ip_repo/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1' will take precedence over the same IP in location d:/FSRCNN/ip_repo/Expanding_Layer
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1495.773 ; gain = 39.863
Command: synth_design -top Shrinking_Layer -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2024.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24520
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2849.680 ; gain = 346.488
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Shrinking_Layer' [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/Shrinking_Layer.v:23]
INFO: [Synth 8-6157] synthesizing module 'shrink_pipelined_multiplier_2stage' [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_pipelined_multiplier_2stage.v:1]
	Parameter INPUT_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shrink_pipelined_multiplier_2stage' (0#1) [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_pipelined_multiplier_2stage.v:1]
INFO: [Synth 8-6157] synthesizing module 'shrink_Convolution' [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Convolution.v:22]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KERNEL_CHANNEL bound to: 16 - type: integer 
	Parameter KERNEL_NUM bound to: 12 - type: integer 
	Parameter WEIGHT_PATH bound to: data/shrinking_weight_hex_rearranged.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'data/shrinking_weight_hex_rearranged.mem' is read successfully [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Convolution.v:42]
INFO: [Synth 8-6157] synthesizing module 'shrink_PE_Array' [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Convolution.v:74]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KERNEL_CHANNEL bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shrink_Multiplier_DSP' [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:16]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shrink_dsp_macro_1' [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.runs/synth_1/.Xil/Vivado-16140-DESKTOP-INFKKCG/realtime/shrink_dsp_macro_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'shrink_dsp_macro_1' (0#1) [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.runs/synth_1/.Xil/Vivado-16140-DESKTOP-INFKKCG/realtime/shrink_dsp_macro_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'shrink_Multiplier_DSP' (0#1) [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:16]
INFO: [Synth 8-6155] done synthesizing module 'shrink_PE_Array' (0#1) [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Convolution.v:74]
INFO: [Synth 8-6157] synthesizing module 'shrink_Adder_Tree' [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Adder_Tree.v:23]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter INPUT_CHANNEL bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shrink_Adder' [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Adder_Tree.v:131]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shrink_Adder' (0#1) [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Adder_Tree.v:131]
INFO: [Synth 8-6157] synthesizing module 'shrink_Adder__parameterized0' [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Adder_Tree.v:131]
	Parameter DATA_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shrink_Adder__parameterized0' (0#1) [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Adder_Tree.v:131]
INFO: [Synth 8-6157] synthesizing module 'shrink_Adder__parameterized1' [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Adder_Tree.v:131]
	Parameter DATA_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shrink_Adder__parameterized1' (0#1) [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Adder_Tree.v:131]
INFO: [Synth 8-6157] synthesizing module 'shrink_Adder__parameterized2' [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Adder_Tree.v:131]
	Parameter DATA_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shrink_Adder__parameterized2' (0#1) [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Adder_Tree.v:131]
INFO: [Synth 8-6155] done synthesizing module 'shrink_Adder_Tree' (0#1) [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Adder_Tree.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shrink_Convolution' (0#1) [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Convolution.v:22]
INFO: [Synth 8-6157] synthesizing module 'shrink_fifo_generator_1' [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.runs/synth_1/.Xil/Vivado-16140-DESKTOP-INFKKCG/realtime/shrink_fifo_generator_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'shrink_fifo_generator_1' (0#1) [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.runs/synth_1/.Xil/Vivado-16140-DESKTOP-INFKKCG/realtime/shrink_fifo_generator_1_stub.v:6]
WARNING: [Synth 8-689] width (96) of port connection 'm_axis_tdata' does not match port width (128) of module 'shrink_fifo_generator_1' [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/Shrinking_Layer.v:133]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'shrink_fifo_generator_1' is unconnected for instance 'out_buffer' [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/Shrinking_Layer.v:125]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'shrink_fifo_generator_1' is unconnected for instance 'out_buffer' [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/Shrinking_Layer.v:125]
WARNING: [Synth 8-7023] instance 'out_buffer' of module 'shrink_fifo_generator_1' has 11 connections declared, but only 9 given [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/Shrinking_Layer.v:125]
INFO: [Synth 8-6155] done synthesizing module 'Shrinking_Layer' (0#1) [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/Shrinking_Layer.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2946.809 ; gain = 443.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2964.688 ; gain = 461.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2964.688 ; gain = 461.496
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.200 . Memory (MB): peak = 2964.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_dsp_macro_1/shrink_dsp_macro_1/shrink_dsp48_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_fifo_generator_1/shrink_fifo_generator_1/shrink_fifo_generator_1_in_context.xdc] for cell 'out_buffer'
Finished Parsing XDC File [d:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.gen/sources_1/ip/shrink_fifo_generator_1/shrink_fifo_generator_1/shrink_fifo_generator_1_in_context.xdc] for cell 'out_buffer'
Parsing XDC File [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/constrs_1/imports/bin/zcu102.xdc]
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3088.477 ; gain = 0.000
Finished Parsing XDC File [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/constrs_1/imports/bin/zcu102.xdc]
Parsing XDC File [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3088.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 3088.477 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'out_buffer' at clock pin 's_aclk' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst' at clock pin 'CLK' is different from the actual clock period '3.333', this can lead to different synthesis results.
INFO: [Common 17-14] Message 'Timing 38-316' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 3088.477 ; gain = 585.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 3088.477 ; gain = 585.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[12].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[13].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[14].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[15].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[12].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[13].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[14].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[15].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[12].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[13].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[14].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[15].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[12].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[13].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[14].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[15].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[12].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[13].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[14].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[15].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[12].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[13].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[14].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[15].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[12].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[13].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[14].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[15].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[12].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[13].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[14].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[15].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[12].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[13].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[14].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[15].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[12].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[13].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[14].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[15].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[12].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[13].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[14].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[15].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[12].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[13].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[14].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[15].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for out_buffer. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 3088.477 ; gain = 585.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 3088.477 ; gain = 585.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   44 Bit       Adders := 12    
	   2 Input   22 Bit       Adders := 12    
	   2 Input   21 Bit       Adders := 24    
	   2 Input   20 Bit       Adders := 48    
	   2 Input   19 Bit       Adders := 96    
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 12    
	               33 Bit    Registers := 24    
	               22 Bit    Registers := 12    
	               21 Bit    Registers := 24    
	               20 Bit    Registers := 48    
	               19 Bit    Registers := 96    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 396   
+---Multipliers : 
	              12x22  Multipliers := 12    
	              11x22  Multipliers := 12    
+---Muxes : 
	   2 Input   22 Bit        Muxes := 12    
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 3088.477 ; gain = 585.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 3532.004 ; gain = 1028.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 3556.391 ; gain = 1053.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[15].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[14].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[13].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[12].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/valid_reg_reg ) from module (Shrinking_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.srcs/sources_1/imports/shrink_Multiplier_DSP.v:34]
INFO: [Common 17-14] Message 'Synth 8-4765' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 3590.461 ; gain = 1087.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 3602.973 ; gain = 1099.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 3602.973 ; gain = 1099.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 3602.973 ; gain = 1099.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 3602.973 ; gain = 1099.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 3602.973 ; gain = 1099.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 3602.973 ; gain = 1099.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |shrink_fifo_generator_1 |         1|
|2     |shrink_dsp_macro_1      |       192|
+------+------------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |shrink_dsp_macro      |     1|
|2     |shrink_dsp_macro_1    |   191|
|193   |shrink_fifo_generator |     1|
|194   |BUFG                  |     1|
|195   |CARRY8                |   720|
|196   |LUT1                  |   184|
|197   |LUT2                  |  4007|
|198   |LUT3                  |   770|
|199   |LUT4                  |   262|
|200   |LUT5                  |   133|
|201   |LUT6                  |   191|
|202   |FDRE                  |  3812|
|203   |IBUF                  |   132|
|204   |OBUF                  |   100|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 3602.973 ; gain = 1099.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:04 . Memory (MB): peak = 3602.973 ; gain = 975.992
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 3602.973 ; gain = 1099.781
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.295 . Memory (MB): peak = 3616.984 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 853 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3660.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 133 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 132 instances

Synth Design complete | Checksum: feedc750
INFO: [Common 17-83] Releasing license: Synthesis
147 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:39 . Memory (MB): peak = 3660.691 ; gain = 2130.621
INFO: [Common 17-1381] The checkpoint 'D:/Github_Portfolio/Shrinking_Layer_19.1/Shrinking_Layer_19.1.runs/synth_1/Shrinking_Layer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Shrinking_Layer_utilization_synth.rpt -pb Shrinking_Layer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep  8 14:44:18 2025...
