Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Oct 17 20:04:09 2024
| Host         : p7810456-desktop-ubuntu running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file TopLevelDesign_wrapper_control_sets_placed.rpt
| Design       : TopLevelDesign_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    54 |
|    Minimum number of control sets                        |    54 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   113 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    54 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    21 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             159 |           54 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |           28 |
| Yes          | No                    | No                     |             406 |           84 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             188 |           48 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                     |                                                                              Enable Signal                                                                             |                                                                        Set/Reset Signal                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                               |                1 |              2 |         2.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR_inst/sel                                                                              | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR_inst/reg_data_out0                                                           |                1 |              3 |         3.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | TopLevelDesign_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                            |                1 |              4 |         4.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR_inst/gen_intr_reg[0].reg_intr_sts[0]_i_1_n_0                                 |                2 |              4 |         2.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/axi_awaddr[5]_i_1_n_0                                                                     | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/axi_araddr[5]_i_1_n_0                                                                     |                                                                                                                                                               |                1 |              4 |         4.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                      | TopLevelDesign_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                      |                1 |              6 |         6.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                               |                3 |              8 |         2.67 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                      | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                              |                2 |              8 |         4.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                               |                2 |              8 |         4.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/p_1_in[15]                                                                                | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                              |                2 |              8 |         4.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                      | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                              |                1 |              8 |         8.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                               |                3 |              8 |         2.67 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                       | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                              |                1 |              8 |         8.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                      | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                              |                2 |              8 |         4.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                      | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                              |                1 |              8 |         8.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                       | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                              |                3 |              8 |         2.67 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/p_1_in[23]                                                                                | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                              |                2 |              8 |         4.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                               |                4 |              8 |         2.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                       | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                              |                2 |              8 |         4.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                      | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                              |                3 |              8 |         2.67 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                      | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                              |                2 |              8 |         4.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                      | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                              |                1 |              8 |         8.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                      | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                              |                2 |              8 |         4.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                      | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                              |                1 |              8 |         8.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/p_1_in[31]                                                                                | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                              |                1 |              8 |         8.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                              |                3 |              9 |         3.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                6 |             10 |         1.67 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                6 |             11 |         1.83 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/p_1_in[3]                                                                                 | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                                              |                4 |             12 |         3.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                               |                4 |             13 |         3.25 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                               |                2 |             14 |         7.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                               |                3 |             14 |         4.67 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                               |                3 |             16 |         5.33 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        | TopLevelDesign_i/Simple_MMap_0/inst/Simple_MMap_slave_lite_inter_v1_0_S_AXI_INTR_inst/reg_data_out0                                                           |                6 |             16 |         2.67 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                               |                7 |             17 |         2.43 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                6 |             20 |         3.33 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                               |                7 |             20 |         2.86 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                               |                9 |             34 |         3.78 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                               |                7 |             35 |         5.00 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                               |                9 |             44 |         4.89 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                               |                7 |             44 |         6.29 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                               |                8 |             44 |         5.50 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                               |                7 |             44 |         6.29 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                               |                7 |             47 |         6.71 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 | TopLevelDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                               |                7 |             47 |         6.71 |
|  TopLevelDesign_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                        |                                                                                                                                                               |               55 |            160 |         2.91 |
+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


