# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab2_2_3.srcs/sources_1/new/lab2_2_3.vhd" \
"../../../../lab2_2_3.srcs/sim_1/new/mux_2bit_2_to_1_dataflow_tb.vhd" \

# Do not sort compile order
nosort
