
LAB2_Timer_Interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002dcc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08002ed8  08002ed8  00012ed8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f04  08002f04  00020034  2**0
                  CONTENTS
  4 .ARM          00000000  08002f04  08002f04  00020034  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002f04  08002f04  00020034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f04  08002f04  00012f04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002f08  08002f08  00012f08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000034  20000000  08002f0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000098  20000034  08002f40  00020034  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000cc  08002f40  000200cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008f0e  00000000  00000000  0002005d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001949  00000000  00000000  00028f6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a28  00000000  00000000  0002a8b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000918  00000000  00000000  0002b2e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001679a  00000000  00000000  0002bbf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a7e6  00000000  00000000  00042392  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000824b1  00000000  00000000  0004cb78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cf029  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027f4  00000000  00000000  000cf07c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000034 	.word	0x20000034
 8000128:	00000000 	.word	0x00000000
 800012c:	08002ec0 	.word	0x08002ec0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000038 	.word	0x20000038
 8000148:	08002ec0 	.word	0x08002ec0

0800014c <updateClockBuffer>:
#include "clockBuffer.h"
#include "global.h"
#include "control7SEG_LED.h"

void updateClockBuffer()
{
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	if(hour/10 == 0)
 8000150:	4b27      	ldr	r3, [pc, #156]	; (80001f0 <updateClockBuffer+0xa4>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	3309      	adds	r3, #9
 8000156:	2b12      	cmp	r3, #18
 8000158:	d807      	bhi.n	800016a <updateClockBuffer+0x1e>
	{
		led_buffer[0] = 0;
 800015a:	4b26      	ldr	r3, [pc, #152]	; (80001f4 <updateClockBuffer+0xa8>)
 800015c:	2200      	movs	r2, #0
 800015e:	601a      	str	r2, [r3, #0]
		led_buffer[1] = hour;
 8000160:	4b23      	ldr	r3, [pc, #140]	; (80001f0 <updateClockBuffer+0xa4>)
 8000162:	681b      	ldr	r3, [r3, #0]
 8000164:	4a23      	ldr	r2, [pc, #140]	; (80001f4 <updateClockBuffer+0xa8>)
 8000166:	6053      	str	r3, [r2, #4]
 8000168:	e018      	b.n	800019c <updateClockBuffer+0x50>
	}
	else
	{
		led_buffer[0] = hour/10;
 800016a:	4b21      	ldr	r3, [pc, #132]	; (80001f0 <updateClockBuffer+0xa4>)
 800016c:	681b      	ldr	r3, [r3, #0]
 800016e:	4a22      	ldr	r2, [pc, #136]	; (80001f8 <updateClockBuffer+0xac>)
 8000170:	fb82 1203 	smull	r1, r2, r2, r3
 8000174:	1092      	asrs	r2, r2, #2
 8000176:	17db      	asrs	r3, r3, #31
 8000178:	1ad3      	subs	r3, r2, r3
 800017a:	4a1e      	ldr	r2, [pc, #120]	; (80001f4 <updateClockBuffer+0xa8>)
 800017c:	6013      	str	r3, [r2, #0]
		led_buffer[1] = hour%10;
 800017e:	4b1c      	ldr	r3, [pc, #112]	; (80001f0 <updateClockBuffer+0xa4>)
 8000180:	6819      	ldr	r1, [r3, #0]
 8000182:	4b1d      	ldr	r3, [pc, #116]	; (80001f8 <updateClockBuffer+0xac>)
 8000184:	fb83 2301 	smull	r2, r3, r3, r1
 8000188:	109a      	asrs	r2, r3, #2
 800018a:	17cb      	asrs	r3, r1, #31
 800018c:	1ad2      	subs	r2, r2, r3
 800018e:	4613      	mov	r3, r2
 8000190:	009b      	lsls	r3, r3, #2
 8000192:	4413      	add	r3, r2
 8000194:	005b      	lsls	r3, r3, #1
 8000196:	1aca      	subs	r2, r1, r3
 8000198:	4b16      	ldr	r3, [pc, #88]	; (80001f4 <updateClockBuffer+0xa8>)
 800019a:	605a      	str	r2, [r3, #4]
	}

	if(minute/10 == 0)
 800019c:	4b17      	ldr	r3, [pc, #92]	; (80001fc <updateClockBuffer+0xb0>)
 800019e:	681b      	ldr	r3, [r3, #0]
 80001a0:	3309      	adds	r3, #9
 80001a2:	2b12      	cmp	r3, #18
 80001a4:	d807      	bhi.n	80001b6 <updateClockBuffer+0x6a>
	{
		led_buffer[2] = 0;
 80001a6:	4b13      	ldr	r3, [pc, #76]	; (80001f4 <updateClockBuffer+0xa8>)
 80001a8:	2200      	movs	r2, #0
 80001aa:	609a      	str	r2, [r3, #8]
		led_buffer[3] = minute;
 80001ac:	4b13      	ldr	r3, [pc, #76]	; (80001fc <updateClockBuffer+0xb0>)
 80001ae:	681b      	ldr	r3, [r3, #0]
 80001b0:	4a10      	ldr	r2, [pc, #64]	; (80001f4 <updateClockBuffer+0xa8>)
 80001b2:	60d3      	str	r3, [r2, #12]
	else
	{
		led_buffer[2] = minute/10;
		led_buffer[3] = minute%10;
	}
}
 80001b4:	e018      	b.n	80001e8 <updateClockBuffer+0x9c>
		led_buffer[2] = minute/10;
 80001b6:	4b11      	ldr	r3, [pc, #68]	; (80001fc <updateClockBuffer+0xb0>)
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	4a0f      	ldr	r2, [pc, #60]	; (80001f8 <updateClockBuffer+0xac>)
 80001bc:	fb82 1203 	smull	r1, r2, r2, r3
 80001c0:	1092      	asrs	r2, r2, #2
 80001c2:	17db      	asrs	r3, r3, #31
 80001c4:	1ad3      	subs	r3, r2, r3
 80001c6:	4a0b      	ldr	r2, [pc, #44]	; (80001f4 <updateClockBuffer+0xa8>)
 80001c8:	6093      	str	r3, [r2, #8]
		led_buffer[3] = minute%10;
 80001ca:	4b0c      	ldr	r3, [pc, #48]	; (80001fc <updateClockBuffer+0xb0>)
 80001cc:	6819      	ldr	r1, [r3, #0]
 80001ce:	4b0a      	ldr	r3, [pc, #40]	; (80001f8 <updateClockBuffer+0xac>)
 80001d0:	fb83 2301 	smull	r2, r3, r3, r1
 80001d4:	109a      	asrs	r2, r3, #2
 80001d6:	17cb      	asrs	r3, r1, #31
 80001d8:	1ad2      	subs	r2, r2, r3
 80001da:	4613      	mov	r3, r2
 80001dc:	009b      	lsls	r3, r3, #2
 80001de:	4413      	add	r3, r2
 80001e0:	005b      	lsls	r3, r3, #1
 80001e2:	1aca      	subs	r2, r1, r3
 80001e4:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <updateClockBuffer+0xa8>)
 80001e6:	60da      	str	r2, [r3, #12]
}
 80001e8:	bf00      	nop
 80001ea:	46bd      	mov	sp, r7
 80001ec:	bc80      	pop	{r7}
 80001ee:	4770      	bx	lr
 80001f0:	20000018 	.word	0x20000018
 80001f4:	20000000 	.word	0x20000000
 80001f8:	66666667 	.word	0x66666667
 80001fc:	2000001c 	.word	0x2000001c

08000200 <display7SEG>:
const int MAX_LED = 4;
int index_led = 0;
int led_buffer[4] = {1 , 2 , 3 , 4};

void display7SEG(int num)
  {
 8000200:	b580      	push	{r7, lr}
 8000202:	b082      	sub	sp, #8
 8000204:	af00      	add	r7, sp, #0
 8000206:	6078      	str	r0, [r7, #4]
 8000208:	687b      	ldr	r3, [r7, #4]
 800020a:	2b09      	cmp	r3, #9
 800020c:	f200 8180 	bhi.w	8000510 <display7SEG+0x310>
 8000210:	a201      	add	r2, pc, #4	; (adr r2, 8000218 <display7SEG+0x18>)
 8000212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000216:	bf00      	nop
 8000218:	08000241 	.word	0x08000241
 800021c:	08000289 	.word	0x08000289
 8000220:	080002d1 	.word	0x080002d1
 8000224:	08000319 	.word	0x08000319
 8000228:	08000361 	.word	0x08000361
 800022c:	080003a9 	.word	0x080003a9
 8000230:	080003f1 	.word	0x080003f1
 8000234:	08000439 	.word	0x08000439
 8000238:	08000481 	.word	0x08000481
 800023c:	080004c9 	.word	0x080004c9
	  switch(num){
	  case 0:
		  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000240:	2200      	movs	r2, #0
 8000242:	2101      	movs	r1, #1
 8000244:	48b5      	ldr	r0, [pc, #724]	; (800051c <display7SEG+0x31c>)
 8000246:	f001 fe25 	bl	8001e94 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800024a:	2200      	movs	r2, #0
 800024c:	2102      	movs	r1, #2
 800024e:	48b3      	ldr	r0, [pc, #716]	; (800051c <display7SEG+0x31c>)
 8000250:	f001 fe20 	bl	8001e94 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000254:	2200      	movs	r2, #0
 8000256:	2104      	movs	r1, #4
 8000258:	48b0      	ldr	r0, [pc, #704]	; (800051c <display7SEG+0x31c>)
 800025a:	f001 fe1b 	bl	8001e94 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 800025e:	2200      	movs	r2, #0
 8000260:	2108      	movs	r1, #8
 8000262:	48ae      	ldr	r0, [pc, #696]	; (800051c <display7SEG+0x31c>)
 8000264:	f001 fe16 	bl	8001e94 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000268:	2200      	movs	r2, #0
 800026a:	2110      	movs	r1, #16
 800026c:	48ab      	ldr	r0, [pc, #684]	; (800051c <display7SEG+0x31c>)
 800026e:	f001 fe11 	bl	8001e94 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000272:	2200      	movs	r2, #0
 8000274:	2120      	movs	r1, #32
 8000276:	48a9      	ldr	r0, [pc, #676]	; (800051c <display7SEG+0x31c>)
 8000278:	f001 fe0c 	bl	8001e94 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 800027c:	2201      	movs	r2, #1
 800027e:	2140      	movs	r1, #64	; 0x40
 8000280:	48a6      	ldr	r0, [pc, #664]	; (800051c <display7SEG+0x31c>)
 8000282:	f001 fe07 	bl	8001e94 <HAL_GPIO_WritePin>
		  break;
 8000286:	e144      	b.n	8000512 <display7SEG+0x312>
	  case 1:
		  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 8000288:	2201      	movs	r2, #1
 800028a:	2101      	movs	r1, #1
 800028c:	48a3      	ldr	r0, [pc, #652]	; (800051c <display7SEG+0x31c>)
 800028e:	f001 fe01 	bl	8001e94 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000292:	2200      	movs	r2, #0
 8000294:	2102      	movs	r1, #2
 8000296:	48a1      	ldr	r0, [pc, #644]	; (800051c <display7SEG+0x31c>)
 8000298:	f001 fdfc 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 800029c:	2200      	movs	r2, #0
 800029e:	2104      	movs	r1, #4
 80002a0:	489e      	ldr	r0, [pc, #632]	; (800051c <display7SEG+0x31c>)
 80002a2:	f001 fdf7 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 80002a6:	2201      	movs	r2, #1
 80002a8:	2108      	movs	r1, #8
 80002aa:	489c      	ldr	r0, [pc, #624]	; (800051c <display7SEG+0x31c>)
 80002ac:	f001 fdf2 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80002b0:	2201      	movs	r2, #1
 80002b2:	2110      	movs	r1, #16
 80002b4:	4899      	ldr	r0, [pc, #612]	; (800051c <display7SEG+0x31c>)
 80002b6:	f001 fded 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 80002ba:	2201      	movs	r2, #1
 80002bc:	2120      	movs	r1, #32
 80002be:	4897      	ldr	r0, [pc, #604]	; (800051c <display7SEG+0x31c>)
 80002c0:	f001 fde8 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 80002c4:	2201      	movs	r2, #1
 80002c6:	2140      	movs	r1, #64	; 0x40
 80002c8:	4894      	ldr	r0, [pc, #592]	; (800051c <display7SEG+0x31c>)
 80002ca:	f001 fde3 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  break;
 80002ce:	e120      	b.n	8000512 <display7SEG+0x312>
	  case 2:
	  	  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80002d0:	2200      	movs	r2, #0
 80002d2:	2101      	movs	r1, #1
 80002d4:	4891      	ldr	r0, [pc, #580]	; (800051c <display7SEG+0x31c>)
 80002d6:	f001 fddd 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80002da:	2200      	movs	r2, #0
 80002dc:	2102      	movs	r1, #2
 80002de:	488f      	ldr	r0, [pc, #572]	; (800051c <display7SEG+0x31c>)
 80002e0:	f001 fdd8 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, SET);
 80002e4:	2201      	movs	r2, #1
 80002e6:	2104      	movs	r1, #4
 80002e8:	488c      	ldr	r0, [pc, #560]	; (800051c <display7SEG+0x31c>)
 80002ea:	f001 fdd3 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80002ee:	2200      	movs	r2, #0
 80002f0:	2108      	movs	r1, #8
 80002f2:	488a      	ldr	r0, [pc, #552]	; (800051c <display7SEG+0x31c>)
 80002f4:	f001 fdce 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 80002f8:	2200      	movs	r2, #0
 80002fa:	2110      	movs	r1, #16
 80002fc:	4887      	ldr	r0, [pc, #540]	; (800051c <display7SEG+0x31c>)
 80002fe:	f001 fdc9 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 8000302:	2201      	movs	r2, #1
 8000304:	2120      	movs	r1, #32
 8000306:	4885      	ldr	r0, [pc, #532]	; (800051c <display7SEG+0x31c>)
 8000308:	f001 fdc4 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 800030c:	2200      	movs	r2, #0
 800030e:	2140      	movs	r1, #64	; 0x40
 8000310:	4882      	ldr	r0, [pc, #520]	; (800051c <display7SEG+0x31c>)
 8000312:	f001 fdbf 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  break;
 8000316:	e0fc      	b.n	8000512 <display7SEG+0x312>
	  case 3:
	  	  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000318:	2200      	movs	r2, #0
 800031a:	2101      	movs	r1, #1
 800031c:	487f      	ldr	r0, [pc, #508]	; (800051c <display7SEG+0x31c>)
 800031e:	f001 fdb9 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000322:	2200      	movs	r2, #0
 8000324:	2102      	movs	r1, #2
 8000326:	487d      	ldr	r0, [pc, #500]	; (800051c <display7SEG+0x31c>)
 8000328:	f001 fdb4 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 800032c:	2200      	movs	r2, #0
 800032e:	2104      	movs	r1, #4
 8000330:	487a      	ldr	r0, [pc, #488]	; (800051c <display7SEG+0x31c>)
 8000332:	f001 fdaf 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8000336:	2200      	movs	r2, #0
 8000338:	2108      	movs	r1, #8
 800033a:	4878      	ldr	r0, [pc, #480]	; (800051c <display7SEG+0x31c>)
 800033c:	f001 fdaa 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000340:	2201      	movs	r2, #1
 8000342:	2110      	movs	r1, #16
 8000344:	4875      	ldr	r0, [pc, #468]	; (800051c <display7SEG+0x31c>)
 8000346:	f001 fda5 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 800034a:	2201      	movs	r2, #1
 800034c:	2120      	movs	r1, #32
 800034e:	4873      	ldr	r0, [pc, #460]	; (800051c <display7SEG+0x31c>)
 8000350:	f001 fda0 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000354:	2200      	movs	r2, #0
 8000356:	2140      	movs	r1, #64	; 0x40
 8000358:	4870      	ldr	r0, [pc, #448]	; (800051c <display7SEG+0x31c>)
 800035a:	f001 fd9b 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  break;
 800035e:	e0d8      	b.n	8000512 <display7SEG+0x312>
	  case 4:
	  	  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, SET);
 8000360:	2201      	movs	r2, #1
 8000362:	2101      	movs	r1, #1
 8000364:	486d      	ldr	r0, [pc, #436]	; (800051c <display7SEG+0x31c>)
 8000366:	f001 fd95 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800036a:	2200      	movs	r2, #0
 800036c:	2102      	movs	r1, #2
 800036e:	486b      	ldr	r0, [pc, #428]	; (800051c <display7SEG+0x31c>)
 8000370:	f001 fd90 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000374:	2200      	movs	r2, #0
 8000376:	2104      	movs	r1, #4
 8000378:	4868      	ldr	r0, [pc, #416]	; (800051c <display7SEG+0x31c>)
 800037a:	f001 fd8b 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 800037e:	2201      	movs	r2, #1
 8000380:	2108      	movs	r1, #8
 8000382:	4866      	ldr	r0, [pc, #408]	; (800051c <display7SEG+0x31c>)
 8000384:	f001 fd86 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000388:	2201      	movs	r2, #1
 800038a:	2110      	movs	r1, #16
 800038c:	4863      	ldr	r0, [pc, #396]	; (800051c <display7SEG+0x31c>)
 800038e:	f001 fd81 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000392:	2200      	movs	r2, #0
 8000394:	2120      	movs	r1, #32
 8000396:	4861      	ldr	r0, [pc, #388]	; (800051c <display7SEG+0x31c>)
 8000398:	f001 fd7c 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 800039c:	2200      	movs	r2, #0
 800039e:	2140      	movs	r1, #64	; 0x40
 80003a0:	485e      	ldr	r0, [pc, #376]	; (800051c <display7SEG+0x31c>)
 80003a2:	f001 fd77 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  break;
 80003a6:	e0b4      	b.n	8000512 <display7SEG+0x312>
	  case 5:
	   	  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80003a8:	2200      	movs	r2, #0
 80003aa:	2101      	movs	r1, #1
 80003ac:	485b      	ldr	r0, [pc, #364]	; (800051c <display7SEG+0x31c>)
 80003ae:	f001 fd71 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 80003b2:	2201      	movs	r2, #1
 80003b4:	2102      	movs	r1, #2
 80003b6:	4859      	ldr	r0, [pc, #356]	; (800051c <display7SEG+0x31c>)
 80003b8:	f001 fd6c 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80003bc:	2200      	movs	r2, #0
 80003be:	2104      	movs	r1, #4
 80003c0:	4856      	ldr	r0, [pc, #344]	; (800051c <display7SEG+0x31c>)
 80003c2:	f001 fd67 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80003c6:	2200      	movs	r2, #0
 80003c8:	2108      	movs	r1, #8
 80003ca:	4854      	ldr	r0, [pc, #336]	; (800051c <display7SEG+0x31c>)
 80003cc:	f001 fd62 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80003d0:	2201      	movs	r2, #1
 80003d2:	2110      	movs	r1, #16
 80003d4:	4851      	ldr	r0, [pc, #324]	; (800051c <display7SEG+0x31c>)
 80003d6:	f001 fd5d 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80003da:	2200      	movs	r2, #0
 80003dc:	2120      	movs	r1, #32
 80003de:	484f      	ldr	r0, [pc, #316]	; (800051c <display7SEG+0x31c>)
 80003e0:	f001 fd58 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80003e4:	2200      	movs	r2, #0
 80003e6:	2140      	movs	r1, #64	; 0x40
 80003e8:	484c      	ldr	r0, [pc, #304]	; (800051c <display7SEG+0x31c>)
 80003ea:	f001 fd53 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  break;
 80003ee:	e090      	b.n	8000512 <display7SEG+0x312>
	  case 6:
	 	  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80003f0:	2200      	movs	r2, #0
 80003f2:	2101      	movs	r1, #1
 80003f4:	4849      	ldr	r0, [pc, #292]	; (800051c <display7SEG+0x31c>)
 80003f6:	f001 fd4d 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 80003fa:	2201      	movs	r2, #1
 80003fc:	2102      	movs	r1, #2
 80003fe:	4847      	ldr	r0, [pc, #284]	; (800051c <display7SEG+0x31c>)
 8000400:	f001 fd48 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000404:	2200      	movs	r2, #0
 8000406:	2104      	movs	r1, #4
 8000408:	4844      	ldr	r0, [pc, #272]	; (800051c <display7SEG+0x31c>)
 800040a:	f001 fd43 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 800040e:	2200      	movs	r2, #0
 8000410:	2108      	movs	r1, #8
 8000412:	4842      	ldr	r0, [pc, #264]	; (800051c <display7SEG+0x31c>)
 8000414:	f001 fd3e 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 8000418:	2200      	movs	r2, #0
 800041a:	2110      	movs	r1, #16
 800041c:	483f      	ldr	r0, [pc, #252]	; (800051c <display7SEG+0x31c>)
 800041e:	f001 fd39 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 8000422:	2200      	movs	r2, #0
 8000424:	2120      	movs	r1, #32
 8000426:	483d      	ldr	r0, [pc, #244]	; (800051c <display7SEG+0x31c>)
 8000428:	f001 fd34 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 800042c:	2200      	movs	r2, #0
 800042e:	2140      	movs	r1, #64	; 0x40
 8000430:	483a      	ldr	r0, [pc, #232]	; (800051c <display7SEG+0x31c>)
 8000432:	f001 fd2f 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  break;
 8000436:	e06c      	b.n	8000512 <display7SEG+0x312>
	  case 7:
	 	  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000438:	2200      	movs	r2, #0
 800043a:	2101      	movs	r1, #1
 800043c:	4837      	ldr	r0, [pc, #220]	; (800051c <display7SEG+0x31c>)
 800043e:	f001 fd29 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000442:	2200      	movs	r2, #0
 8000444:	2102      	movs	r1, #2
 8000446:	4835      	ldr	r0, [pc, #212]	; (800051c <display7SEG+0x31c>)
 8000448:	f001 fd24 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 800044c:	2200      	movs	r2, #0
 800044e:	2104      	movs	r1, #4
 8000450:	4832      	ldr	r0, [pc, #200]	; (800051c <display7SEG+0x31c>)
 8000452:	f001 fd1f 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8000456:	2201      	movs	r2, #1
 8000458:	2108      	movs	r1, #8
 800045a:	4830      	ldr	r0, [pc, #192]	; (800051c <display7SEG+0x31c>)
 800045c:	f001 fd1a 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8000460:	2201      	movs	r2, #1
 8000462:	2110      	movs	r1, #16
 8000464:	482d      	ldr	r0, [pc, #180]	; (800051c <display7SEG+0x31c>)
 8000466:	f001 fd15 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, SET);
 800046a:	2201      	movs	r2, #1
 800046c:	2120      	movs	r1, #32
 800046e:	482b      	ldr	r0, [pc, #172]	; (800051c <display7SEG+0x31c>)
 8000470:	f001 fd10 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, SET);
 8000474:	2201      	movs	r2, #1
 8000476:	2140      	movs	r1, #64	; 0x40
 8000478:	4828      	ldr	r0, [pc, #160]	; (800051c <display7SEG+0x31c>)
 800047a:	f001 fd0b 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  break;
 800047e:	e048      	b.n	8000512 <display7SEG+0x312>
	  case 8:
	   	  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 8000480:	2200      	movs	r2, #0
 8000482:	2101      	movs	r1, #1
 8000484:	4825      	ldr	r0, [pc, #148]	; (800051c <display7SEG+0x31c>)
 8000486:	f001 fd05 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 800048a:	2200      	movs	r2, #0
 800048c:	2102      	movs	r1, #2
 800048e:	4823      	ldr	r0, [pc, #140]	; (800051c <display7SEG+0x31c>)
 8000490:	f001 fd00 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8000494:	2200      	movs	r2, #0
 8000496:	2104      	movs	r1, #4
 8000498:	4820      	ldr	r0, [pc, #128]	; (800051c <display7SEG+0x31c>)
 800049a:	f001 fcfb 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 800049e:	2200      	movs	r2, #0
 80004a0:	2108      	movs	r1, #8
 80004a2:	481e      	ldr	r0, [pc, #120]	; (800051c <display7SEG+0x31c>)
 80004a4:	f001 fcf6 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 80004a8:	2200      	movs	r2, #0
 80004aa:	2110      	movs	r1, #16
 80004ac:	481b      	ldr	r0, [pc, #108]	; (800051c <display7SEG+0x31c>)
 80004ae:	f001 fcf1 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80004b2:	2200      	movs	r2, #0
 80004b4:	2120      	movs	r1, #32
 80004b6:	4819      	ldr	r0, [pc, #100]	; (800051c <display7SEG+0x31c>)
 80004b8:	f001 fcec 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 80004bc:	2200      	movs	r2, #0
 80004be:	2140      	movs	r1, #64	; 0x40
 80004c0:	4816      	ldr	r0, [pc, #88]	; (800051c <display7SEG+0x31c>)
 80004c2:	f001 fce7 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  break;
 80004c6:	e024      	b.n	8000512 <display7SEG+0x312>
	  case 9:
	   	  HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, RESET);
 80004c8:	2200      	movs	r2, #0
 80004ca:	2101      	movs	r1, #1
 80004cc:	4813      	ldr	r0, [pc, #76]	; (800051c <display7SEG+0x31c>)
 80004ce:	f001 fce1 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 80004d2:	2200      	movs	r2, #0
 80004d4:	2102      	movs	r1, #2
 80004d6:	4811      	ldr	r0, [pc, #68]	; (800051c <display7SEG+0x31c>)
 80004d8:	f001 fcdc 	bl	8001e94 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 80004dc:	2200      	movs	r2, #0
 80004de:	2104      	movs	r1, #4
 80004e0:	480e      	ldr	r0, [pc, #56]	; (800051c <display7SEG+0x31c>)
 80004e2:	f001 fcd7 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 80004e6:	2200      	movs	r2, #0
 80004e8:	2108      	movs	r1, #8
 80004ea:	480c      	ldr	r0, [pc, #48]	; (800051c <display7SEG+0x31c>)
 80004ec:	f001 fcd2 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 80004f0:	2201      	movs	r2, #1
 80004f2:	2110      	movs	r1, #16
 80004f4:	4809      	ldr	r0, [pc, #36]	; (800051c <display7SEG+0x31c>)
 80004f6:	f001 fccd 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, RESET);
 80004fa:	2200      	movs	r2, #0
 80004fc:	2120      	movs	r1, #32
 80004fe:	4807      	ldr	r0, [pc, #28]	; (800051c <display7SEG+0x31c>)
 8000500:	f001 fcc8 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, RESET);
 8000504:	2200      	movs	r2, #0
 8000506:	2140      	movs	r1, #64	; 0x40
 8000508:	4804      	ldr	r0, [pc, #16]	; (800051c <display7SEG+0x31c>)
 800050a:	f001 fcc3 	bl	8001e94 <HAL_GPIO_WritePin>
	   	  break;
 800050e:	e000      	b.n	8000512 <display7SEG+0x312>
	  default:
		  break;
 8000510:	bf00      	nop
	  }
}
 8000512:	bf00      	nop
 8000514:	3708      	adds	r7, #8
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	40010c00 	.word	0x40010c00

08000520 <update7SEG>:

void update7SEG(int index)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b082      	sub	sp, #8
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	2b03      	cmp	r3, #3
 800052c:	d87a      	bhi.n	8000624 <update7SEG+0x104>
 800052e:	a201      	add	r2, pc, #4	; (adr r2, 8000534 <update7SEG+0x14>)
 8000530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000534:	08000545 	.word	0x08000545
 8000538:	0800057d 	.word	0x0800057d
 800053c:	080005b5 	.word	0x080005b5
 8000540:	080005ed 	.word	0x080005ed
	switch (index) {
	case 0:
		// Display the first 7 SEG with led_buffer [0]
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8000544:	2200      	movs	r2, #0
 8000546:	2140      	movs	r1, #64	; 0x40
 8000548:	4839      	ldr	r0, [pc, #228]	; (8000630 <update7SEG+0x110>)
 800054a:	f001 fca3 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 800054e:	2201      	movs	r2, #1
 8000550:	2180      	movs	r1, #128	; 0x80
 8000552:	4837      	ldr	r0, [pc, #220]	; (8000630 <update7SEG+0x110>)
 8000554:	f001 fc9e 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000558:	2201      	movs	r2, #1
 800055a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800055e:	4834      	ldr	r0, [pc, #208]	; (8000630 <update7SEG+0x110>)
 8000560:	f001 fc98 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000564:	2201      	movs	r2, #1
 8000566:	f44f 7100 	mov.w	r1, #512	; 0x200
 800056a:	4831      	ldr	r0, [pc, #196]	; (8000630 <update7SEG+0x110>)
 800056c:	f001 fc92 	bl	8001e94 <HAL_GPIO_WritePin>
		display7SEG(led_buffer[0]);
 8000570:	4b30      	ldr	r3, [pc, #192]	; (8000634 <update7SEG+0x114>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	4618      	mov	r0, r3
 8000576:	f7ff fe43 	bl	8000200 <display7SEG>
		break ;
 800057a:	e054      	b.n	8000626 <update7SEG+0x106>
	case 1:
		// Display the second 7 SEG with led_buffer [1]
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 800057c:	2201      	movs	r2, #1
 800057e:	2140      	movs	r1, #64	; 0x40
 8000580:	482b      	ldr	r0, [pc, #172]	; (8000630 <update7SEG+0x110>)
 8000582:	f001 fc87 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8000586:	2200      	movs	r2, #0
 8000588:	2180      	movs	r1, #128	; 0x80
 800058a:	4829      	ldr	r0, [pc, #164]	; (8000630 <update7SEG+0x110>)
 800058c:	f001 fc82 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000590:	2201      	movs	r2, #1
 8000592:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000596:	4826      	ldr	r0, [pc, #152]	; (8000630 <update7SEG+0x110>)
 8000598:	f001 fc7c 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 800059c:	2201      	movs	r2, #1
 800059e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005a2:	4823      	ldr	r0, [pc, #140]	; (8000630 <update7SEG+0x110>)
 80005a4:	f001 fc76 	bl	8001e94 <HAL_GPIO_WritePin>
		display7SEG(led_buffer[1]);
 80005a8:	4b22      	ldr	r3, [pc, #136]	; (8000634 <update7SEG+0x114>)
 80005aa:	685b      	ldr	r3, [r3, #4]
 80005ac:	4618      	mov	r0, r3
 80005ae:	f7ff fe27 	bl	8000200 <display7SEG>
		break ;
 80005b2:	e038      	b.n	8000626 <update7SEG+0x106>
	case 2:
		// Display the third 7 SEG with led_buffer [2]
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 80005b4:	2201      	movs	r2, #1
 80005b6:	2140      	movs	r1, #64	; 0x40
 80005b8:	481d      	ldr	r0, [pc, #116]	; (8000630 <update7SEG+0x110>)
 80005ba:	f001 fc6b 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 80005be:	2201      	movs	r2, #1
 80005c0:	2180      	movs	r1, #128	; 0x80
 80005c2:	481b      	ldr	r0, [pc, #108]	; (8000630 <update7SEG+0x110>)
 80005c4:	f001 fc66 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 80005c8:	2200      	movs	r2, #0
 80005ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005ce:	4818      	ldr	r0, [pc, #96]	; (8000630 <update7SEG+0x110>)
 80005d0:	f001 fc60 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80005d4:	2201      	movs	r2, #1
 80005d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005da:	4815      	ldr	r0, [pc, #84]	; (8000630 <update7SEG+0x110>)
 80005dc:	f001 fc5a 	bl	8001e94 <HAL_GPIO_WritePin>
		display7SEG(led_buffer[2]);
 80005e0:	4b14      	ldr	r3, [pc, #80]	; (8000634 <update7SEG+0x114>)
 80005e2:	689b      	ldr	r3, [r3, #8]
 80005e4:	4618      	mov	r0, r3
 80005e6:	f7ff fe0b 	bl	8000200 <display7SEG>
		break ;
 80005ea:	e01c      	b.n	8000626 <update7SEG+0x106>
	case 3:
		// Display the forth 7 SEG with led_buffer [3]
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 80005ec:	2201      	movs	r2, #1
 80005ee:	2140      	movs	r1, #64	; 0x40
 80005f0:	480f      	ldr	r0, [pc, #60]	; (8000630 <update7SEG+0x110>)
 80005f2:	f001 fc4f 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 80005f6:	2201      	movs	r2, #1
 80005f8:	2180      	movs	r1, #128	; 0x80
 80005fa:	480d      	ldr	r0, [pc, #52]	; (8000630 <update7SEG+0x110>)
 80005fc:	f001 fc4a 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000600:	2201      	movs	r2, #1
 8000602:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000606:	480a      	ldr	r0, [pc, #40]	; (8000630 <update7SEG+0x110>)
 8000608:	f001 fc44 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 800060c:	2200      	movs	r2, #0
 800060e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000612:	4807      	ldr	r0, [pc, #28]	; (8000630 <update7SEG+0x110>)
 8000614:	f001 fc3e 	bl	8001e94 <HAL_GPIO_WritePin>
		display7SEG(led_buffer[3]);
 8000618:	4b06      	ldr	r3, [pc, #24]	; (8000634 <update7SEG+0x114>)
 800061a:	68db      	ldr	r3, [r3, #12]
 800061c:	4618      	mov	r0, r3
 800061e:	f7ff fdef 	bl	8000200 <display7SEG>
		break ;
 8000622:	e000      	b.n	8000626 <update7SEG+0x106>
	default :
		break ;
 8000624:	bf00      	nop
	}
}
 8000626:	bf00      	nop
 8000628:	3708      	adds	r7, #8
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	40010800 	.word	0x40010800
 8000634:	20000000 	.word	0x20000000

08000638 <displayLEDMatrix>:
const int MAX_LED_MATRIX = 8;
int index_led_matrix = 0;
uint8_t matrix_buffer[8] = {0xC3,0x81,0x18,0x3C,0x00,0x00,0x3C,0x3C};

void displayLEDMatrix(int row, int column)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
 8000640:	6039      	str	r1, [r7, #0]
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	2b07      	cmp	r3, #7
 8000646:	f200 8519 	bhi.w	800107c <displayLEDMatrix+0xa44>
 800064a:	a201      	add	r2, pc, #4	; (adr r2, 8000650 <displayLEDMatrix+0x18>)
 800064c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000650:	08000671 	.word	0x08000671
 8000654:	080007b1 	.word	0x080007b1
 8000658:	080008f9 	.word	0x080008f9
 800065c:	08000a37 	.word	0x08000a37
 8000660:	08000b7d 	.word	0x08000b7d
 8000664:	08000cbb 	.word	0x08000cbb
 8000668:	08000e01 	.word	0x08000e01
 800066c:	08000f3f 	.word	0x08000f3f
	switch(row)
	{
	case 0:
		HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, RESET);
 8000670:	2200      	movs	r2, #0
 8000672:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000676:	489e      	ldr	r0, [pc, #632]	; (80008f0 <displayLEDMatrix+0x2b8>)
 8000678:	f001 fc0c 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, SET);
 800067c:	2201      	movs	r2, #1
 800067e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000682:	489b      	ldr	r0, [pc, #620]	; (80008f0 <displayLEDMatrix+0x2b8>)
 8000684:	f001 fc06 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, SET);
 8000688:	2201      	movs	r2, #1
 800068a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800068e:	4898      	ldr	r0, [pc, #608]	; (80008f0 <displayLEDMatrix+0x2b8>)
 8000690:	f001 fc00 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, SET);
 8000694:	2201      	movs	r2, #1
 8000696:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800069a:	4895      	ldr	r0, [pc, #596]	; (80008f0 <displayLEDMatrix+0x2b8>)
 800069c:	f001 fbfa 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, SET);
 80006a0:	2201      	movs	r2, #1
 80006a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006a6:	4892      	ldr	r0, [pc, #584]	; (80008f0 <displayLEDMatrix+0x2b8>)
 80006a8:	f001 fbf4 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, SET);
 80006ac:	2201      	movs	r2, #1
 80006ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006b2:	488f      	ldr	r0, [pc, #572]	; (80008f0 <displayLEDMatrix+0x2b8>)
 80006b4:	f001 fbee 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, SET);
 80006b8:	2201      	movs	r2, #1
 80006ba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80006be:	488c      	ldr	r0, [pc, #560]	; (80008f0 <displayLEDMatrix+0x2b8>)
 80006c0:	f001 fbe8 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, SET);
 80006c4:	2201      	movs	r2, #1
 80006c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80006ca:	4889      	ldr	r0, [pc, #548]	; (80008f0 <displayLEDMatrix+0x2b8>)
 80006cc:	f001 fbe2 	bl	8001e94 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, (column & 1));
 80006d0:	683b      	ldr	r3, [r7, #0]
 80006d2:	b2db      	uxtb	r3, r3
 80006d4:	f003 0301 	and.w	r3, r3, #1
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	461a      	mov	r2, r3
 80006dc:	2104      	movs	r1, #4
 80006de:	4885      	ldr	r0, [pc, #532]	; (80008f4 <displayLEDMatrix+0x2bc>)
 80006e0:	f001 fbd8 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 80006e4:	683b      	ldr	r3, [r7, #0]
 80006e6:	105b      	asrs	r3, r3, #1
 80006e8:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, (column & 1));
 80006ea:	683b      	ldr	r3, [r7, #0]
 80006ec:	b2db      	uxtb	r3, r3
 80006ee:	f003 0301 	and.w	r3, r3, #1
 80006f2:	b2db      	uxtb	r3, r3
 80006f4:	461a      	mov	r2, r3
 80006f6:	2108      	movs	r1, #8
 80006f8:	487e      	ldr	r0, [pc, #504]	; (80008f4 <displayLEDMatrix+0x2bc>)
 80006fa:	f001 fbcb 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 80006fe:	683b      	ldr	r3, [r7, #0]
 8000700:	105b      	asrs	r3, r3, #1
 8000702:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, (column & 1));
 8000704:	683b      	ldr	r3, [r7, #0]
 8000706:	b2db      	uxtb	r3, r3
 8000708:	f003 0301 	and.w	r3, r3, #1
 800070c:	b2db      	uxtb	r3, r3
 800070e:	461a      	mov	r2, r3
 8000710:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000714:	4877      	ldr	r0, [pc, #476]	; (80008f4 <displayLEDMatrix+0x2bc>)
 8000716:	f001 fbbd 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 800071a:	683b      	ldr	r3, [r7, #0]
 800071c:	105b      	asrs	r3, r3, #1
 800071e:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, (column & 1));
 8000720:	683b      	ldr	r3, [r7, #0]
 8000722:	b2db      	uxtb	r3, r3
 8000724:	f003 0301 	and.w	r3, r3, #1
 8000728:	b2db      	uxtb	r3, r3
 800072a:	461a      	mov	r2, r3
 800072c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000730:	4870      	ldr	r0, [pc, #448]	; (80008f4 <displayLEDMatrix+0x2bc>)
 8000732:	f001 fbaf 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000736:	683b      	ldr	r3, [r7, #0]
 8000738:	105b      	asrs	r3, r3, #1
 800073a:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, (column & 1));
 800073c:	683b      	ldr	r3, [r7, #0]
 800073e:	b2db      	uxtb	r3, r3
 8000740:	f003 0301 	and.w	r3, r3, #1
 8000744:	b2db      	uxtb	r3, r3
 8000746:	461a      	mov	r2, r3
 8000748:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800074c:	4869      	ldr	r0, [pc, #420]	; (80008f4 <displayLEDMatrix+0x2bc>)
 800074e:	f001 fba1 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000752:	683b      	ldr	r3, [r7, #0]
 8000754:	105b      	asrs	r3, r3, #1
 8000756:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, (column & 1));
 8000758:	683b      	ldr	r3, [r7, #0]
 800075a:	b2db      	uxtb	r3, r3
 800075c:	f003 0301 	and.w	r3, r3, #1
 8000760:	b2db      	uxtb	r3, r3
 8000762:	461a      	mov	r2, r3
 8000764:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000768:	4862      	ldr	r0, [pc, #392]	; (80008f4 <displayLEDMatrix+0x2bc>)
 800076a:	f001 fb93 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	105b      	asrs	r3, r3, #1
 8000772:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, (column & 1));
 8000774:	683b      	ldr	r3, [r7, #0]
 8000776:	b2db      	uxtb	r3, r3
 8000778:	f003 0301 	and.w	r3, r3, #1
 800077c:	b2db      	uxtb	r3, r3
 800077e:	461a      	mov	r2, r3
 8000780:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000784:	485b      	ldr	r0, [pc, #364]	; (80008f4 <displayLEDMatrix+0x2bc>)
 8000786:	f001 fb85 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 800078a:	683b      	ldr	r3, [r7, #0]
 800078c:	105b      	asrs	r3, r3, #1
 800078e:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, (column & 1));
 8000790:	683b      	ldr	r3, [r7, #0]
 8000792:	b2db      	uxtb	r3, r3
 8000794:	f003 0301 	and.w	r3, r3, #1
 8000798:	b2db      	uxtb	r3, r3
 800079a:	461a      	mov	r2, r3
 800079c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007a0:	4854      	ldr	r0, [pc, #336]	; (80008f4 <displayLEDMatrix+0x2bc>)
 80007a2:	f001 fb77 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 80007a6:	683b      	ldr	r3, [r7, #0]
 80007a8:	105b      	asrs	r3, r3, #1
 80007aa:	603b      	str	r3, [r7, #0]
		break;
 80007ac:	f000 bc67 	b.w	800107e <displayLEDMatrix+0xa46>
	case 1:
		HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, SET);
 80007b0:	2201      	movs	r2, #1
 80007b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007b6:	484e      	ldr	r0, [pc, #312]	; (80008f0 <displayLEDMatrix+0x2b8>)
 80007b8:	f001 fb6c 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, RESET);
 80007bc:	2200      	movs	r2, #0
 80007be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007c2:	484b      	ldr	r0, [pc, #300]	; (80008f0 <displayLEDMatrix+0x2b8>)
 80007c4:	f001 fb66 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, SET);
 80007c8:	2201      	movs	r2, #1
 80007ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007ce:	4848      	ldr	r0, [pc, #288]	; (80008f0 <displayLEDMatrix+0x2b8>)
 80007d0:	f001 fb60 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, SET);
 80007d4:	2201      	movs	r2, #1
 80007d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007da:	4845      	ldr	r0, [pc, #276]	; (80008f0 <displayLEDMatrix+0x2b8>)
 80007dc:	f001 fb5a 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, SET);
 80007e0:	2201      	movs	r2, #1
 80007e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007e6:	4842      	ldr	r0, [pc, #264]	; (80008f0 <displayLEDMatrix+0x2b8>)
 80007e8:	f001 fb54 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, SET);
 80007ec:	2201      	movs	r2, #1
 80007ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007f2:	483f      	ldr	r0, [pc, #252]	; (80008f0 <displayLEDMatrix+0x2b8>)
 80007f4:	f001 fb4e 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, SET);
 80007f8:	2201      	movs	r2, #1
 80007fa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007fe:	483c      	ldr	r0, [pc, #240]	; (80008f0 <displayLEDMatrix+0x2b8>)
 8000800:	f001 fb48 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, SET);
 8000804:	2201      	movs	r2, #1
 8000806:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800080a:	4839      	ldr	r0, [pc, #228]	; (80008f0 <displayLEDMatrix+0x2b8>)
 800080c:	f001 fb42 	bl	8001e94 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, (column & 1));
 8000810:	683b      	ldr	r3, [r7, #0]
 8000812:	b2db      	uxtb	r3, r3
 8000814:	f003 0301 	and.w	r3, r3, #1
 8000818:	b2db      	uxtb	r3, r3
 800081a:	461a      	mov	r2, r3
 800081c:	2104      	movs	r1, #4
 800081e:	4835      	ldr	r0, [pc, #212]	; (80008f4 <displayLEDMatrix+0x2bc>)
 8000820:	f001 fb38 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000824:	683b      	ldr	r3, [r7, #0]
 8000826:	105b      	asrs	r3, r3, #1
 8000828:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, (column & 1));
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	b2db      	uxtb	r3, r3
 800082e:	f003 0301 	and.w	r3, r3, #1
 8000832:	b2db      	uxtb	r3, r3
 8000834:	461a      	mov	r2, r3
 8000836:	2108      	movs	r1, #8
 8000838:	482e      	ldr	r0, [pc, #184]	; (80008f4 <displayLEDMatrix+0x2bc>)
 800083a:	f001 fb2b 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 800083e:	683b      	ldr	r3, [r7, #0]
 8000840:	105b      	asrs	r3, r3, #1
 8000842:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, (column & 1));
 8000844:	683b      	ldr	r3, [r7, #0]
 8000846:	b2db      	uxtb	r3, r3
 8000848:	f003 0301 	and.w	r3, r3, #1
 800084c:	b2db      	uxtb	r3, r3
 800084e:	461a      	mov	r2, r3
 8000850:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000854:	4827      	ldr	r0, [pc, #156]	; (80008f4 <displayLEDMatrix+0x2bc>)
 8000856:	f001 fb1d 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 800085a:	683b      	ldr	r3, [r7, #0]
 800085c:	105b      	asrs	r3, r3, #1
 800085e:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, (column & 1));
 8000860:	683b      	ldr	r3, [r7, #0]
 8000862:	b2db      	uxtb	r3, r3
 8000864:	f003 0301 	and.w	r3, r3, #1
 8000868:	b2db      	uxtb	r3, r3
 800086a:	461a      	mov	r2, r3
 800086c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000870:	4820      	ldr	r0, [pc, #128]	; (80008f4 <displayLEDMatrix+0x2bc>)
 8000872:	f001 fb0f 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	105b      	asrs	r3, r3, #1
 800087a:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, (column & 1));
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	b2db      	uxtb	r3, r3
 8000880:	f003 0301 	and.w	r3, r3, #1
 8000884:	b2db      	uxtb	r3, r3
 8000886:	461a      	mov	r2, r3
 8000888:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800088c:	4819      	ldr	r0, [pc, #100]	; (80008f4 <displayLEDMatrix+0x2bc>)
 800088e:	f001 fb01 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	105b      	asrs	r3, r3, #1
 8000896:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, (column & 1));
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	b2db      	uxtb	r3, r3
 800089c:	f003 0301 	and.w	r3, r3, #1
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	461a      	mov	r2, r3
 80008a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008a8:	4812      	ldr	r0, [pc, #72]	; (80008f4 <displayLEDMatrix+0x2bc>)
 80008aa:	f001 faf3 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	105b      	asrs	r3, r3, #1
 80008b2:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, (column & 1));
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	b2db      	uxtb	r3, r3
 80008b8:	f003 0301 	and.w	r3, r3, #1
 80008bc:	b2db      	uxtb	r3, r3
 80008be:	461a      	mov	r2, r3
 80008c0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008c4:	480b      	ldr	r0, [pc, #44]	; (80008f4 <displayLEDMatrix+0x2bc>)
 80008c6:	f001 fae5 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	105b      	asrs	r3, r3, #1
 80008ce:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, (column & 1));
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	b2db      	uxtb	r3, r3
 80008d4:	f003 0301 	and.w	r3, r3, #1
 80008d8:	b2db      	uxtb	r3, r3
 80008da:	461a      	mov	r2, r3
 80008dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008e0:	4804      	ldr	r0, [pc, #16]	; (80008f4 <displayLEDMatrix+0x2bc>)
 80008e2:	f001 fad7 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	105b      	asrs	r3, r3, #1
 80008ea:	603b      	str	r3, [r7, #0]
		break;
 80008ec:	e3c7      	b.n	800107e <displayLEDMatrix+0xa46>
 80008ee:	bf00      	nop
 80008f0:	40010c00 	.word	0x40010c00
 80008f4:	40010800 	.word	0x40010800
	case 2:
		HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, SET);
 80008f8:	2201      	movs	r2, #1
 80008fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008fe:	489d      	ldr	r0, [pc, #628]	; (8000b74 <displayLEDMatrix+0x53c>)
 8000900:	f001 fac8 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, SET);
 8000904:	2201      	movs	r2, #1
 8000906:	f44f 7100 	mov.w	r1, #512	; 0x200
 800090a:	489a      	ldr	r0, [pc, #616]	; (8000b74 <displayLEDMatrix+0x53c>)
 800090c:	f001 fac2 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, RESET);
 8000910:	2200      	movs	r2, #0
 8000912:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000916:	4897      	ldr	r0, [pc, #604]	; (8000b74 <displayLEDMatrix+0x53c>)
 8000918:	f001 fabc 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, SET);
 800091c:	2201      	movs	r2, #1
 800091e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000922:	4894      	ldr	r0, [pc, #592]	; (8000b74 <displayLEDMatrix+0x53c>)
 8000924:	f001 fab6 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, SET);
 8000928:	2201      	movs	r2, #1
 800092a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800092e:	4891      	ldr	r0, [pc, #580]	; (8000b74 <displayLEDMatrix+0x53c>)
 8000930:	f001 fab0 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, SET);
 8000934:	2201      	movs	r2, #1
 8000936:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800093a:	488e      	ldr	r0, [pc, #568]	; (8000b74 <displayLEDMatrix+0x53c>)
 800093c:	f001 faaa 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, SET);
 8000940:	2201      	movs	r2, #1
 8000942:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000946:	488b      	ldr	r0, [pc, #556]	; (8000b74 <displayLEDMatrix+0x53c>)
 8000948:	f001 faa4 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, SET);
 800094c:	2201      	movs	r2, #1
 800094e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000952:	4888      	ldr	r0, [pc, #544]	; (8000b74 <displayLEDMatrix+0x53c>)
 8000954:	f001 fa9e 	bl	8001e94 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, (column & 1));
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	b2db      	uxtb	r3, r3
 800095c:	f003 0301 	and.w	r3, r3, #1
 8000960:	b2db      	uxtb	r3, r3
 8000962:	461a      	mov	r2, r3
 8000964:	2104      	movs	r1, #4
 8000966:	4884      	ldr	r0, [pc, #528]	; (8000b78 <displayLEDMatrix+0x540>)
 8000968:	f001 fa94 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	105b      	asrs	r3, r3, #1
 8000970:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, (column & 1));
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	b2db      	uxtb	r3, r3
 8000976:	f003 0301 	and.w	r3, r3, #1
 800097a:	b2db      	uxtb	r3, r3
 800097c:	461a      	mov	r2, r3
 800097e:	2108      	movs	r1, #8
 8000980:	487d      	ldr	r0, [pc, #500]	; (8000b78 <displayLEDMatrix+0x540>)
 8000982:	f001 fa87 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	105b      	asrs	r3, r3, #1
 800098a:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, (column & 1));
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	b2db      	uxtb	r3, r3
 8000990:	f003 0301 	and.w	r3, r3, #1
 8000994:	b2db      	uxtb	r3, r3
 8000996:	461a      	mov	r2, r3
 8000998:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800099c:	4876      	ldr	r0, [pc, #472]	; (8000b78 <displayLEDMatrix+0x540>)
 800099e:	f001 fa79 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	105b      	asrs	r3, r3, #1
 80009a6:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, (column & 1));
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	b2db      	uxtb	r3, r3
 80009ac:	f003 0301 	and.w	r3, r3, #1
 80009b0:	b2db      	uxtb	r3, r3
 80009b2:	461a      	mov	r2, r3
 80009b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009b8:	486f      	ldr	r0, [pc, #444]	; (8000b78 <displayLEDMatrix+0x540>)
 80009ba:	f001 fa6b 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	105b      	asrs	r3, r3, #1
 80009c2:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, (column & 1));
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	b2db      	uxtb	r3, r3
 80009c8:	f003 0301 	and.w	r3, r3, #1
 80009cc:	b2db      	uxtb	r3, r3
 80009ce:	461a      	mov	r2, r3
 80009d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009d4:	4868      	ldr	r0, [pc, #416]	; (8000b78 <displayLEDMatrix+0x540>)
 80009d6:	f001 fa5d 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 80009da:	683b      	ldr	r3, [r7, #0]
 80009dc:	105b      	asrs	r3, r3, #1
 80009de:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, (column & 1));
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	b2db      	uxtb	r3, r3
 80009e4:	f003 0301 	and.w	r3, r3, #1
 80009e8:	b2db      	uxtb	r3, r3
 80009ea:	461a      	mov	r2, r3
 80009ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009f0:	4861      	ldr	r0, [pc, #388]	; (8000b78 <displayLEDMatrix+0x540>)
 80009f2:	f001 fa4f 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 80009f6:	683b      	ldr	r3, [r7, #0]
 80009f8:	105b      	asrs	r3, r3, #1
 80009fa:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, (column & 1));
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	b2db      	uxtb	r3, r3
 8000a00:	f003 0301 	and.w	r3, r3, #1
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	461a      	mov	r2, r3
 8000a08:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a0c:	485a      	ldr	r0, [pc, #360]	; (8000b78 <displayLEDMatrix+0x540>)
 8000a0e:	f001 fa41 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000a12:	683b      	ldr	r3, [r7, #0]
 8000a14:	105b      	asrs	r3, r3, #1
 8000a16:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, (column & 1));
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	b2db      	uxtb	r3, r3
 8000a1c:	f003 0301 	and.w	r3, r3, #1
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	461a      	mov	r2, r3
 8000a24:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a28:	4853      	ldr	r0, [pc, #332]	; (8000b78 <displayLEDMatrix+0x540>)
 8000a2a:	f001 fa33 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	105b      	asrs	r3, r3, #1
 8000a32:	603b      	str	r3, [r7, #0]
		break;
 8000a34:	e323      	b.n	800107e <displayLEDMatrix+0xa46>
	case 3:
		HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, SET);
 8000a36:	2201      	movs	r2, #1
 8000a38:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a3c:	484d      	ldr	r0, [pc, #308]	; (8000b74 <displayLEDMatrix+0x53c>)
 8000a3e:	f001 fa29 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, SET);
 8000a42:	2201      	movs	r2, #1
 8000a44:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a48:	484a      	ldr	r0, [pc, #296]	; (8000b74 <displayLEDMatrix+0x53c>)
 8000a4a:	f001 fa23 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, SET);
 8000a4e:	2201      	movs	r2, #1
 8000a50:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a54:	4847      	ldr	r0, [pc, #284]	; (8000b74 <displayLEDMatrix+0x53c>)
 8000a56:	f001 fa1d 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, RESET);
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a60:	4844      	ldr	r0, [pc, #272]	; (8000b74 <displayLEDMatrix+0x53c>)
 8000a62:	f001 fa17 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, SET);
 8000a66:	2201      	movs	r2, #1
 8000a68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a6c:	4841      	ldr	r0, [pc, #260]	; (8000b74 <displayLEDMatrix+0x53c>)
 8000a6e:	f001 fa11 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, SET);
 8000a72:	2201      	movs	r2, #1
 8000a74:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a78:	483e      	ldr	r0, [pc, #248]	; (8000b74 <displayLEDMatrix+0x53c>)
 8000a7a:	f001 fa0b 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, SET);
 8000a7e:	2201      	movs	r2, #1
 8000a80:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a84:	483b      	ldr	r0, [pc, #236]	; (8000b74 <displayLEDMatrix+0x53c>)
 8000a86:	f001 fa05 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, SET);
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a90:	4838      	ldr	r0, [pc, #224]	; (8000b74 <displayLEDMatrix+0x53c>)
 8000a92:	f001 f9ff 	bl	8001e94 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, (column & 1));
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	b2db      	uxtb	r3, r3
 8000a9a:	f003 0301 	and.w	r3, r3, #1
 8000a9e:	b2db      	uxtb	r3, r3
 8000aa0:	461a      	mov	r2, r3
 8000aa2:	2104      	movs	r1, #4
 8000aa4:	4834      	ldr	r0, [pc, #208]	; (8000b78 <displayLEDMatrix+0x540>)
 8000aa6:	f001 f9f5 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	105b      	asrs	r3, r3, #1
 8000aae:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, (column & 1));
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	b2db      	uxtb	r3, r3
 8000ab4:	f003 0301 	and.w	r3, r3, #1
 8000ab8:	b2db      	uxtb	r3, r3
 8000aba:	461a      	mov	r2, r3
 8000abc:	2108      	movs	r1, #8
 8000abe:	482e      	ldr	r0, [pc, #184]	; (8000b78 <displayLEDMatrix+0x540>)
 8000ac0:	f001 f9e8 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	105b      	asrs	r3, r3, #1
 8000ac8:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, (column & 1));
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	b2db      	uxtb	r3, r3
 8000ace:	f003 0301 	and.w	r3, r3, #1
 8000ad2:	b2db      	uxtb	r3, r3
 8000ad4:	461a      	mov	r2, r3
 8000ad6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ada:	4827      	ldr	r0, [pc, #156]	; (8000b78 <displayLEDMatrix+0x540>)
 8000adc:	f001 f9da 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	105b      	asrs	r3, r3, #1
 8000ae4:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, (column & 1));
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	b2db      	uxtb	r3, r3
 8000aea:	f003 0301 	and.w	r3, r3, #1
 8000aee:	b2db      	uxtb	r3, r3
 8000af0:	461a      	mov	r2, r3
 8000af2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000af6:	4820      	ldr	r0, [pc, #128]	; (8000b78 <displayLEDMatrix+0x540>)
 8000af8:	f001 f9cc 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	105b      	asrs	r3, r3, #1
 8000b00:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, (column & 1));
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	f003 0301 	and.w	r3, r3, #1
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	461a      	mov	r2, r3
 8000b0e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b12:	4819      	ldr	r0, [pc, #100]	; (8000b78 <displayLEDMatrix+0x540>)
 8000b14:	f001 f9be 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000b18:	683b      	ldr	r3, [r7, #0]
 8000b1a:	105b      	asrs	r3, r3, #1
 8000b1c:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, (column & 1));
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	b2db      	uxtb	r3, r3
 8000b22:	f003 0301 	and.w	r3, r3, #1
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	461a      	mov	r2, r3
 8000b2a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b2e:	4812      	ldr	r0, [pc, #72]	; (8000b78 <displayLEDMatrix+0x540>)
 8000b30:	f001 f9b0 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	105b      	asrs	r3, r3, #1
 8000b38:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, (column & 1));
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	f003 0301 	and.w	r3, r3, #1
 8000b42:	b2db      	uxtb	r3, r3
 8000b44:	461a      	mov	r2, r3
 8000b46:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b4a:	480b      	ldr	r0, [pc, #44]	; (8000b78 <displayLEDMatrix+0x540>)
 8000b4c:	f001 f9a2 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	105b      	asrs	r3, r3, #1
 8000b54:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, (column & 1));
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	b2db      	uxtb	r3, r3
 8000b5a:	f003 0301 	and.w	r3, r3, #1
 8000b5e:	b2db      	uxtb	r3, r3
 8000b60:	461a      	mov	r2, r3
 8000b62:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b66:	4804      	ldr	r0, [pc, #16]	; (8000b78 <displayLEDMatrix+0x540>)
 8000b68:	f001 f994 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	105b      	asrs	r3, r3, #1
 8000b70:	603b      	str	r3, [r7, #0]
		break;
 8000b72:	e284      	b.n	800107e <displayLEDMatrix+0xa46>
 8000b74:	40010c00 	.word	0x40010c00
 8000b78:	40010800 	.word	0x40010800
	case 4:
		HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, SET);
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b82:	489d      	ldr	r0, [pc, #628]	; (8000df8 <displayLEDMatrix+0x7c0>)
 8000b84:	f001 f986 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, SET);
 8000b88:	2201      	movs	r2, #1
 8000b8a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b8e:	489a      	ldr	r0, [pc, #616]	; (8000df8 <displayLEDMatrix+0x7c0>)
 8000b90:	f001 f980 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, SET);
 8000b94:	2201      	movs	r2, #1
 8000b96:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b9a:	4897      	ldr	r0, [pc, #604]	; (8000df8 <displayLEDMatrix+0x7c0>)
 8000b9c:	f001 f97a 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, SET);
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ba6:	4894      	ldr	r0, [pc, #592]	; (8000df8 <displayLEDMatrix+0x7c0>)
 8000ba8:	f001 f974 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, RESET);
 8000bac:	2200      	movs	r2, #0
 8000bae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bb2:	4891      	ldr	r0, [pc, #580]	; (8000df8 <displayLEDMatrix+0x7c0>)
 8000bb4:	f001 f96e 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, SET);
 8000bb8:	2201      	movs	r2, #1
 8000bba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bbe:	488e      	ldr	r0, [pc, #568]	; (8000df8 <displayLEDMatrix+0x7c0>)
 8000bc0:	f001 f968 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, SET);
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000bca:	488b      	ldr	r0, [pc, #556]	; (8000df8 <displayLEDMatrix+0x7c0>)
 8000bcc:	f001 f962 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, SET);
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bd6:	4888      	ldr	r0, [pc, #544]	; (8000df8 <displayLEDMatrix+0x7c0>)
 8000bd8:	f001 f95c 	bl	8001e94 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, (column & 1));
 8000bdc:	683b      	ldr	r3, [r7, #0]
 8000bde:	b2db      	uxtb	r3, r3
 8000be0:	f003 0301 	and.w	r3, r3, #1
 8000be4:	b2db      	uxtb	r3, r3
 8000be6:	461a      	mov	r2, r3
 8000be8:	2104      	movs	r1, #4
 8000bea:	4884      	ldr	r0, [pc, #528]	; (8000dfc <displayLEDMatrix+0x7c4>)
 8000bec:	f001 f952 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	105b      	asrs	r3, r3, #1
 8000bf4:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, (column & 1));
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	b2db      	uxtb	r3, r3
 8000bfa:	f003 0301 	and.w	r3, r3, #1
 8000bfe:	b2db      	uxtb	r3, r3
 8000c00:	461a      	mov	r2, r3
 8000c02:	2108      	movs	r1, #8
 8000c04:	487d      	ldr	r0, [pc, #500]	; (8000dfc <displayLEDMatrix+0x7c4>)
 8000c06:	f001 f945 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	105b      	asrs	r3, r3, #1
 8000c0e:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, (column & 1));
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	b2db      	uxtb	r3, r3
 8000c14:	f003 0301 	and.w	r3, r3, #1
 8000c18:	b2db      	uxtb	r3, r3
 8000c1a:	461a      	mov	r2, r3
 8000c1c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c20:	4876      	ldr	r0, [pc, #472]	; (8000dfc <displayLEDMatrix+0x7c4>)
 8000c22:	f001 f937 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	105b      	asrs	r3, r3, #1
 8000c2a:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, (column & 1));
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	b2db      	uxtb	r3, r3
 8000c30:	f003 0301 	and.w	r3, r3, #1
 8000c34:	b2db      	uxtb	r3, r3
 8000c36:	461a      	mov	r2, r3
 8000c38:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c3c:	486f      	ldr	r0, [pc, #444]	; (8000dfc <displayLEDMatrix+0x7c4>)
 8000c3e:	f001 f929 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	105b      	asrs	r3, r3, #1
 8000c46:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, (column & 1));
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	b2db      	uxtb	r3, r3
 8000c4c:	f003 0301 	and.w	r3, r3, #1
 8000c50:	b2db      	uxtb	r3, r3
 8000c52:	461a      	mov	r2, r3
 8000c54:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c58:	4868      	ldr	r0, [pc, #416]	; (8000dfc <displayLEDMatrix+0x7c4>)
 8000c5a:	f001 f91b 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	105b      	asrs	r3, r3, #1
 8000c62:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, (column & 1));
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	f003 0301 	and.w	r3, r3, #1
 8000c6c:	b2db      	uxtb	r3, r3
 8000c6e:	461a      	mov	r2, r3
 8000c70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c74:	4861      	ldr	r0, [pc, #388]	; (8000dfc <displayLEDMatrix+0x7c4>)
 8000c76:	f001 f90d 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	105b      	asrs	r3, r3, #1
 8000c7e:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, (column & 1));
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	b2db      	uxtb	r3, r3
 8000c84:	f003 0301 	and.w	r3, r3, #1
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	461a      	mov	r2, r3
 8000c8c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c90:	485a      	ldr	r0, [pc, #360]	; (8000dfc <displayLEDMatrix+0x7c4>)
 8000c92:	f001 f8ff 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	105b      	asrs	r3, r3, #1
 8000c9a:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, (column & 1));
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	b2db      	uxtb	r3, r3
 8000ca0:	f003 0301 	and.w	r3, r3, #1
 8000ca4:	b2db      	uxtb	r3, r3
 8000ca6:	461a      	mov	r2, r3
 8000ca8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000cac:	4853      	ldr	r0, [pc, #332]	; (8000dfc <displayLEDMatrix+0x7c4>)
 8000cae:	f001 f8f1 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	105b      	asrs	r3, r3, #1
 8000cb6:	603b      	str	r3, [r7, #0]
		break;
 8000cb8:	e1e1      	b.n	800107e <displayLEDMatrix+0xa46>
	case 5:
		HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, SET);
 8000cba:	2201      	movs	r2, #1
 8000cbc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cc0:	484d      	ldr	r0, [pc, #308]	; (8000df8 <displayLEDMatrix+0x7c0>)
 8000cc2:	f001 f8e7 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, SET);
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ccc:	484a      	ldr	r0, [pc, #296]	; (8000df8 <displayLEDMatrix+0x7c0>)
 8000cce:	f001 f8e1 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, SET);
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cd8:	4847      	ldr	r0, [pc, #284]	; (8000df8 <displayLEDMatrix+0x7c0>)
 8000cda:	f001 f8db 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, SET);
 8000cde:	2201      	movs	r2, #1
 8000ce0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ce4:	4844      	ldr	r0, [pc, #272]	; (8000df8 <displayLEDMatrix+0x7c0>)
 8000ce6:	f001 f8d5 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, SET);
 8000cea:	2201      	movs	r2, #1
 8000cec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cf0:	4841      	ldr	r0, [pc, #260]	; (8000df8 <displayLEDMatrix+0x7c0>)
 8000cf2:	f001 f8cf 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, RESET);
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cfc:	483e      	ldr	r0, [pc, #248]	; (8000df8 <displayLEDMatrix+0x7c0>)
 8000cfe:	f001 f8c9 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, SET);
 8000d02:	2201      	movs	r2, #1
 8000d04:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d08:	483b      	ldr	r0, [pc, #236]	; (8000df8 <displayLEDMatrix+0x7c0>)
 8000d0a:	f001 f8c3 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, SET);
 8000d0e:	2201      	movs	r2, #1
 8000d10:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d14:	4838      	ldr	r0, [pc, #224]	; (8000df8 <displayLEDMatrix+0x7c0>)
 8000d16:	f001 f8bd 	bl	8001e94 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, (column & 1));
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	f003 0301 	and.w	r3, r3, #1
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	461a      	mov	r2, r3
 8000d26:	2104      	movs	r1, #4
 8000d28:	4834      	ldr	r0, [pc, #208]	; (8000dfc <displayLEDMatrix+0x7c4>)
 8000d2a:	f001 f8b3 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	105b      	asrs	r3, r3, #1
 8000d32:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, (column & 1));
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	f003 0301 	and.w	r3, r3, #1
 8000d3c:	b2db      	uxtb	r3, r3
 8000d3e:	461a      	mov	r2, r3
 8000d40:	2108      	movs	r1, #8
 8000d42:	482e      	ldr	r0, [pc, #184]	; (8000dfc <displayLEDMatrix+0x7c4>)
 8000d44:	f001 f8a6 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	105b      	asrs	r3, r3, #1
 8000d4c:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, (column & 1));
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	f003 0301 	and.w	r3, r3, #1
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	461a      	mov	r2, r3
 8000d5a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d5e:	4827      	ldr	r0, [pc, #156]	; (8000dfc <displayLEDMatrix+0x7c4>)
 8000d60:	f001 f898 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000d64:	683b      	ldr	r3, [r7, #0]
 8000d66:	105b      	asrs	r3, r3, #1
 8000d68:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, (column & 1));
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	b2db      	uxtb	r3, r3
 8000d6e:	f003 0301 	and.w	r3, r3, #1
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	461a      	mov	r2, r3
 8000d76:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d7a:	4820      	ldr	r0, [pc, #128]	; (8000dfc <displayLEDMatrix+0x7c4>)
 8000d7c:	f001 f88a 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	105b      	asrs	r3, r3, #1
 8000d84:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, (column & 1));
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	b2db      	uxtb	r3, r3
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	b2db      	uxtb	r3, r3
 8000d90:	461a      	mov	r2, r3
 8000d92:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d96:	4819      	ldr	r0, [pc, #100]	; (8000dfc <displayLEDMatrix+0x7c4>)
 8000d98:	f001 f87c 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	105b      	asrs	r3, r3, #1
 8000da0:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, (column & 1));
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	b2db      	uxtb	r3, r3
 8000da6:	f003 0301 	and.w	r3, r3, #1
 8000daa:	b2db      	uxtb	r3, r3
 8000dac:	461a      	mov	r2, r3
 8000dae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000db2:	4812      	ldr	r0, [pc, #72]	; (8000dfc <displayLEDMatrix+0x7c4>)
 8000db4:	f001 f86e 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	105b      	asrs	r3, r3, #1
 8000dbc:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, (column & 1));
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	b2db      	uxtb	r3, r3
 8000dc2:	f003 0301 	and.w	r3, r3, #1
 8000dc6:	b2db      	uxtb	r3, r3
 8000dc8:	461a      	mov	r2, r3
 8000dca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000dce:	480b      	ldr	r0, [pc, #44]	; (8000dfc <displayLEDMatrix+0x7c4>)
 8000dd0:	f001 f860 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	105b      	asrs	r3, r3, #1
 8000dd8:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, (column & 1));
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	f003 0301 	and.w	r3, r3, #1
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	461a      	mov	r2, r3
 8000de6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000dea:	4804      	ldr	r0, [pc, #16]	; (8000dfc <displayLEDMatrix+0x7c4>)
 8000dec:	f001 f852 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	105b      	asrs	r3, r3, #1
 8000df4:	603b      	str	r3, [r7, #0]
		break;
 8000df6:	e142      	b.n	800107e <displayLEDMatrix+0xa46>
 8000df8:	40010c00 	.word	0x40010c00
 8000dfc:	40010800 	.word	0x40010800
	case 6:
		HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, SET);
 8000e00:	2201      	movs	r2, #1
 8000e02:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e06:	48a0      	ldr	r0, [pc, #640]	; (8001088 <displayLEDMatrix+0xa50>)
 8000e08:	f001 f844 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, SET);
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e12:	489d      	ldr	r0, [pc, #628]	; (8001088 <displayLEDMatrix+0xa50>)
 8000e14:	f001 f83e 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, SET);
 8000e18:	2201      	movs	r2, #1
 8000e1a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e1e:	489a      	ldr	r0, [pc, #616]	; (8001088 <displayLEDMatrix+0xa50>)
 8000e20:	f001 f838 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, SET);
 8000e24:	2201      	movs	r2, #1
 8000e26:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e2a:	4897      	ldr	r0, [pc, #604]	; (8001088 <displayLEDMatrix+0xa50>)
 8000e2c:	f001 f832 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, SET);
 8000e30:	2201      	movs	r2, #1
 8000e32:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e36:	4894      	ldr	r0, [pc, #592]	; (8001088 <displayLEDMatrix+0xa50>)
 8000e38:	f001 f82c 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, SET);
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e42:	4891      	ldr	r0, [pc, #580]	; (8001088 <displayLEDMatrix+0xa50>)
 8000e44:	f001 f826 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, RESET);
 8000e48:	2200      	movs	r2, #0
 8000e4a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e4e:	488e      	ldr	r0, [pc, #568]	; (8001088 <displayLEDMatrix+0xa50>)
 8000e50:	f001 f820 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, SET);
 8000e54:	2201      	movs	r2, #1
 8000e56:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e5a:	488b      	ldr	r0, [pc, #556]	; (8001088 <displayLEDMatrix+0xa50>)
 8000e5c:	f001 f81a 	bl	8001e94 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, (column & 1));
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	f003 0301 	and.w	r3, r3, #1
 8000e68:	b2db      	uxtb	r3, r3
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	2104      	movs	r1, #4
 8000e6e:	4887      	ldr	r0, [pc, #540]	; (800108c <displayLEDMatrix+0xa54>)
 8000e70:	f001 f810 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	105b      	asrs	r3, r3, #1
 8000e78:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, (column & 1));
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	b2db      	uxtb	r3, r3
 8000e7e:	f003 0301 	and.w	r3, r3, #1
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	461a      	mov	r2, r3
 8000e86:	2108      	movs	r1, #8
 8000e88:	4880      	ldr	r0, [pc, #512]	; (800108c <displayLEDMatrix+0xa54>)
 8000e8a:	f001 f803 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	105b      	asrs	r3, r3, #1
 8000e92:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, (column & 1));
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	f003 0301 	and.w	r3, r3, #1
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	461a      	mov	r2, r3
 8000ea0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ea4:	4879      	ldr	r0, [pc, #484]	; (800108c <displayLEDMatrix+0xa54>)
 8000ea6:	f000 fff5 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	105b      	asrs	r3, r3, #1
 8000eae:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, (column & 1));
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	b2db      	uxtb	r3, r3
 8000eb4:	f003 0301 	and.w	r3, r3, #1
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	461a      	mov	r2, r3
 8000ebc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ec0:	4872      	ldr	r0, [pc, #456]	; (800108c <displayLEDMatrix+0xa54>)
 8000ec2:	f000 ffe7 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	105b      	asrs	r3, r3, #1
 8000eca:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, (column & 1));
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	b2db      	uxtb	r3, r3
 8000ed0:	f003 0301 	and.w	r3, r3, #1
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	461a      	mov	r2, r3
 8000ed8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000edc:	486b      	ldr	r0, [pc, #428]	; (800108c <displayLEDMatrix+0xa54>)
 8000ede:	f000 ffd9 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	105b      	asrs	r3, r3, #1
 8000ee6:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, (column & 1));
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	b2db      	uxtb	r3, r3
 8000eec:	f003 0301 	and.w	r3, r3, #1
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	461a      	mov	r2, r3
 8000ef4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ef8:	4864      	ldr	r0, [pc, #400]	; (800108c <displayLEDMatrix+0xa54>)
 8000efa:	f000 ffcb 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	105b      	asrs	r3, r3, #1
 8000f02:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, (column & 1));
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	b2db      	uxtb	r3, r3
 8000f08:	f003 0301 	and.w	r3, r3, #1
 8000f0c:	b2db      	uxtb	r3, r3
 8000f0e:	461a      	mov	r2, r3
 8000f10:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f14:	485d      	ldr	r0, [pc, #372]	; (800108c <displayLEDMatrix+0xa54>)
 8000f16:	f000 ffbd 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	105b      	asrs	r3, r3, #1
 8000f1e:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, (column & 1));
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	f003 0301 	and.w	r3, r3, #1
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	461a      	mov	r2, r3
 8000f2c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f30:	4856      	ldr	r0, [pc, #344]	; (800108c <displayLEDMatrix+0xa54>)
 8000f32:	f000 ffaf 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	105b      	asrs	r3, r3, #1
 8000f3a:	603b      	str	r3, [r7, #0]
		break;
 8000f3c:	e09f      	b.n	800107e <displayLEDMatrix+0xa46>
	case 7:
		HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, SET);
 8000f3e:	2201      	movs	r2, #1
 8000f40:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f44:	4850      	ldr	r0, [pc, #320]	; (8001088 <displayLEDMatrix+0xa50>)
 8000f46:	f000 ffa5 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, SET);
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f50:	484d      	ldr	r0, [pc, #308]	; (8001088 <displayLEDMatrix+0xa50>)
 8000f52:	f000 ff9f 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, SET);
 8000f56:	2201      	movs	r2, #1
 8000f58:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f5c:	484a      	ldr	r0, [pc, #296]	; (8001088 <displayLEDMatrix+0xa50>)
 8000f5e:	f000 ff99 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, SET);
 8000f62:	2201      	movs	r2, #1
 8000f64:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f68:	4847      	ldr	r0, [pc, #284]	; (8001088 <displayLEDMatrix+0xa50>)
 8000f6a:	f000 ff93 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, SET);
 8000f6e:	2201      	movs	r2, #1
 8000f70:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f74:	4844      	ldr	r0, [pc, #272]	; (8001088 <displayLEDMatrix+0xa50>)
 8000f76:	f000 ff8d 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, SET);
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f80:	4841      	ldr	r0, [pc, #260]	; (8001088 <displayLEDMatrix+0xa50>)
 8000f82:	f000 ff87 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, SET);
 8000f86:	2201      	movs	r2, #1
 8000f88:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f8c:	483e      	ldr	r0, [pc, #248]	; (8001088 <displayLEDMatrix+0xa50>)
 8000f8e:	f000 ff81 	bl	8001e94 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, RESET);
 8000f92:	2200      	movs	r2, #0
 8000f94:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f98:	483b      	ldr	r0, [pc, #236]	; (8001088 <displayLEDMatrix+0xa50>)
 8000f9a:	f000 ff7b 	bl	8001e94 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, (column & 1));
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	f003 0301 	and.w	r3, r3, #1
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	461a      	mov	r2, r3
 8000faa:	2104      	movs	r1, #4
 8000fac:	4837      	ldr	r0, [pc, #220]	; (800108c <displayLEDMatrix+0xa54>)
 8000fae:	f000 ff71 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	105b      	asrs	r3, r3, #1
 8000fb6:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, (column & 1));
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	b2db      	uxtb	r3, r3
 8000fbc:	f003 0301 	and.w	r3, r3, #1
 8000fc0:	b2db      	uxtb	r3, r3
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	2108      	movs	r1, #8
 8000fc6:	4831      	ldr	r0, [pc, #196]	; (800108c <displayLEDMatrix+0xa54>)
 8000fc8:	f000 ff64 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	105b      	asrs	r3, r3, #1
 8000fd0:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, (column & 1));
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	f003 0301 	and.w	r3, r3, #1
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	461a      	mov	r2, r3
 8000fde:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fe2:	482a      	ldr	r0, [pc, #168]	; (800108c <displayLEDMatrix+0xa54>)
 8000fe4:	f000 ff56 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	105b      	asrs	r3, r3, #1
 8000fec:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, (column & 1));
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	f003 0301 	and.w	r3, r3, #1
 8000ff6:	b2db      	uxtb	r3, r3
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ffe:	4823      	ldr	r0, [pc, #140]	; (800108c <displayLEDMatrix+0xa54>)
 8001000:	f000 ff48 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	105b      	asrs	r3, r3, #1
 8001008:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, (column & 1));
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	b2db      	uxtb	r3, r3
 800100e:	f003 0301 	and.w	r3, r3, #1
 8001012:	b2db      	uxtb	r3, r3
 8001014:	461a      	mov	r2, r3
 8001016:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800101a:	481c      	ldr	r0, [pc, #112]	; (800108c <displayLEDMatrix+0xa54>)
 800101c:	f000 ff3a 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	105b      	asrs	r3, r3, #1
 8001024:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, (column & 1));
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	b2db      	uxtb	r3, r3
 800102a:	f003 0301 	and.w	r3, r3, #1
 800102e:	b2db      	uxtb	r3, r3
 8001030:	461a      	mov	r2, r3
 8001032:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001036:	4815      	ldr	r0, [pc, #84]	; (800108c <displayLEDMatrix+0xa54>)
 8001038:	f000 ff2c 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	105b      	asrs	r3, r3, #1
 8001040:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, (column & 1));
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	b2db      	uxtb	r3, r3
 8001046:	f003 0301 	and.w	r3, r3, #1
 800104a:	b2db      	uxtb	r3, r3
 800104c:	461a      	mov	r2, r3
 800104e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001052:	480e      	ldr	r0, [pc, #56]	; (800108c <displayLEDMatrix+0xa54>)
 8001054:	f000 ff1e 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	105b      	asrs	r3, r3, #1
 800105c:	603b      	str	r3, [r7, #0]
		HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, (column & 1));
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	b2db      	uxtb	r3, r3
 8001062:	f003 0301 	and.w	r3, r3, #1
 8001066:	b2db      	uxtb	r3, r3
 8001068:	461a      	mov	r2, r3
 800106a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800106e:	4807      	ldr	r0, [pc, #28]	; (800108c <displayLEDMatrix+0xa54>)
 8001070:	f000 ff10 	bl	8001e94 <HAL_GPIO_WritePin>
		column = column >> 1;
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	105b      	asrs	r3, r3, #1
 8001078:	603b      	str	r3, [r7, #0]
		break;
 800107a:	e000      	b.n	800107e <displayLEDMatrix+0xa46>
	default:
		break;
 800107c:	bf00      	nop

	}
}
 800107e:	bf00      	nop
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	40010c00 	.word	0x40010c00
 800108c:	40010800 	.word	0x40010800

08001090 <updateLEDMatrix>:
void updateLEDMatrix(int index)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2b07      	cmp	r3, #7
 800109c:	d84a      	bhi.n	8001134 <updateLEDMatrix+0xa4>
 800109e:	a201      	add	r2, pc, #4	; (adr r2, 80010a4 <updateLEDMatrix+0x14>)
 80010a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010a4:	080010c5 	.word	0x080010c5
 80010a8:	080010d3 	.word	0x080010d3
 80010ac:	080010e1 	.word	0x080010e1
 80010b0:	080010ef 	.word	0x080010ef
 80010b4:	080010fd 	.word	0x080010fd
 80010b8:	0800110b 	.word	0x0800110b
 80010bc:	08001119 	.word	0x08001119
 80010c0:	08001127 	.word	0x08001127
	switch(index)
	{
	case 0:
		displayLEDMatrix(0, matrix_buffer[0]);
 80010c4:	4b1e      	ldr	r3, [pc, #120]	; (8001140 <updateLEDMatrix+0xb0>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	4619      	mov	r1, r3
 80010ca:	2000      	movs	r0, #0
 80010cc:	f7ff fab4 	bl	8000638 <displayLEDMatrix>
		break;
 80010d0:	e031      	b.n	8001136 <updateLEDMatrix+0xa6>
	case 1:
		displayLEDMatrix(1, matrix_buffer[1]);
 80010d2:	4b1b      	ldr	r3, [pc, #108]	; (8001140 <updateLEDMatrix+0xb0>)
 80010d4:	785b      	ldrb	r3, [r3, #1]
 80010d6:	4619      	mov	r1, r3
 80010d8:	2001      	movs	r0, #1
 80010da:	f7ff faad 	bl	8000638 <displayLEDMatrix>
		break;
 80010de:	e02a      	b.n	8001136 <updateLEDMatrix+0xa6>
	case 2:
		displayLEDMatrix(2, matrix_buffer[2]);
 80010e0:	4b17      	ldr	r3, [pc, #92]	; (8001140 <updateLEDMatrix+0xb0>)
 80010e2:	789b      	ldrb	r3, [r3, #2]
 80010e4:	4619      	mov	r1, r3
 80010e6:	2002      	movs	r0, #2
 80010e8:	f7ff faa6 	bl	8000638 <displayLEDMatrix>
		break;
 80010ec:	e023      	b.n	8001136 <updateLEDMatrix+0xa6>
	case 3:
		displayLEDMatrix(3, matrix_buffer[3]);
 80010ee:	4b14      	ldr	r3, [pc, #80]	; (8001140 <updateLEDMatrix+0xb0>)
 80010f0:	78db      	ldrb	r3, [r3, #3]
 80010f2:	4619      	mov	r1, r3
 80010f4:	2003      	movs	r0, #3
 80010f6:	f7ff fa9f 	bl	8000638 <displayLEDMatrix>
		break;
 80010fa:	e01c      	b.n	8001136 <updateLEDMatrix+0xa6>
	case 4:
		displayLEDMatrix(4, matrix_buffer[4]);
 80010fc:	4b10      	ldr	r3, [pc, #64]	; (8001140 <updateLEDMatrix+0xb0>)
 80010fe:	791b      	ldrb	r3, [r3, #4]
 8001100:	4619      	mov	r1, r3
 8001102:	2004      	movs	r0, #4
 8001104:	f7ff fa98 	bl	8000638 <displayLEDMatrix>
		break;
 8001108:	e015      	b.n	8001136 <updateLEDMatrix+0xa6>
	case 5:
		displayLEDMatrix(5, matrix_buffer[5]);
 800110a:	4b0d      	ldr	r3, [pc, #52]	; (8001140 <updateLEDMatrix+0xb0>)
 800110c:	795b      	ldrb	r3, [r3, #5]
 800110e:	4619      	mov	r1, r3
 8001110:	2005      	movs	r0, #5
 8001112:	f7ff fa91 	bl	8000638 <displayLEDMatrix>
		break;
 8001116:	e00e      	b.n	8001136 <updateLEDMatrix+0xa6>
	case 6:
		displayLEDMatrix(6, matrix_buffer[6]);
 8001118:	4b09      	ldr	r3, [pc, #36]	; (8001140 <updateLEDMatrix+0xb0>)
 800111a:	799b      	ldrb	r3, [r3, #6]
 800111c:	4619      	mov	r1, r3
 800111e:	2006      	movs	r0, #6
 8001120:	f7ff fa8a 	bl	8000638 <displayLEDMatrix>
		break;
 8001124:	e007      	b.n	8001136 <updateLEDMatrix+0xa6>
	case 7:
		displayLEDMatrix(7, matrix_buffer[7]);
 8001126:	4b06      	ldr	r3, [pc, #24]	; (8001140 <updateLEDMatrix+0xb0>)
 8001128:	79db      	ldrb	r3, [r3, #7]
 800112a:	4619      	mov	r1, r3
 800112c:	2007      	movs	r0, #7
 800112e:	f7ff fa83 	bl	8000638 <displayLEDMatrix>
		break;
 8001132:	e000      	b.n	8001136 <updateLEDMatrix+0xa6>
	default:
		break;
 8001134:	bf00      	nop
	}
}
 8001136:	bf00      	nop
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	20000010 	.word	0x20000010

08001144 <updateMatrix_buffer>:

void updateMatrix_buffer()
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
	matrix_buffer[0] = (matrix_buffer[0] << 7) | (matrix_buffer[0] >> 1);
 8001148:	4b39      	ldr	r3, [pc, #228]	; (8001230 <updateMatrix_buffer+0xec>)
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	01db      	lsls	r3, r3, #7
 800114e:	b25a      	sxtb	r2, r3
 8001150:	4b37      	ldr	r3, [pc, #220]	; (8001230 <updateMatrix_buffer+0xec>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	085b      	lsrs	r3, r3, #1
 8001156:	b2db      	uxtb	r3, r3
 8001158:	b25b      	sxtb	r3, r3
 800115a:	4313      	orrs	r3, r2
 800115c:	b25b      	sxtb	r3, r3
 800115e:	b2da      	uxtb	r2, r3
 8001160:	4b33      	ldr	r3, [pc, #204]	; (8001230 <updateMatrix_buffer+0xec>)
 8001162:	701a      	strb	r2, [r3, #0]
	matrix_buffer[1] = (matrix_buffer[1] << 7) | (matrix_buffer[1] >> 1);
 8001164:	4b32      	ldr	r3, [pc, #200]	; (8001230 <updateMatrix_buffer+0xec>)
 8001166:	785b      	ldrb	r3, [r3, #1]
 8001168:	01db      	lsls	r3, r3, #7
 800116a:	b25a      	sxtb	r2, r3
 800116c:	4b30      	ldr	r3, [pc, #192]	; (8001230 <updateMatrix_buffer+0xec>)
 800116e:	785b      	ldrb	r3, [r3, #1]
 8001170:	085b      	lsrs	r3, r3, #1
 8001172:	b2db      	uxtb	r3, r3
 8001174:	b25b      	sxtb	r3, r3
 8001176:	4313      	orrs	r3, r2
 8001178:	b25b      	sxtb	r3, r3
 800117a:	b2da      	uxtb	r2, r3
 800117c:	4b2c      	ldr	r3, [pc, #176]	; (8001230 <updateMatrix_buffer+0xec>)
 800117e:	705a      	strb	r2, [r3, #1]
	matrix_buffer[2] = (matrix_buffer[2] << 7) | (matrix_buffer[2] >> 1);
 8001180:	4b2b      	ldr	r3, [pc, #172]	; (8001230 <updateMatrix_buffer+0xec>)
 8001182:	789b      	ldrb	r3, [r3, #2]
 8001184:	01db      	lsls	r3, r3, #7
 8001186:	b25a      	sxtb	r2, r3
 8001188:	4b29      	ldr	r3, [pc, #164]	; (8001230 <updateMatrix_buffer+0xec>)
 800118a:	789b      	ldrb	r3, [r3, #2]
 800118c:	085b      	lsrs	r3, r3, #1
 800118e:	b2db      	uxtb	r3, r3
 8001190:	b25b      	sxtb	r3, r3
 8001192:	4313      	orrs	r3, r2
 8001194:	b25b      	sxtb	r3, r3
 8001196:	b2da      	uxtb	r2, r3
 8001198:	4b25      	ldr	r3, [pc, #148]	; (8001230 <updateMatrix_buffer+0xec>)
 800119a:	709a      	strb	r2, [r3, #2]
	matrix_buffer[3] = (matrix_buffer[3] << 7) | (matrix_buffer[3] >> 1);
 800119c:	4b24      	ldr	r3, [pc, #144]	; (8001230 <updateMatrix_buffer+0xec>)
 800119e:	78db      	ldrb	r3, [r3, #3]
 80011a0:	01db      	lsls	r3, r3, #7
 80011a2:	b25a      	sxtb	r2, r3
 80011a4:	4b22      	ldr	r3, [pc, #136]	; (8001230 <updateMatrix_buffer+0xec>)
 80011a6:	78db      	ldrb	r3, [r3, #3]
 80011a8:	085b      	lsrs	r3, r3, #1
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	b25b      	sxtb	r3, r3
 80011ae:	4313      	orrs	r3, r2
 80011b0:	b25b      	sxtb	r3, r3
 80011b2:	b2da      	uxtb	r2, r3
 80011b4:	4b1e      	ldr	r3, [pc, #120]	; (8001230 <updateMatrix_buffer+0xec>)
 80011b6:	70da      	strb	r2, [r3, #3]
	matrix_buffer[4] = (matrix_buffer[4] << 7) | (matrix_buffer[4] >> 1);
 80011b8:	4b1d      	ldr	r3, [pc, #116]	; (8001230 <updateMatrix_buffer+0xec>)
 80011ba:	791b      	ldrb	r3, [r3, #4]
 80011bc:	01db      	lsls	r3, r3, #7
 80011be:	b25a      	sxtb	r2, r3
 80011c0:	4b1b      	ldr	r3, [pc, #108]	; (8001230 <updateMatrix_buffer+0xec>)
 80011c2:	791b      	ldrb	r3, [r3, #4]
 80011c4:	085b      	lsrs	r3, r3, #1
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	b25b      	sxtb	r3, r3
 80011ca:	4313      	orrs	r3, r2
 80011cc:	b25b      	sxtb	r3, r3
 80011ce:	b2da      	uxtb	r2, r3
 80011d0:	4b17      	ldr	r3, [pc, #92]	; (8001230 <updateMatrix_buffer+0xec>)
 80011d2:	711a      	strb	r2, [r3, #4]
	matrix_buffer[5] = (matrix_buffer[5] << 7) | (matrix_buffer[5] >> 1);
 80011d4:	4b16      	ldr	r3, [pc, #88]	; (8001230 <updateMatrix_buffer+0xec>)
 80011d6:	795b      	ldrb	r3, [r3, #5]
 80011d8:	01db      	lsls	r3, r3, #7
 80011da:	b25a      	sxtb	r2, r3
 80011dc:	4b14      	ldr	r3, [pc, #80]	; (8001230 <updateMatrix_buffer+0xec>)
 80011de:	795b      	ldrb	r3, [r3, #5]
 80011e0:	085b      	lsrs	r3, r3, #1
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	b25b      	sxtb	r3, r3
 80011e6:	4313      	orrs	r3, r2
 80011e8:	b25b      	sxtb	r3, r3
 80011ea:	b2da      	uxtb	r2, r3
 80011ec:	4b10      	ldr	r3, [pc, #64]	; (8001230 <updateMatrix_buffer+0xec>)
 80011ee:	715a      	strb	r2, [r3, #5]
	matrix_buffer[6] = (matrix_buffer[6] << 7) | (matrix_buffer[6] >> 1);
 80011f0:	4b0f      	ldr	r3, [pc, #60]	; (8001230 <updateMatrix_buffer+0xec>)
 80011f2:	799b      	ldrb	r3, [r3, #6]
 80011f4:	01db      	lsls	r3, r3, #7
 80011f6:	b25a      	sxtb	r2, r3
 80011f8:	4b0d      	ldr	r3, [pc, #52]	; (8001230 <updateMatrix_buffer+0xec>)
 80011fa:	799b      	ldrb	r3, [r3, #6]
 80011fc:	085b      	lsrs	r3, r3, #1
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	b25b      	sxtb	r3, r3
 8001202:	4313      	orrs	r3, r2
 8001204:	b25b      	sxtb	r3, r3
 8001206:	b2da      	uxtb	r2, r3
 8001208:	4b09      	ldr	r3, [pc, #36]	; (8001230 <updateMatrix_buffer+0xec>)
 800120a:	719a      	strb	r2, [r3, #6]
	matrix_buffer[7] = (matrix_buffer[7] << 7) | (matrix_buffer[7] >> 1);
 800120c:	4b08      	ldr	r3, [pc, #32]	; (8001230 <updateMatrix_buffer+0xec>)
 800120e:	79db      	ldrb	r3, [r3, #7]
 8001210:	01db      	lsls	r3, r3, #7
 8001212:	b25a      	sxtb	r2, r3
 8001214:	4b06      	ldr	r3, [pc, #24]	; (8001230 <updateMatrix_buffer+0xec>)
 8001216:	79db      	ldrb	r3, [r3, #7]
 8001218:	085b      	lsrs	r3, r3, #1
 800121a:	b2db      	uxtb	r3, r3
 800121c:	b25b      	sxtb	r3, r3
 800121e:	4313      	orrs	r3, r2
 8001220:	b25b      	sxtb	r3, r3
 8001222:	b2da      	uxtb	r2, r3
 8001224:	4b02      	ldr	r3, [pc, #8]	; (8001230 <updateMatrix_buffer+0xec>)
 8001226:	71da      	strb	r2, [r3, #7]
}
 8001228:	bf00      	nop
 800122a:	46bd      	mov	sp, r7
 800122c:	bc80      	pop	{r7}
 800122e:	4770      	bx	lr
 8001230:	20000010 	.word	0x20000010

08001234 <digitalClock>:

#include "global.h"
#include "digitalClock.h"

void digitalClock()
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
	  second++;
 8001238:	4b13      	ldr	r3, [pc, #76]	; (8001288 <digitalClock+0x54>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	3301      	adds	r3, #1
 800123e:	4a12      	ldr	r2, [pc, #72]	; (8001288 <digitalClock+0x54>)
 8001240:	6013      	str	r3, [r2, #0]
	  if(second >=60)
 8001242:	4b11      	ldr	r3, [pc, #68]	; (8001288 <digitalClock+0x54>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2b3b      	cmp	r3, #59	; 0x3b
 8001248:	dd07      	ble.n	800125a <digitalClock+0x26>
	  {
		  second = 0;
 800124a:	4b0f      	ldr	r3, [pc, #60]	; (8001288 <digitalClock+0x54>)
 800124c:	2200      	movs	r2, #0
 800124e:	601a      	str	r2, [r3, #0]
		  minute++;
 8001250:	4b0e      	ldr	r3, [pc, #56]	; (800128c <digitalClock+0x58>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	3301      	adds	r3, #1
 8001256:	4a0d      	ldr	r2, [pc, #52]	; (800128c <digitalClock+0x58>)
 8001258:	6013      	str	r3, [r2, #0]
	  }
	  if(minute >= 60)
 800125a:	4b0c      	ldr	r3, [pc, #48]	; (800128c <digitalClock+0x58>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	2b3b      	cmp	r3, #59	; 0x3b
 8001260:	dd07      	ble.n	8001272 <digitalClock+0x3e>
	  {
		  minute = 0;
 8001262:	4b0a      	ldr	r3, [pc, #40]	; (800128c <digitalClock+0x58>)
 8001264:	2200      	movs	r2, #0
 8001266:	601a      	str	r2, [r3, #0]
		  hour++;
 8001268:	4b09      	ldr	r3, [pc, #36]	; (8001290 <digitalClock+0x5c>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	3301      	adds	r3, #1
 800126e:	4a08      	ldr	r2, [pc, #32]	; (8001290 <digitalClock+0x5c>)
 8001270:	6013      	str	r3, [r2, #0]
	  }
	  if(hour == 24)
 8001272:	4b07      	ldr	r3, [pc, #28]	; (8001290 <digitalClock+0x5c>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	2b18      	cmp	r3, #24
 8001278:	d102      	bne.n	8001280 <digitalClock+0x4c>
	  {
		  hour = 0;
 800127a:	4b05      	ldr	r3, [pc, #20]	; (8001290 <digitalClock+0x5c>)
 800127c:	2200      	movs	r2, #0
 800127e:	601a      	str	r2, [r3, #0]
	  }
}
 8001280:	bf00      	nop
 8001282:	46bd      	mov	sp, r7
 8001284:	bc80      	pop	{r7}
 8001286:	4770      	bx	lr
 8001288:	20000020 	.word	0x20000020
 800128c:	2000001c 	.word	0x2000001c
 8001290:	20000018 	.word	0x20000018

08001294 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001298:	f000 fb12 	bl	80018c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800129c:	f000 f882 	bl	80013a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 80012a0:	f000 f8bc 	bl	800141c <MX_TIM2_Init>
  MX_GPIO_Init();
 80012a4:	f000 f906 	bl	80014b4 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80012a8:	4833      	ldr	r0, [pc, #204]	; (8001378 <main+0xe4>)
 80012aa:	f001 fa51 	bl	8002750 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimer0(10);
 80012ae:	200a      	movs	r0, #10
 80012b0:	f000 f966 	bl	8001580 <setTimer0>
    setTimer1(10);
 80012b4:	200a      	movs	r0, #10
 80012b6:	f000 f97d 	bl	80015b4 <setTimer1>
    setTimer2(10);
 80012ba:	200a      	movs	r0, #10
 80012bc:	f000 f994 	bl	80015e8 <setTimer2>
    setTimer3(10);
 80012c0:	200a      	movs	r0, #10
 80012c2:	f000 f9ab 	bl	800161c <setTimer3>
    setTimer4(10);
 80012c6:	200a      	movs	r0, #10
 80012c8:	f000 f9c2 	bl	8001650 <setTimer4>
    while (1)
    {
      /* USER CODE END WHILE */
      /* USER CODE BEGIN 3 */
      if(timer4_flag == 1)
 80012cc:	4b2b      	ldr	r3, [pc, #172]	; (800137c <main+0xe8>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d104      	bne.n	80012de <main+0x4a>
      {
		  updateMatrix_buffer();
 80012d4:	f7ff ff36 	bl	8001144 <updateMatrix_buffer>
		  setTimer4(100);
 80012d8:	2064      	movs	r0, #100	; 0x64
 80012da:	f000 f9b9 	bl	8001650 <setTimer4>
      }
  	  if(timer3_flag == 1)
 80012de:	4b28      	ldr	r3, [pc, #160]	; (8001380 <main+0xec>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d113      	bne.n	800130e <main+0x7a>
  	  {
  		  updateLEDMatrix(index_led_matrix++);
 80012e6:	4b27      	ldr	r3, [pc, #156]	; (8001384 <main+0xf0>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	1c5a      	adds	r2, r3, #1
 80012ec:	4925      	ldr	r1, [pc, #148]	; (8001384 <main+0xf0>)
 80012ee:	600a      	str	r2, [r1, #0]
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff fecd 	bl	8001090 <updateLEDMatrix>
  		  if(index_led_matrix == MAX_LED_MATRIX)
 80012f6:	4b23      	ldr	r3, [pc, #140]	; (8001384 <main+0xf0>)
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	4b23      	ldr	r3, [pc, #140]	; (8001388 <main+0xf4>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	429a      	cmp	r2, r3
 8001300:	d102      	bne.n	8001308 <main+0x74>
  		  {
  			  index_led_matrix = 0;
 8001302:	4b20      	ldr	r3, [pc, #128]	; (8001384 <main+0xf0>)
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
  		  }
  		  setTimer3(10);
 8001308:	200a      	movs	r0, #10
 800130a:	f000 f987 	bl	800161c <setTimer3>
  	  }
  	  if(timer2_flag == 1)
 800130e:	4b1f      	ldr	r3, [pc, #124]	; (800138c <main+0xf8>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	2b01      	cmp	r3, #1
 8001314:	d113      	bne.n	800133e <main+0xaa>
  	  {
  		  update7SEG(index_led++);
 8001316:	4b1e      	ldr	r3, [pc, #120]	; (8001390 <main+0xfc>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	1c5a      	adds	r2, r3, #1
 800131c:	491c      	ldr	r1, [pc, #112]	; (8001390 <main+0xfc>)
 800131e:	600a      	str	r2, [r1, #0]
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff f8fd 	bl	8000520 <update7SEG>
  		  if(index_led == MAX_LED)
 8001326:	4b1a      	ldr	r3, [pc, #104]	; (8001390 <main+0xfc>)
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	4b1a      	ldr	r3, [pc, #104]	; (8001394 <main+0x100>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	429a      	cmp	r2, r3
 8001330:	d102      	bne.n	8001338 <main+0xa4>
  		  {
  			  index_led = 0;
 8001332:	4b17      	ldr	r3, [pc, #92]	; (8001390 <main+0xfc>)
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
  		  }
  		  setTimer2(250);
 8001338:	20fa      	movs	r0, #250	; 0xfa
 800133a:	f000 f955 	bl	80015e8 <setTimer2>
  	  }
  	  if(timer1_flag == 1)
 800133e:	4b16      	ldr	r3, [pc, #88]	; (8001398 <main+0x104>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	2b01      	cmp	r3, #1
 8001344:	d10b      	bne.n	800135e <main+0xca>
  	  {
  		  HAL_GPIO_TogglePin(DOT_GPIO_Port, DOT_Pin);
 8001346:	2110      	movs	r1, #16
 8001348:	4814      	ldr	r0, [pc, #80]	; (800139c <main+0x108>)
 800134a:	f000 fdbb 	bl	8001ec4 <HAL_GPIO_TogglePin>
  		  digitalClock();
 800134e:	f7ff ff71 	bl	8001234 <digitalClock>
  		  updateClockBuffer();
 8001352:	f7fe fefb 	bl	800014c <updateClockBuffer>
  		  setTimer1(1000);
 8001356:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800135a:	f000 f92b 	bl	80015b4 <setTimer1>
  	  }
  	  if(timer0_flag == 1)
 800135e:	4b10      	ldr	r3, [pc, #64]	; (80013a0 <main+0x10c>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d1b2      	bne.n	80012cc <main+0x38>
  	  {
  		  HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8001366:	2120      	movs	r1, #32
 8001368:	480c      	ldr	r0, [pc, #48]	; (800139c <main+0x108>)
 800136a:	f000 fdab 	bl	8001ec4 <HAL_GPIO_TogglePin>
  		  setTimer0(2000);
 800136e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001372:	f000 f905 	bl	8001580 <setTimer0>
      if(timer4_flag == 1)
 8001376:	e7a9      	b.n	80012cc <main+0x38>
 8001378:	20000080 	.word	0x20000080
 800137c:	2000007c 	.word	0x2000007c
 8001380:	20000074 	.word	0x20000074
 8001384:	20000054 	.word	0x20000054
 8001388:	08002edc 	.word	0x08002edc
 800138c:	2000006c 	.word	0x2000006c
 8001390:	20000050 	.word	0x20000050
 8001394:	08002ed8 	.word	0x08002ed8
 8001398:	20000064 	.word	0x20000064
 800139c:	40010800 	.word	0x40010800
 80013a0:	2000005c 	.word	0x2000005c

080013a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b090      	sub	sp, #64	; 0x40
 80013a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013aa:	f107 0318 	add.w	r3, r7, #24
 80013ae:	2228      	movs	r2, #40	; 0x28
 80013b0:	2100      	movs	r1, #0
 80013b2:	4618      	mov	r0, r3
 80013b4:	f001 fd7c 	bl	8002eb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013b8:	1d3b      	adds	r3, r7, #4
 80013ba:	2200      	movs	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
 80013be:	605a      	str	r2, [r3, #4]
 80013c0:	609a      	str	r2, [r3, #8]
 80013c2:	60da      	str	r2, [r3, #12]
 80013c4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013c6:	2302      	movs	r3, #2
 80013c8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013ca:	2301      	movs	r3, #1
 80013cc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013ce:	2310      	movs	r3, #16
 80013d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80013d2:	2300      	movs	r3, #0
 80013d4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013d6:	f107 0318 	add.w	r3, r7, #24
 80013da:	4618      	mov	r0, r3
 80013dc:	f000 fd8c 	bl	8001ef8 <HAL_RCC_OscConfig>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <SystemClock_Config+0x46>
  {
    Error_Handler();
 80013e6:	f000 f8c5 	bl	8001574 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013ea:	230f      	movs	r3, #15
 80013ec:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80013ee:	2300      	movs	r3, #0
 80013f0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013f2:	2300      	movs	r3, #0
 80013f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013f6:	2300      	movs	r3, #0
 80013f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013fa:	2300      	movs	r3, #0
 80013fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013fe:	1d3b      	adds	r3, r7, #4
 8001400:	2100      	movs	r1, #0
 8001402:	4618      	mov	r0, r3
 8001404:	f000 fff8 	bl	80023f8 <HAL_RCC_ClockConfig>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800140e:	f000 f8b1 	bl	8001574 <Error_Handler>
  }
}
 8001412:	bf00      	nop
 8001414:	3740      	adds	r7, #64	; 0x40
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
	...

0800141c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001422:	f107 0308 	add.w	r3, r7, #8
 8001426:	2200      	movs	r2, #0
 8001428:	601a      	str	r2, [r3, #0]
 800142a:	605a      	str	r2, [r3, #4]
 800142c:	609a      	str	r2, [r3, #8]
 800142e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001430:	463b      	mov	r3, r7
 8001432:	2200      	movs	r2, #0
 8001434:	601a      	str	r2, [r3, #0]
 8001436:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001438:	4b1d      	ldr	r3, [pc, #116]	; (80014b0 <MX_TIM2_Init+0x94>)
 800143a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800143e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001440:	4b1b      	ldr	r3, [pc, #108]	; (80014b0 <MX_TIM2_Init+0x94>)
 8001442:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001446:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001448:	4b19      	ldr	r3, [pc, #100]	; (80014b0 <MX_TIM2_Init+0x94>)
 800144a:	2200      	movs	r2, #0
 800144c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800144e:	4b18      	ldr	r3, [pc, #96]	; (80014b0 <MX_TIM2_Init+0x94>)
 8001450:	2209      	movs	r2, #9
 8001452:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001454:	4b16      	ldr	r3, [pc, #88]	; (80014b0 <MX_TIM2_Init+0x94>)
 8001456:	2200      	movs	r2, #0
 8001458:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800145a:	4b15      	ldr	r3, [pc, #84]	; (80014b0 <MX_TIM2_Init+0x94>)
 800145c:	2200      	movs	r2, #0
 800145e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001460:	4813      	ldr	r0, [pc, #76]	; (80014b0 <MX_TIM2_Init+0x94>)
 8001462:	f001 f925 	bl	80026b0 <HAL_TIM_Base_Init>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800146c:	f000 f882 	bl	8001574 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001470:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001474:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001476:	f107 0308 	add.w	r3, r7, #8
 800147a:	4619      	mov	r1, r3
 800147c:	480c      	ldr	r0, [pc, #48]	; (80014b0 <MX_TIM2_Init+0x94>)
 800147e:	f001 faa3 	bl	80029c8 <HAL_TIM_ConfigClockSource>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001488:	f000 f874 	bl	8001574 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800148c:	2300      	movs	r3, #0
 800148e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001490:	2300      	movs	r3, #0
 8001492:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001494:	463b      	mov	r3, r7
 8001496:	4619      	mov	r1, r3
 8001498:	4805      	ldr	r0, [pc, #20]	; (80014b0 <MX_TIM2_Init+0x94>)
 800149a:	f001 fc7b 	bl	8002d94 <HAL_TIMEx_MasterConfigSynchronization>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80014a4:	f000 f866 	bl	8001574 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014a8:	bf00      	nop
 80014aa:	3718      	adds	r7, #24
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	20000080 	.word	0x20000080

080014b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b086      	sub	sp, #24
 80014b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ba:	f107 0308 	add.w	r3, r7, #8
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]
 80014c2:	605a      	str	r2, [r3, #4]
 80014c4:	609a      	str	r2, [r3, #8]
 80014c6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c8:	4b22      	ldr	r3, [pc, #136]	; (8001554 <MX_GPIO_Init+0xa0>)
 80014ca:	699b      	ldr	r3, [r3, #24]
 80014cc:	4a21      	ldr	r2, [pc, #132]	; (8001554 <MX_GPIO_Init+0xa0>)
 80014ce:	f043 0304 	orr.w	r3, r3, #4
 80014d2:	6193      	str	r3, [r2, #24]
 80014d4:	4b1f      	ldr	r3, [pc, #124]	; (8001554 <MX_GPIO_Init+0xa0>)
 80014d6:	699b      	ldr	r3, [r3, #24]
 80014d8:	f003 0304 	and.w	r3, r3, #4
 80014dc:	607b      	str	r3, [r7, #4]
 80014de:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014e0:	4b1c      	ldr	r3, [pc, #112]	; (8001554 <MX_GPIO_Init+0xa0>)
 80014e2:	699b      	ldr	r3, [r3, #24]
 80014e4:	4a1b      	ldr	r2, [pc, #108]	; (8001554 <MX_GPIO_Init+0xa0>)
 80014e6:	f043 0308 	orr.w	r3, r3, #8
 80014ea:	6193      	str	r3, [r2, #24]
 80014ec:	4b19      	ldr	r3, [pc, #100]	; (8001554 <MX_GPIO_Init+0xa0>)
 80014ee:	699b      	ldr	r3, [r3, #24]
 80014f0:	f003 0308 	and.w	r3, r3, #8
 80014f4:	603b      	str	r3, [r7, #0]
 80014f6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ENM0_Pin|ENM1_Pin|DOT_Pin|LED_RED_Pin
 80014f8:	2201      	movs	r2, #1
 80014fa:	f64f 71fc 	movw	r1, #65532	; 0xfffc
 80014fe:	4816      	ldr	r0, [pc, #88]	; (8001558 <MX_GPIO_Init+0xa4>)
 8001500:	f000 fcc8 	bl	8001e94 <HAL_GPIO_WritePin>
                          |EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
                          |ENM2_Pin|ENM3_Pin|ENM4_Pin|ENM5_Pin
                          |ENM6_Pin|ENM7_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|ROW2_Pin
 8001504:	2201      	movs	r2, #1
 8001506:	f64f 717f 	movw	r1, #65407	; 0xff7f
 800150a:	4814      	ldr	r0, [pc, #80]	; (800155c <MX_GPIO_Init+0xa8>)
 800150c:	f000 fcc2 	bl	8001e94 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ENM0_Pin ENM1_Pin DOT_Pin LED_RED_Pin
                           EN0_Pin EN1_Pin EN2_Pin EN3_Pin
                           ENM2_Pin ENM3_Pin ENM4_Pin ENM5_Pin
                           ENM6_Pin ENM7_Pin */
  GPIO_InitStruct.Pin = ENM0_Pin|ENM1_Pin|DOT_Pin|LED_RED_Pin
 8001510:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8001514:	60bb      	str	r3, [r7, #8]
                          |EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
                          |ENM2_Pin|ENM3_Pin|ENM4_Pin|ENM5_Pin
                          |ENM6_Pin|ENM7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001516:	2301      	movs	r3, #1
 8001518:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151a:	2300      	movs	r3, #0
 800151c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800151e:	2302      	movs	r3, #2
 8001520:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001522:	f107 0308 	add.w	r3, r7, #8
 8001526:	4619      	mov	r1, r3
 8001528:	480b      	ldr	r0, [pc, #44]	; (8001558 <MX_GPIO_Init+0xa4>)
 800152a:	f000 fb39 	bl	8001ba0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin ROW2_Pin
                           ROW3_Pin ROW4_Pin ROW5_Pin ROW6_Pin
                           ROW7_Pin SEG3_Pin SEG4_Pin SEG5_Pin
                           SEG6_Pin ROW0_Pin ROW1_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|ROW2_Pin
 800152e:	f64f 737f 	movw	r3, #65407	; 0xff7f
 8001532:	60bb      	str	r3, [r7, #8]
                          |ROW3_Pin|ROW4_Pin|ROW5_Pin|ROW6_Pin
                          |ROW7_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin
                          |SEG6_Pin|ROW0_Pin|ROW1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001534:	2301      	movs	r3, #1
 8001536:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001538:	2300      	movs	r3, #0
 800153a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800153c:	2302      	movs	r3, #2
 800153e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001540:	f107 0308 	add.w	r3, r7, #8
 8001544:	4619      	mov	r1, r3
 8001546:	4805      	ldr	r0, [pc, #20]	; (800155c <MX_GPIO_Init+0xa8>)
 8001548:	f000 fb2a 	bl	8001ba0 <HAL_GPIO_Init>

}
 800154c:	bf00      	nop
 800154e:	3718      	adds	r7, #24
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40021000 	.word	0x40021000
 8001558:	40010800 	.word	0x40010800
 800155c:	40010c00 	.word	0x40010c00

08001560 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim )
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
		timer_run();
 8001568:	f000 f88c 	bl	8001684 <timer_run>
}
 800156c:	bf00      	nop
 800156e:	3708      	adds	r7, #8
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}

08001574 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001578:	b672      	cpsid	i
}
 800157a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800157c:	e7fe      	b.n	800157c <Error_Handler+0x8>
	...

08001580 <setTimer0>:
int timer4_flag = 0;

int TIMER_CYCLE = 10;

void setTimer0(int duration)
{
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
	timer0_counter = duration/TIMER_CYCLE;
 8001588:	4b07      	ldr	r3, [pc, #28]	; (80015a8 <setTimer0+0x28>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	687a      	ldr	r2, [r7, #4]
 800158e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001592:	4a06      	ldr	r2, [pc, #24]	; (80015ac <setTimer0+0x2c>)
 8001594:	6013      	str	r3, [r2, #0]
	timer0_flag = 0;
 8001596:	4b06      	ldr	r3, [pc, #24]	; (80015b0 <setTimer0+0x30>)
 8001598:	2200      	movs	r2, #0
 800159a:	601a      	str	r2, [r3, #0]
}
 800159c:	bf00      	nop
 800159e:	370c      	adds	r7, #12
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bc80      	pop	{r7}
 80015a4:	4770      	bx	lr
 80015a6:	bf00      	nop
 80015a8:	20000024 	.word	0x20000024
 80015ac:	20000058 	.word	0x20000058
 80015b0:	2000005c 	.word	0x2000005c

080015b4 <setTimer1>:

void setTimer1(int duration)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
	timer1_counter = duration/TIMER_CYCLE;
 80015bc:	4b07      	ldr	r3, [pc, #28]	; (80015dc <setTimer1+0x28>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	687a      	ldr	r2, [r7, #4]
 80015c2:	fb92 f3f3 	sdiv	r3, r2, r3
 80015c6:	4a06      	ldr	r2, [pc, #24]	; (80015e0 <setTimer1+0x2c>)
 80015c8:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 80015ca:	4b06      	ldr	r3, [pc, #24]	; (80015e4 <setTimer1+0x30>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]
}
 80015d0:	bf00      	nop
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bc80      	pop	{r7}
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop
 80015dc:	20000024 	.word	0x20000024
 80015e0:	20000060 	.word	0x20000060
 80015e4:	20000064 	.word	0x20000064

080015e8 <setTimer2>:

void setTimer2(int duration)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
	timer2_counter = duration/TIMER_CYCLE;
 80015f0:	4b07      	ldr	r3, [pc, #28]	; (8001610 <setTimer2+0x28>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	687a      	ldr	r2, [r7, #4]
 80015f6:	fb92 f3f3 	sdiv	r3, r2, r3
 80015fa:	4a06      	ldr	r2, [pc, #24]	; (8001614 <setTimer2+0x2c>)
 80015fc:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 80015fe:	4b06      	ldr	r3, [pc, #24]	; (8001618 <setTimer2+0x30>)
 8001600:	2200      	movs	r2, #0
 8001602:	601a      	str	r2, [r3, #0]
}
 8001604:	bf00      	nop
 8001606:	370c      	adds	r7, #12
 8001608:	46bd      	mov	sp, r7
 800160a:	bc80      	pop	{r7}
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	20000024 	.word	0x20000024
 8001614:	20000068 	.word	0x20000068
 8001618:	2000006c 	.word	0x2000006c

0800161c <setTimer3>:

void setTimer3(int duration)
{
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
	timer3_counter = duration/TIMER_CYCLE;
 8001624:	4b07      	ldr	r3, [pc, #28]	; (8001644 <setTimer3+0x28>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	687a      	ldr	r2, [r7, #4]
 800162a:	fb92 f3f3 	sdiv	r3, r2, r3
 800162e:	4a06      	ldr	r2, [pc, #24]	; (8001648 <setTimer3+0x2c>)
 8001630:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 8001632:	4b06      	ldr	r3, [pc, #24]	; (800164c <setTimer3+0x30>)
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]
}
 8001638:	bf00      	nop
 800163a:	370c      	adds	r7, #12
 800163c:	46bd      	mov	sp, r7
 800163e:	bc80      	pop	{r7}
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	20000024 	.word	0x20000024
 8001648:	20000070 	.word	0x20000070
 800164c:	20000074 	.word	0x20000074

08001650 <setTimer4>:

void setTimer4(int duration)
{
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
	timer4_counter = duration/TIMER_CYCLE;
 8001658:	4b07      	ldr	r3, [pc, #28]	; (8001678 <setTimer4+0x28>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	687a      	ldr	r2, [r7, #4]
 800165e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001662:	4a06      	ldr	r2, [pc, #24]	; (800167c <setTimer4+0x2c>)
 8001664:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 8001666:	4b06      	ldr	r3, [pc, #24]	; (8001680 <setTimer4+0x30>)
 8001668:	2200      	movs	r2, #0
 800166a:	601a      	str	r2, [r3, #0]
}
 800166c:	bf00      	nop
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	bc80      	pop	{r7}
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	20000024 	.word	0x20000024
 800167c:	20000078 	.word	0x20000078
 8001680:	2000007c 	.word	0x2000007c

08001684 <timer_run>:

void timer_run()
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
	//Running funtion of Timer0//
	if(timer0_counter > 0)
 8001688:	4b29      	ldr	r3, [pc, #164]	; (8001730 <timer_run+0xac>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	2b00      	cmp	r3, #0
 800168e:	dd0b      	ble.n	80016a8 <timer_run+0x24>
		{
			timer0_counter--;
 8001690:	4b27      	ldr	r3, [pc, #156]	; (8001730 <timer_run+0xac>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	3b01      	subs	r3, #1
 8001696:	4a26      	ldr	r2, [pc, #152]	; (8001730 <timer_run+0xac>)
 8001698:	6013      	str	r3, [r2, #0]
			if(timer0_counter == 0) timer0_flag = 1;
 800169a:	4b25      	ldr	r3, [pc, #148]	; (8001730 <timer_run+0xac>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d102      	bne.n	80016a8 <timer_run+0x24>
 80016a2:	4b24      	ldr	r3, [pc, #144]	; (8001734 <timer_run+0xb0>)
 80016a4:	2201      	movs	r2, #1
 80016a6:	601a      	str	r2, [r3, #0]
		}
	//Running funtion of Timer1//
	if(timer1_counter > 0)
 80016a8:	4b23      	ldr	r3, [pc, #140]	; (8001738 <timer_run+0xb4>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	dd0b      	ble.n	80016c8 <timer_run+0x44>
		{
			timer1_counter--;
 80016b0:	4b21      	ldr	r3, [pc, #132]	; (8001738 <timer_run+0xb4>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	3b01      	subs	r3, #1
 80016b6:	4a20      	ldr	r2, [pc, #128]	; (8001738 <timer_run+0xb4>)
 80016b8:	6013      	str	r3, [r2, #0]
			if(timer1_counter == 0) timer1_flag = 1;
 80016ba:	4b1f      	ldr	r3, [pc, #124]	; (8001738 <timer_run+0xb4>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d102      	bne.n	80016c8 <timer_run+0x44>
 80016c2:	4b1e      	ldr	r3, [pc, #120]	; (800173c <timer_run+0xb8>)
 80016c4:	2201      	movs	r2, #1
 80016c6:	601a      	str	r2, [r3, #0]
		}
	//Running funtion of Timer2//
	if(timer2_counter > 0)
 80016c8:	4b1d      	ldr	r3, [pc, #116]	; (8001740 <timer_run+0xbc>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	dd0b      	ble.n	80016e8 <timer_run+0x64>
		{
			timer2_counter--;
 80016d0:	4b1b      	ldr	r3, [pc, #108]	; (8001740 <timer_run+0xbc>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	3b01      	subs	r3, #1
 80016d6:	4a1a      	ldr	r2, [pc, #104]	; (8001740 <timer_run+0xbc>)
 80016d8:	6013      	str	r3, [r2, #0]
			if(timer2_counter == 0) timer2_flag = 1;
 80016da:	4b19      	ldr	r3, [pc, #100]	; (8001740 <timer_run+0xbc>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d102      	bne.n	80016e8 <timer_run+0x64>
 80016e2:	4b18      	ldr	r3, [pc, #96]	; (8001744 <timer_run+0xc0>)
 80016e4:	2201      	movs	r2, #1
 80016e6:	601a      	str	r2, [r3, #0]
		}
	//Running funtion of Timer3//
	if(timer3_counter > 0)
 80016e8:	4b17      	ldr	r3, [pc, #92]	; (8001748 <timer_run+0xc4>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	dd0b      	ble.n	8001708 <timer_run+0x84>
		{
			timer3_counter--;
 80016f0:	4b15      	ldr	r3, [pc, #84]	; (8001748 <timer_run+0xc4>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	3b01      	subs	r3, #1
 80016f6:	4a14      	ldr	r2, [pc, #80]	; (8001748 <timer_run+0xc4>)
 80016f8:	6013      	str	r3, [r2, #0]
			if(timer3_counter == 0) timer3_flag = 1;
 80016fa:	4b13      	ldr	r3, [pc, #76]	; (8001748 <timer_run+0xc4>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d102      	bne.n	8001708 <timer_run+0x84>
 8001702:	4b12      	ldr	r3, [pc, #72]	; (800174c <timer_run+0xc8>)
 8001704:	2201      	movs	r2, #1
 8001706:	601a      	str	r2, [r3, #0]
		}
	//Running funtion of Timer4//
	if(timer4_counter > 0)
 8001708:	4b11      	ldr	r3, [pc, #68]	; (8001750 <timer_run+0xcc>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2b00      	cmp	r3, #0
 800170e:	dd0b      	ble.n	8001728 <timer_run+0xa4>
		{
			timer4_counter--;
 8001710:	4b0f      	ldr	r3, [pc, #60]	; (8001750 <timer_run+0xcc>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	3b01      	subs	r3, #1
 8001716:	4a0e      	ldr	r2, [pc, #56]	; (8001750 <timer_run+0xcc>)
 8001718:	6013      	str	r3, [r2, #0]
			if(timer4_counter == 0) timer4_flag = 1;
 800171a:	4b0d      	ldr	r3, [pc, #52]	; (8001750 <timer_run+0xcc>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d102      	bne.n	8001728 <timer_run+0xa4>
 8001722:	4b0c      	ldr	r3, [pc, #48]	; (8001754 <timer_run+0xd0>)
 8001724:	2201      	movs	r2, #1
 8001726:	601a      	str	r2, [r3, #0]
		}
}
 8001728:	bf00      	nop
 800172a:	46bd      	mov	sp, r7
 800172c:	bc80      	pop	{r7}
 800172e:	4770      	bx	lr
 8001730:	20000058 	.word	0x20000058
 8001734:	2000005c 	.word	0x2000005c
 8001738:	20000060 	.word	0x20000060
 800173c:	20000064 	.word	0x20000064
 8001740:	20000068 	.word	0x20000068
 8001744:	2000006c 	.word	0x2000006c
 8001748:	20000070 	.word	0x20000070
 800174c:	20000074 	.word	0x20000074
 8001750:	20000078 	.word	0x20000078
 8001754:	2000007c 	.word	0x2000007c

08001758 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001758:	b480      	push	{r7}
 800175a:	b085      	sub	sp, #20
 800175c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800175e:	4b15      	ldr	r3, [pc, #84]	; (80017b4 <HAL_MspInit+0x5c>)
 8001760:	699b      	ldr	r3, [r3, #24]
 8001762:	4a14      	ldr	r2, [pc, #80]	; (80017b4 <HAL_MspInit+0x5c>)
 8001764:	f043 0301 	orr.w	r3, r3, #1
 8001768:	6193      	str	r3, [r2, #24]
 800176a:	4b12      	ldr	r3, [pc, #72]	; (80017b4 <HAL_MspInit+0x5c>)
 800176c:	699b      	ldr	r3, [r3, #24]
 800176e:	f003 0301 	and.w	r3, r3, #1
 8001772:	60bb      	str	r3, [r7, #8]
 8001774:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001776:	4b0f      	ldr	r3, [pc, #60]	; (80017b4 <HAL_MspInit+0x5c>)
 8001778:	69db      	ldr	r3, [r3, #28]
 800177a:	4a0e      	ldr	r2, [pc, #56]	; (80017b4 <HAL_MspInit+0x5c>)
 800177c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001780:	61d3      	str	r3, [r2, #28]
 8001782:	4b0c      	ldr	r3, [pc, #48]	; (80017b4 <HAL_MspInit+0x5c>)
 8001784:	69db      	ldr	r3, [r3, #28]
 8001786:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800178a:	607b      	str	r3, [r7, #4]
 800178c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800178e:	4b0a      	ldr	r3, [pc, #40]	; (80017b8 <HAL_MspInit+0x60>)
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800179a:	60fb      	str	r3, [r7, #12]
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	4a04      	ldr	r2, [pc, #16]	; (80017b8 <HAL_MspInit+0x60>)
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017aa:	bf00      	nop
 80017ac:	3714      	adds	r7, #20
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bc80      	pop	{r7}
 80017b2:	4770      	bx	lr
 80017b4:	40021000 	.word	0x40021000
 80017b8:	40010000 	.word	0x40010000

080017bc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017cc:	d113      	bne.n	80017f6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017ce:	4b0c      	ldr	r3, [pc, #48]	; (8001800 <HAL_TIM_Base_MspInit+0x44>)
 80017d0:	69db      	ldr	r3, [r3, #28]
 80017d2:	4a0b      	ldr	r2, [pc, #44]	; (8001800 <HAL_TIM_Base_MspInit+0x44>)
 80017d4:	f043 0301 	orr.w	r3, r3, #1
 80017d8:	61d3      	str	r3, [r2, #28]
 80017da:	4b09      	ldr	r3, [pc, #36]	; (8001800 <HAL_TIM_Base_MspInit+0x44>)
 80017dc:	69db      	ldr	r3, [r3, #28]
 80017de:	f003 0301 	and.w	r3, r3, #1
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80017e6:	2200      	movs	r2, #0
 80017e8:	2100      	movs	r1, #0
 80017ea:	201c      	movs	r0, #28
 80017ec:	f000 f9a1 	bl	8001b32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80017f0:	201c      	movs	r0, #28
 80017f2:	f000 f9ba 	bl	8001b6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80017f6:	bf00      	nop
 80017f8:	3710      	adds	r7, #16
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	40021000 	.word	0x40021000

08001804 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001808:	e7fe      	b.n	8001808 <NMI_Handler+0x4>

0800180a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800180a:	b480      	push	{r7}
 800180c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800180e:	e7fe      	b.n	800180e <HardFault_Handler+0x4>

08001810 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001814:	e7fe      	b.n	8001814 <MemManage_Handler+0x4>

08001816 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001816:	b480      	push	{r7}
 8001818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800181a:	e7fe      	b.n	800181a <BusFault_Handler+0x4>

0800181c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001820:	e7fe      	b.n	8001820 <UsageFault_Handler+0x4>

08001822 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001822:	b480      	push	{r7}
 8001824:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001826:	bf00      	nop
 8001828:	46bd      	mov	sp, r7
 800182a:	bc80      	pop	{r7}
 800182c:	4770      	bx	lr

0800182e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800182e:	b480      	push	{r7}
 8001830:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001832:	bf00      	nop
 8001834:	46bd      	mov	sp, r7
 8001836:	bc80      	pop	{r7}
 8001838:	4770      	bx	lr

0800183a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800183a:	b480      	push	{r7}
 800183c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800183e:	bf00      	nop
 8001840:	46bd      	mov	sp, r7
 8001842:	bc80      	pop	{r7}
 8001844:	4770      	bx	lr

08001846 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001846:	b580      	push	{r7, lr}
 8001848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800184a:	f000 f87f 	bl	800194c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800184e:	bf00      	nop
 8001850:	bd80      	pop	{r7, pc}
	...

08001854 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001858:	4802      	ldr	r0, [pc, #8]	; (8001864 <TIM2_IRQHandler+0x10>)
 800185a:	f000 ffc5 	bl	80027e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800185e:	bf00      	nop
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	20000080 	.word	0x20000080

08001868 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800186c:	bf00      	nop
 800186e:	46bd      	mov	sp, r7
 8001870:	bc80      	pop	{r7}
 8001872:	4770      	bx	lr

08001874 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001874:	f7ff fff8 	bl	8001868 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001878:	480b      	ldr	r0, [pc, #44]	; (80018a8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800187a:	490c      	ldr	r1, [pc, #48]	; (80018ac <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800187c:	4a0c      	ldr	r2, [pc, #48]	; (80018b0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800187e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001880:	e002      	b.n	8001888 <LoopCopyDataInit>

08001882 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001882:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001884:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001886:	3304      	adds	r3, #4

08001888 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001888:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800188a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800188c:	d3f9      	bcc.n	8001882 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800188e:	4a09      	ldr	r2, [pc, #36]	; (80018b4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001890:	4c09      	ldr	r4, [pc, #36]	; (80018b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001892:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001894:	e001      	b.n	800189a <LoopFillZerobss>

08001896 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001896:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001898:	3204      	adds	r2, #4

0800189a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800189a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800189c:	d3fb      	bcc.n	8001896 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800189e:	f001 fae3 	bl	8002e68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018a2:	f7ff fcf7 	bl	8001294 <main>
  bx lr
 80018a6:	4770      	bx	lr
  ldr r0, =_sdata
 80018a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018ac:	20000034 	.word	0x20000034
  ldr r2, =_sidata
 80018b0:	08002f0c 	.word	0x08002f0c
  ldr r2, =_sbss
 80018b4:	20000034 	.word	0x20000034
  ldr r4, =_ebss
 80018b8:	200000cc 	.word	0x200000cc

080018bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80018bc:	e7fe      	b.n	80018bc <ADC1_2_IRQHandler>
	...

080018c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018c4:	4b08      	ldr	r3, [pc, #32]	; (80018e8 <HAL_Init+0x28>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a07      	ldr	r2, [pc, #28]	; (80018e8 <HAL_Init+0x28>)
 80018ca:	f043 0310 	orr.w	r3, r3, #16
 80018ce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018d0:	2003      	movs	r0, #3
 80018d2:	f000 f923 	bl	8001b1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018d6:	200f      	movs	r0, #15
 80018d8:	f000 f808 	bl	80018ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018dc:	f7ff ff3c 	bl	8001758 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018e0:	2300      	movs	r3, #0
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	40022000 	.word	0x40022000

080018ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018f4:	4b12      	ldr	r3, [pc, #72]	; (8001940 <HAL_InitTick+0x54>)
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	4b12      	ldr	r3, [pc, #72]	; (8001944 <HAL_InitTick+0x58>)
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	4619      	mov	r1, r3
 80018fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001902:	fbb3 f3f1 	udiv	r3, r3, r1
 8001906:	fbb2 f3f3 	udiv	r3, r2, r3
 800190a:	4618      	mov	r0, r3
 800190c:	f000 f93b 	bl	8001b86 <HAL_SYSTICK_Config>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e00e      	b.n	8001938 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2b0f      	cmp	r3, #15
 800191e:	d80a      	bhi.n	8001936 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001920:	2200      	movs	r2, #0
 8001922:	6879      	ldr	r1, [r7, #4]
 8001924:	f04f 30ff 	mov.w	r0, #4294967295
 8001928:	f000 f903 	bl	8001b32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800192c:	4a06      	ldr	r2, [pc, #24]	; (8001948 <HAL_InitTick+0x5c>)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001932:	2300      	movs	r3, #0
 8001934:	e000      	b.n	8001938 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
}
 8001938:	4618      	mov	r0, r3
 800193a:	3708      	adds	r7, #8
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	20000028 	.word	0x20000028
 8001944:	20000030 	.word	0x20000030
 8001948:	2000002c 	.word	0x2000002c

0800194c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001950:	4b05      	ldr	r3, [pc, #20]	; (8001968 <HAL_IncTick+0x1c>)
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	461a      	mov	r2, r3
 8001956:	4b05      	ldr	r3, [pc, #20]	; (800196c <HAL_IncTick+0x20>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4413      	add	r3, r2
 800195c:	4a03      	ldr	r2, [pc, #12]	; (800196c <HAL_IncTick+0x20>)
 800195e:	6013      	str	r3, [r2, #0]
}
 8001960:	bf00      	nop
 8001962:	46bd      	mov	sp, r7
 8001964:	bc80      	pop	{r7}
 8001966:	4770      	bx	lr
 8001968:	20000030 	.word	0x20000030
 800196c:	200000c8 	.word	0x200000c8

08001970 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  return uwTick;
 8001974:	4b02      	ldr	r3, [pc, #8]	; (8001980 <HAL_GetTick+0x10>)
 8001976:	681b      	ldr	r3, [r3, #0]
}
 8001978:	4618      	mov	r0, r3
 800197a:	46bd      	mov	sp, r7
 800197c:	bc80      	pop	{r7}
 800197e:	4770      	bx	lr
 8001980:	200000c8 	.word	0x200000c8

08001984 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001984:	b480      	push	{r7}
 8001986:	b085      	sub	sp, #20
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	f003 0307 	and.w	r3, r3, #7
 8001992:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001994:	4b0c      	ldr	r3, [pc, #48]	; (80019c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800199a:	68ba      	ldr	r2, [r7, #8]
 800199c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019a0:	4013      	ands	r3, r2
 80019a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019b6:	4a04      	ldr	r2, [pc, #16]	; (80019c8 <__NVIC_SetPriorityGrouping+0x44>)
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	60d3      	str	r3, [r2, #12]
}
 80019bc:	bf00      	nop
 80019be:	3714      	adds	r7, #20
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bc80      	pop	{r7}
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	e000ed00 	.word	0xe000ed00

080019cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019d0:	4b04      	ldr	r3, [pc, #16]	; (80019e4 <__NVIC_GetPriorityGrouping+0x18>)
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	0a1b      	lsrs	r3, r3, #8
 80019d6:	f003 0307 	and.w	r3, r3, #7
}
 80019da:	4618      	mov	r0, r3
 80019dc:	46bd      	mov	sp, r7
 80019de:	bc80      	pop	{r7}
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	e000ed00 	.word	0xe000ed00

080019e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	4603      	mov	r3, r0
 80019f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	db0b      	blt.n	8001a12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019fa:	79fb      	ldrb	r3, [r7, #7]
 80019fc:	f003 021f 	and.w	r2, r3, #31
 8001a00:	4906      	ldr	r1, [pc, #24]	; (8001a1c <__NVIC_EnableIRQ+0x34>)
 8001a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a06:	095b      	lsrs	r3, r3, #5
 8001a08:	2001      	movs	r0, #1
 8001a0a:	fa00 f202 	lsl.w	r2, r0, r2
 8001a0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a12:	bf00      	nop
 8001a14:	370c      	adds	r7, #12
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bc80      	pop	{r7}
 8001a1a:	4770      	bx	lr
 8001a1c:	e000e100 	.word	0xe000e100

08001a20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	4603      	mov	r3, r0
 8001a28:	6039      	str	r1, [r7, #0]
 8001a2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	db0a      	blt.n	8001a4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	b2da      	uxtb	r2, r3
 8001a38:	490c      	ldr	r1, [pc, #48]	; (8001a6c <__NVIC_SetPriority+0x4c>)
 8001a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3e:	0112      	lsls	r2, r2, #4
 8001a40:	b2d2      	uxtb	r2, r2
 8001a42:	440b      	add	r3, r1
 8001a44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a48:	e00a      	b.n	8001a60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	b2da      	uxtb	r2, r3
 8001a4e:	4908      	ldr	r1, [pc, #32]	; (8001a70 <__NVIC_SetPriority+0x50>)
 8001a50:	79fb      	ldrb	r3, [r7, #7]
 8001a52:	f003 030f 	and.w	r3, r3, #15
 8001a56:	3b04      	subs	r3, #4
 8001a58:	0112      	lsls	r2, r2, #4
 8001a5a:	b2d2      	uxtb	r2, r2
 8001a5c:	440b      	add	r3, r1
 8001a5e:	761a      	strb	r2, [r3, #24]
}
 8001a60:	bf00      	nop
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bc80      	pop	{r7}
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	e000e100 	.word	0xe000e100
 8001a70:	e000ed00 	.word	0xe000ed00

08001a74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b089      	sub	sp, #36	; 0x24
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	60f8      	str	r0, [r7, #12]
 8001a7c:	60b9      	str	r1, [r7, #8]
 8001a7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	f003 0307 	and.w	r3, r3, #7
 8001a86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a88:	69fb      	ldr	r3, [r7, #28]
 8001a8a:	f1c3 0307 	rsb	r3, r3, #7
 8001a8e:	2b04      	cmp	r3, #4
 8001a90:	bf28      	it	cs
 8001a92:	2304      	movcs	r3, #4
 8001a94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	3304      	adds	r3, #4
 8001a9a:	2b06      	cmp	r3, #6
 8001a9c:	d902      	bls.n	8001aa4 <NVIC_EncodePriority+0x30>
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	3b03      	subs	r3, #3
 8001aa2:	e000      	b.n	8001aa6 <NVIC_EncodePriority+0x32>
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8001aac:	69bb      	ldr	r3, [r7, #24]
 8001aae:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab2:	43da      	mvns	r2, r3
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	401a      	ands	r2, r3
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001abc:	f04f 31ff 	mov.w	r1, #4294967295
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ac6:	43d9      	mvns	r1, r3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001acc:	4313      	orrs	r3, r2
         );
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3724      	adds	r7, #36	; 0x24
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bc80      	pop	{r7}
 8001ad6:	4770      	bx	lr

08001ad8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	3b01      	subs	r3, #1
 8001ae4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ae8:	d301      	bcc.n	8001aee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001aea:	2301      	movs	r3, #1
 8001aec:	e00f      	b.n	8001b0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001aee:	4a0a      	ldr	r2, [pc, #40]	; (8001b18 <SysTick_Config+0x40>)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	3b01      	subs	r3, #1
 8001af4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001af6:	210f      	movs	r1, #15
 8001af8:	f04f 30ff 	mov.w	r0, #4294967295
 8001afc:	f7ff ff90 	bl	8001a20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b00:	4b05      	ldr	r3, [pc, #20]	; (8001b18 <SysTick_Config+0x40>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b06:	4b04      	ldr	r3, [pc, #16]	; (8001b18 <SysTick_Config+0x40>)
 8001b08:	2207      	movs	r2, #7
 8001b0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b0c:	2300      	movs	r3, #0
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3708      	adds	r7, #8
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	e000e010 	.word	0xe000e010

08001b1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b24:	6878      	ldr	r0, [r7, #4]
 8001b26:	f7ff ff2d 	bl	8001984 <__NVIC_SetPriorityGrouping>
}
 8001b2a:	bf00      	nop
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}

08001b32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b32:	b580      	push	{r7, lr}
 8001b34:	b086      	sub	sp, #24
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	4603      	mov	r3, r0
 8001b3a:	60b9      	str	r1, [r7, #8]
 8001b3c:	607a      	str	r2, [r7, #4]
 8001b3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b40:	2300      	movs	r3, #0
 8001b42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b44:	f7ff ff42 	bl	80019cc <__NVIC_GetPriorityGrouping>
 8001b48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b4a:	687a      	ldr	r2, [r7, #4]
 8001b4c:	68b9      	ldr	r1, [r7, #8]
 8001b4e:	6978      	ldr	r0, [r7, #20]
 8001b50:	f7ff ff90 	bl	8001a74 <NVIC_EncodePriority>
 8001b54:	4602      	mov	r2, r0
 8001b56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b5a:	4611      	mov	r1, r2
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7ff ff5f 	bl	8001a20 <__NVIC_SetPriority>
}
 8001b62:	bf00      	nop
 8001b64:	3718      	adds	r7, #24
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}

08001b6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b6a:	b580      	push	{r7, lr}
 8001b6c:	b082      	sub	sp, #8
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	4603      	mov	r3, r0
 8001b72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff ff35 	bl	80019e8 <__NVIC_EnableIRQ>
}
 8001b7e:	bf00      	nop
 8001b80:	3708      	adds	r7, #8
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}

08001b86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b86:	b580      	push	{r7, lr}
 8001b88:	b082      	sub	sp, #8
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f7ff ffa2 	bl	8001ad8 <SysTick_Config>
 8001b94:	4603      	mov	r3, r0
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
	...

08001ba0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b08b      	sub	sp, #44	; 0x2c
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001baa:	2300      	movs	r3, #0
 8001bac:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bb2:	e148      	b.n	8001e46 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	69fa      	ldr	r2, [r7, #28]
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001bc8:	69ba      	ldr	r2, [r7, #24]
 8001bca:	69fb      	ldr	r3, [r7, #28]
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	f040 8137 	bne.w	8001e40 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	4aa3      	ldr	r2, [pc, #652]	; (8001e64 <HAL_GPIO_Init+0x2c4>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d05e      	beq.n	8001c9a <HAL_GPIO_Init+0xfa>
 8001bdc:	4aa1      	ldr	r2, [pc, #644]	; (8001e64 <HAL_GPIO_Init+0x2c4>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d875      	bhi.n	8001cce <HAL_GPIO_Init+0x12e>
 8001be2:	4aa1      	ldr	r2, [pc, #644]	; (8001e68 <HAL_GPIO_Init+0x2c8>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d058      	beq.n	8001c9a <HAL_GPIO_Init+0xfa>
 8001be8:	4a9f      	ldr	r2, [pc, #636]	; (8001e68 <HAL_GPIO_Init+0x2c8>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d86f      	bhi.n	8001cce <HAL_GPIO_Init+0x12e>
 8001bee:	4a9f      	ldr	r2, [pc, #636]	; (8001e6c <HAL_GPIO_Init+0x2cc>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d052      	beq.n	8001c9a <HAL_GPIO_Init+0xfa>
 8001bf4:	4a9d      	ldr	r2, [pc, #628]	; (8001e6c <HAL_GPIO_Init+0x2cc>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d869      	bhi.n	8001cce <HAL_GPIO_Init+0x12e>
 8001bfa:	4a9d      	ldr	r2, [pc, #628]	; (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d04c      	beq.n	8001c9a <HAL_GPIO_Init+0xfa>
 8001c00:	4a9b      	ldr	r2, [pc, #620]	; (8001e70 <HAL_GPIO_Init+0x2d0>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d863      	bhi.n	8001cce <HAL_GPIO_Init+0x12e>
 8001c06:	4a9b      	ldr	r2, [pc, #620]	; (8001e74 <HAL_GPIO_Init+0x2d4>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d046      	beq.n	8001c9a <HAL_GPIO_Init+0xfa>
 8001c0c:	4a99      	ldr	r2, [pc, #612]	; (8001e74 <HAL_GPIO_Init+0x2d4>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d85d      	bhi.n	8001cce <HAL_GPIO_Init+0x12e>
 8001c12:	2b12      	cmp	r3, #18
 8001c14:	d82a      	bhi.n	8001c6c <HAL_GPIO_Init+0xcc>
 8001c16:	2b12      	cmp	r3, #18
 8001c18:	d859      	bhi.n	8001cce <HAL_GPIO_Init+0x12e>
 8001c1a:	a201      	add	r2, pc, #4	; (adr r2, 8001c20 <HAL_GPIO_Init+0x80>)
 8001c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c20:	08001c9b 	.word	0x08001c9b
 8001c24:	08001c75 	.word	0x08001c75
 8001c28:	08001c87 	.word	0x08001c87
 8001c2c:	08001cc9 	.word	0x08001cc9
 8001c30:	08001ccf 	.word	0x08001ccf
 8001c34:	08001ccf 	.word	0x08001ccf
 8001c38:	08001ccf 	.word	0x08001ccf
 8001c3c:	08001ccf 	.word	0x08001ccf
 8001c40:	08001ccf 	.word	0x08001ccf
 8001c44:	08001ccf 	.word	0x08001ccf
 8001c48:	08001ccf 	.word	0x08001ccf
 8001c4c:	08001ccf 	.word	0x08001ccf
 8001c50:	08001ccf 	.word	0x08001ccf
 8001c54:	08001ccf 	.word	0x08001ccf
 8001c58:	08001ccf 	.word	0x08001ccf
 8001c5c:	08001ccf 	.word	0x08001ccf
 8001c60:	08001ccf 	.word	0x08001ccf
 8001c64:	08001c7d 	.word	0x08001c7d
 8001c68:	08001c91 	.word	0x08001c91
 8001c6c:	4a82      	ldr	r2, [pc, #520]	; (8001e78 <HAL_GPIO_Init+0x2d8>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d013      	beq.n	8001c9a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c72:	e02c      	b.n	8001cce <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	623b      	str	r3, [r7, #32]
          break;
 8001c7a:	e029      	b.n	8001cd0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	3304      	adds	r3, #4
 8001c82:	623b      	str	r3, [r7, #32]
          break;
 8001c84:	e024      	b.n	8001cd0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	68db      	ldr	r3, [r3, #12]
 8001c8a:	3308      	adds	r3, #8
 8001c8c:	623b      	str	r3, [r7, #32]
          break;
 8001c8e:	e01f      	b.n	8001cd0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	68db      	ldr	r3, [r3, #12]
 8001c94:	330c      	adds	r3, #12
 8001c96:	623b      	str	r3, [r7, #32]
          break;
 8001c98:	e01a      	b.n	8001cd0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d102      	bne.n	8001ca8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001ca2:	2304      	movs	r3, #4
 8001ca4:	623b      	str	r3, [r7, #32]
          break;
 8001ca6:	e013      	b.n	8001cd0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d105      	bne.n	8001cbc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cb0:	2308      	movs	r3, #8
 8001cb2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	69fa      	ldr	r2, [r7, #28]
 8001cb8:	611a      	str	r2, [r3, #16]
          break;
 8001cba:	e009      	b.n	8001cd0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cbc:	2308      	movs	r3, #8
 8001cbe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	69fa      	ldr	r2, [r7, #28]
 8001cc4:	615a      	str	r2, [r3, #20]
          break;
 8001cc6:	e003      	b.n	8001cd0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	623b      	str	r3, [r7, #32]
          break;
 8001ccc:	e000      	b.n	8001cd0 <HAL_GPIO_Init+0x130>
          break;
 8001cce:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001cd0:	69bb      	ldr	r3, [r7, #24]
 8001cd2:	2bff      	cmp	r3, #255	; 0xff
 8001cd4:	d801      	bhi.n	8001cda <HAL_GPIO_Init+0x13a>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	e001      	b.n	8001cde <HAL_GPIO_Init+0x13e>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	3304      	adds	r3, #4
 8001cde:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ce0:	69bb      	ldr	r3, [r7, #24]
 8001ce2:	2bff      	cmp	r3, #255	; 0xff
 8001ce4:	d802      	bhi.n	8001cec <HAL_GPIO_Init+0x14c>
 8001ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	e002      	b.n	8001cf2 <HAL_GPIO_Init+0x152>
 8001cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cee:	3b08      	subs	r3, #8
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	210f      	movs	r1, #15
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8001d00:	43db      	mvns	r3, r3
 8001d02:	401a      	ands	r2, r3
 8001d04:	6a39      	ldr	r1, [r7, #32]
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	fa01 f303 	lsl.w	r3, r1, r3
 8001d0c:	431a      	orrs	r2, r3
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	f000 8090 	beq.w	8001e40 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d20:	4b56      	ldr	r3, [pc, #344]	; (8001e7c <HAL_GPIO_Init+0x2dc>)
 8001d22:	699b      	ldr	r3, [r3, #24]
 8001d24:	4a55      	ldr	r2, [pc, #340]	; (8001e7c <HAL_GPIO_Init+0x2dc>)
 8001d26:	f043 0301 	orr.w	r3, r3, #1
 8001d2a:	6193      	str	r3, [r2, #24]
 8001d2c:	4b53      	ldr	r3, [pc, #332]	; (8001e7c <HAL_GPIO_Init+0x2dc>)
 8001d2e:	699b      	ldr	r3, [r3, #24]
 8001d30:	f003 0301 	and.w	r3, r3, #1
 8001d34:	60bb      	str	r3, [r7, #8]
 8001d36:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d38:	4a51      	ldr	r2, [pc, #324]	; (8001e80 <HAL_GPIO_Init+0x2e0>)
 8001d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d3c:	089b      	lsrs	r3, r3, #2
 8001d3e:	3302      	adds	r3, #2
 8001d40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d44:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d48:	f003 0303 	and.w	r3, r3, #3
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	220f      	movs	r2, #15
 8001d50:	fa02 f303 	lsl.w	r3, r2, r3
 8001d54:	43db      	mvns	r3, r3
 8001d56:	68fa      	ldr	r2, [r7, #12]
 8001d58:	4013      	ands	r3, r2
 8001d5a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	4a49      	ldr	r2, [pc, #292]	; (8001e84 <HAL_GPIO_Init+0x2e4>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d00d      	beq.n	8001d80 <HAL_GPIO_Init+0x1e0>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	4a48      	ldr	r2, [pc, #288]	; (8001e88 <HAL_GPIO_Init+0x2e8>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d007      	beq.n	8001d7c <HAL_GPIO_Init+0x1dc>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	4a47      	ldr	r2, [pc, #284]	; (8001e8c <HAL_GPIO_Init+0x2ec>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d101      	bne.n	8001d78 <HAL_GPIO_Init+0x1d8>
 8001d74:	2302      	movs	r3, #2
 8001d76:	e004      	b.n	8001d82 <HAL_GPIO_Init+0x1e2>
 8001d78:	2303      	movs	r3, #3
 8001d7a:	e002      	b.n	8001d82 <HAL_GPIO_Init+0x1e2>
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e000      	b.n	8001d82 <HAL_GPIO_Init+0x1e2>
 8001d80:	2300      	movs	r3, #0
 8001d82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d84:	f002 0203 	and.w	r2, r2, #3
 8001d88:	0092      	lsls	r2, r2, #2
 8001d8a:	4093      	lsls	r3, r2
 8001d8c:	68fa      	ldr	r2, [r7, #12]
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d92:	493b      	ldr	r1, [pc, #236]	; (8001e80 <HAL_GPIO_Init+0x2e0>)
 8001d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d96:	089b      	lsrs	r3, r3, #2
 8001d98:	3302      	adds	r3, #2
 8001d9a:	68fa      	ldr	r2, [r7, #12]
 8001d9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d006      	beq.n	8001dba <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001dac:	4b38      	ldr	r3, [pc, #224]	; (8001e90 <HAL_GPIO_Init+0x2f0>)
 8001dae:	689a      	ldr	r2, [r3, #8]
 8001db0:	4937      	ldr	r1, [pc, #220]	; (8001e90 <HAL_GPIO_Init+0x2f0>)
 8001db2:	69bb      	ldr	r3, [r7, #24]
 8001db4:	4313      	orrs	r3, r2
 8001db6:	608b      	str	r3, [r1, #8]
 8001db8:	e006      	b.n	8001dc8 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001dba:	4b35      	ldr	r3, [pc, #212]	; (8001e90 <HAL_GPIO_Init+0x2f0>)
 8001dbc:	689a      	ldr	r2, [r3, #8]
 8001dbe:	69bb      	ldr	r3, [r7, #24]
 8001dc0:	43db      	mvns	r3, r3
 8001dc2:	4933      	ldr	r1, [pc, #204]	; (8001e90 <HAL_GPIO_Init+0x2f0>)
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d006      	beq.n	8001de2 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001dd4:	4b2e      	ldr	r3, [pc, #184]	; (8001e90 <HAL_GPIO_Init+0x2f0>)
 8001dd6:	68da      	ldr	r2, [r3, #12]
 8001dd8:	492d      	ldr	r1, [pc, #180]	; (8001e90 <HAL_GPIO_Init+0x2f0>)
 8001dda:	69bb      	ldr	r3, [r7, #24]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	60cb      	str	r3, [r1, #12]
 8001de0:	e006      	b.n	8001df0 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001de2:	4b2b      	ldr	r3, [pc, #172]	; (8001e90 <HAL_GPIO_Init+0x2f0>)
 8001de4:	68da      	ldr	r2, [r3, #12]
 8001de6:	69bb      	ldr	r3, [r7, #24]
 8001de8:	43db      	mvns	r3, r3
 8001dea:	4929      	ldr	r1, [pc, #164]	; (8001e90 <HAL_GPIO_Init+0x2f0>)
 8001dec:	4013      	ands	r3, r2
 8001dee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d006      	beq.n	8001e0a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001dfc:	4b24      	ldr	r3, [pc, #144]	; (8001e90 <HAL_GPIO_Init+0x2f0>)
 8001dfe:	685a      	ldr	r2, [r3, #4]
 8001e00:	4923      	ldr	r1, [pc, #140]	; (8001e90 <HAL_GPIO_Init+0x2f0>)
 8001e02:	69bb      	ldr	r3, [r7, #24]
 8001e04:	4313      	orrs	r3, r2
 8001e06:	604b      	str	r3, [r1, #4]
 8001e08:	e006      	b.n	8001e18 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e0a:	4b21      	ldr	r3, [pc, #132]	; (8001e90 <HAL_GPIO_Init+0x2f0>)
 8001e0c:	685a      	ldr	r2, [r3, #4]
 8001e0e:	69bb      	ldr	r3, [r7, #24]
 8001e10:	43db      	mvns	r3, r3
 8001e12:	491f      	ldr	r1, [pc, #124]	; (8001e90 <HAL_GPIO_Init+0x2f0>)
 8001e14:	4013      	ands	r3, r2
 8001e16:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d006      	beq.n	8001e32 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e24:	4b1a      	ldr	r3, [pc, #104]	; (8001e90 <HAL_GPIO_Init+0x2f0>)
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	4919      	ldr	r1, [pc, #100]	; (8001e90 <HAL_GPIO_Init+0x2f0>)
 8001e2a:	69bb      	ldr	r3, [r7, #24]
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	600b      	str	r3, [r1, #0]
 8001e30:	e006      	b.n	8001e40 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e32:	4b17      	ldr	r3, [pc, #92]	; (8001e90 <HAL_GPIO_Init+0x2f0>)
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	69bb      	ldr	r3, [r7, #24]
 8001e38:	43db      	mvns	r3, r3
 8001e3a:	4915      	ldr	r1, [pc, #84]	; (8001e90 <HAL_GPIO_Init+0x2f0>)
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e42:	3301      	adds	r3, #1
 8001e44:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e4c:	fa22 f303 	lsr.w	r3, r2, r3
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	f47f aeaf 	bne.w	8001bb4 <HAL_GPIO_Init+0x14>
  }
}
 8001e56:	bf00      	nop
 8001e58:	bf00      	nop
 8001e5a:	372c      	adds	r7, #44	; 0x2c
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bc80      	pop	{r7}
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	10320000 	.word	0x10320000
 8001e68:	10310000 	.word	0x10310000
 8001e6c:	10220000 	.word	0x10220000
 8001e70:	10210000 	.word	0x10210000
 8001e74:	10120000 	.word	0x10120000
 8001e78:	10110000 	.word	0x10110000
 8001e7c:	40021000 	.word	0x40021000
 8001e80:	40010000 	.word	0x40010000
 8001e84:	40010800 	.word	0x40010800
 8001e88:	40010c00 	.word	0x40010c00
 8001e8c:	40011000 	.word	0x40011000
 8001e90:	40010400 	.word	0x40010400

08001e94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	807b      	strh	r3, [r7, #2]
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ea4:	787b      	ldrb	r3, [r7, #1]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d003      	beq.n	8001eb2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001eaa:	887a      	ldrh	r2, [r7, #2]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001eb0:	e003      	b.n	8001eba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001eb2:	887b      	ldrh	r3, [r7, #2]
 8001eb4:	041a      	lsls	r2, r3, #16
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	611a      	str	r2, [r3, #16]
}
 8001eba:	bf00      	nop
 8001ebc:	370c      	adds	r7, #12
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bc80      	pop	{r7}
 8001ec2:	4770      	bx	lr

08001ec4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b085      	sub	sp, #20
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	460b      	mov	r3, r1
 8001ece:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	68db      	ldr	r3, [r3, #12]
 8001ed4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ed6:	887a      	ldrh	r2, [r7, #2]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	4013      	ands	r3, r2
 8001edc:	041a      	lsls	r2, r3, #16
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	43d9      	mvns	r1, r3
 8001ee2:	887b      	ldrh	r3, [r7, #2]
 8001ee4:	400b      	ands	r3, r1
 8001ee6:	431a      	orrs	r2, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	611a      	str	r2, [r3, #16]
}
 8001eec:	bf00      	nop
 8001eee:	3714      	adds	r7, #20
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bc80      	pop	{r7}
 8001ef4:	4770      	bx	lr
	...

08001ef8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b086      	sub	sp, #24
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d101      	bne.n	8001f0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e26c      	b.n	80023e4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 0301 	and.w	r3, r3, #1
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	f000 8087 	beq.w	8002026 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f18:	4b92      	ldr	r3, [pc, #584]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f003 030c 	and.w	r3, r3, #12
 8001f20:	2b04      	cmp	r3, #4
 8001f22:	d00c      	beq.n	8001f3e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f24:	4b8f      	ldr	r3, [pc, #572]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f003 030c 	and.w	r3, r3, #12
 8001f2c:	2b08      	cmp	r3, #8
 8001f2e:	d112      	bne.n	8001f56 <HAL_RCC_OscConfig+0x5e>
 8001f30:	4b8c      	ldr	r3, [pc, #560]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f3c:	d10b      	bne.n	8001f56 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f3e:	4b89      	ldr	r3, [pc, #548]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d06c      	beq.n	8002024 <HAL_RCC_OscConfig+0x12c>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d168      	bne.n	8002024 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e246      	b.n	80023e4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f5e:	d106      	bne.n	8001f6e <HAL_RCC_OscConfig+0x76>
 8001f60:	4b80      	ldr	r3, [pc, #512]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a7f      	ldr	r2, [pc, #508]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8001f66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f6a:	6013      	str	r3, [r2, #0]
 8001f6c:	e02e      	b.n	8001fcc <HAL_RCC_OscConfig+0xd4>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d10c      	bne.n	8001f90 <HAL_RCC_OscConfig+0x98>
 8001f76:	4b7b      	ldr	r3, [pc, #492]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a7a      	ldr	r2, [pc, #488]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8001f7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f80:	6013      	str	r3, [r2, #0]
 8001f82:	4b78      	ldr	r3, [pc, #480]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a77      	ldr	r2, [pc, #476]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8001f88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f8c:	6013      	str	r3, [r2, #0]
 8001f8e:	e01d      	b.n	8001fcc <HAL_RCC_OscConfig+0xd4>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f98:	d10c      	bne.n	8001fb4 <HAL_RCC_OscConfig+0xbc>
 8001f9a:	4b72      	ldr	r3, [pc, #456]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a71      	ldr	r2, [pc, #452]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8001fa0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fa4:	6013      	str	r3, [r2, #0]
 8001fa6:	4b6f      	ldr	r3, [pc, #444]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a6e      	ldr	r2, [pc, #440]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8001fac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fb0:	6013      	str	r3, [r2, #0]
 8001fb2:	e00b      	b.n	8001fcc <HAL_RCC_OscConfig+0xd4>
 8001fb4:	4b6b      	ldr	r3, [pc, #428]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a6a      	ldr	r2, [pc, #424]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8001fba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fbe:	6013      	str	r3, [r2, #0]
 8001fc0:	4b68      	ldr	r3, [pc, #416]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a67      	ldr	r2, [pc, #412]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8001fc6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d013      	beq.n	8001ffc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fd4:	f7ff fccc 	bl	8001970 <HAL_GetTick>
 8001fd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fda:	e008      	b.n	8001fee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fdc:	f7ff fcc8 	bl	8001970 <HAL_GetTick>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	2b64      	cmp	r3, #100	; 0x64
 8001fe8:	d901      	bls.n	8001fee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001fea:	2303      	movs	r3, #3
 8001fec:	e1fa      	b.n	80023e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fee:	4b5d      	ldr	r3, [pc, #372]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d0f0      	beq.n	8001fdc <HAL_RCC_OscConfig+0xe4>
 8001ffa:	e014      	b.n	8002026 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ffc:	f7ff fcb8 	bl	8001970 <HAL_GetTick>
 8002000:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002002:	e008      	b.n	8002016 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002004:	f7ff fcb4 	bl	8001970 <HAL_GetTick>
 8002008:	4602      	mov	r2, r0
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	2b64      	cmp	r3, #100	; 0x64
 8002010:	d901      	bls.n	8002016 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002012:	2303      	movs	r3, #3
 8002014:	e1e6      	b.n	80023e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002016:	4b53      	ldr	r3, [pc, #332]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800201e:	2b00      	cmp	r3, #0
 8002020:	d1f0      	bne.n	8002004 <HAL_RCC_OscConfig+0x10c>
 8002022:	e000      	b.n	8002026 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002024:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 0302 	and.w	r3, r3, #2
 800202e:	2b00      	cmp	r3, #0
 8002030:	d063      	beq.n	80020fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002032:	4b4c      	ldr	r3, [pc, #304]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	f003 030c 	and.w	r3, r3, #12
 800203a:	2b00      	cmp	r3, #0
 800203c:	d00b      	beq.n	8002056 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800203e:	4b49      	ldr	r3, [pc, #292]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	f003 030c 	and.w	r3, r3, #12
 8002046:	2b08      	cmp	r3, #8
 8002048:	d11c      	bne.n	8002084 <HAL_RCC_OscConfig+0x18c>
 800204a:	4b46      	ldr	r3, [pc, #280]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002052:	2b00      	cmp	r3, #0
 8002054:	d116      	bne.n	8002084 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002056:	4b43      	ldr	r3, [pc, #268]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 0302 	and.w	r3, r3, #2
 800205e:	2b00      	cmp	r3, #0
 8002060:	d005      	beq.n	800206e <HAL_RCC_OscConfig+0x176>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	691b      	ldr	r3, [r3, #16]
 8002066:	2b01      	cmp	r3, #1
 8002068:	d001      	beq.n	800206e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800206a:	2301      	movs	r3, #1
 800206c:	e1ba      	b.n	80023e4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800206e:	4b3d      	ldr	r3, [pc, #244]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	695b      	ldr	r3, [r3, #20]
 800207a:	00db      	lsls	r3, r3, #3
 800207c:	4939      	ldr	r1, [pc, #228]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 800207e:	4313      	orrs	r3, r2
 8002080:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002082:	e03a      	b.n	80020fa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	691b      	ldr	r3, [r3, #16]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d020      	beq.n	80020ce <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800208c:	4b36      	ldr	r3, [pc, #216]	; (8002168 <HAL_RCC_OscConfig+0x270>)
 800208e:	2201      	movs	r2, #1
 8002090:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002092:	f7ff fc6d 	bl	8001970 <HAL_GetTick>
 8002096:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002098:	e008      	b.n	80020ac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800209a:	f7ff fc69 	bl	8001970 <HAL_GetTick>
 800209e:	4602      	mov	r2, r0
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	1ad3      	subs	r3, r2, r3
 80020a4:	2b02      	cmp	r3, #2
 80020a6:	d901      	bls.n	80020ac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80020a8:	2303      	movs	r3, #3
 80020aa:	e19b      	b.n	80023e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020ac:	4b2d      	ldr	r3, [pc, #180]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f003 0302 	and.w	r3, r3, #2
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d0f0      	beq.n	800209a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020b8:	4b2a      	ldr	r3, [pc, #168]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	695b      	ldr	r3, [r3, #20]
 80020c4:	00db      	lsls	r3, r3, #3
 80020c6:	4927      	ldr	r1, [pc, #156]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 80020c8:	4313      	orrs	r3, r2
 80020ca:	600b      	str	r3, [r1, #0]
 80020cc:	e015      	b.n	80020fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020ce:	4b26      	ldr	r3, [pc, #152]	; (8002168 <HAL_RCC_OscConfig+0x270>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020d4:	f7ff fc4c 	bl	8001970 <HAL_GetTick>
 80020d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020da:	e008      	b.n	80020ee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020dc:	f7ff fc48 	bl	8001970 <HAL_GetTick>
 80020e0:	4602      	mov	r2, r0
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	2b02      	cmp	r3, #2
 80020e8:	d901      	bls.n	80020ee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80020ea:	2303      	movs	r3, #3
 80020ec:	e17a      	b.n	80023e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020ee:	4b1d      	ldr	r3, [pc, #116]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0302 	and.w	r3, r3, #2
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d1f0      	bne.n	80020dc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 0308 	and.w	r3, r3, #8
 8002102:	2b00      	cmp	r3, #0
 8002104:	d03a      	beq.n	800217c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	699b      	ldr	r3, [r3, #24]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d019      	beq.n	8002142 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800210e:	4b17      	ldr	r3, [pc, #92]	; (800216c <HAL_RCC_OscConfig+0x274>)
 8002110:	2201      	movs	r2, #1
 8002112:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002114:	f7ff fc2c 	bl	8001970 <HAL_GetTick>
 8002118:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800211a:	e008      	b.n	800212e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800211c:	f7ff fc28 	bl	8001970 <HAL_GetTick>
 8002120:	4602      	mov	r2, r0
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	2b02      	cmp	r3, #2
 8002128:	d901      	bls.n	800212e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800212a:	2303      	movs	r3, #3
 800212c:	e15a      	b.n	80023e4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800212e:	4b0d      	ldr	r3, [pc, #52]	; (8002164 <HAL_RCC_OscConfig+0x26c>)
 8002130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002132:	f003 0302 	and.w	r3, r3, #2
 8002136:	2b00      	cmp	r3, #0
 8002138:	d0f0      	beq.n	800211c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800213a:	2001      	movs	r0, #1
 800213c:	f000 fa9a 	bl	8002674 <RCC_Delay>
 8002140:	e01c      	b.n	800217c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002142:	4b0a      	ldr	r3, [pc, #40]	; (800216c <HAL_RCC_OscConfig+0x274>)
 8002144:	2200      	movs	r2, #0
 8002146:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002148:	f7ff fc12 	bl	8001970 <HAL_GetTick>
 800214c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800214e:	e00f      	b.n	8002170 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002150:	f7ff fc0e 	bl	8001970 <HAL_GetTick>
 8002154:	4602      	mov	r2, r0
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	2b02      	cmp	r3, #2
 800215c:	d908      	bls.n	8002170 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800215e:	2303      	movs	r3, #3
 8002160:	e140      	b.n	80023e4 <HAL_RCC_OscConfig+0x4ec>
 8002162:	bf00      	nop
 8002164:	40021000 	.word	0x40021000
 8002168:	42420000 	.word	0x42420000
 800216c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002170:	4b9e      	ldr	r3, [pc, #632]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 8002172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002174:	f003 0302 	and.w	r3, r3, #2
 8002178:	2b00      	cmp	r3, #0
 800217a:	d1e9      	bne.n	8002150 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0304 	and.w	r3, r3, #4
 8002184:	2b00      	cmp	r3, #0
 8002186:	f000 80a6 	beq.w	80022d6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800218a:	2300      	movs	r3, #0
 800218c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800218e:	4b97      	ldr	r3, [pc, #604]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 8002190:	69db      	ldr	r3, [r3, #28]
 8002192:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002196:	2b00      	cmp	r3, #0
 8002198:	d10d      	bne.n	80021b6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800219a:	4b94      	ldr	r3, [pc, #592]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 800219c:	69db      	ldr	r3, [r3, #28]
 800219e:	4a93      	ldr	r2, [pc, #588]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80021a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021a4:	61d3      	str	r3, [r2, #28]
 80021a6:	4b91      	ldr	r3, [pc, #580]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80021a8:	69db      	ldr	r3, [r3, #28]
 80021aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021ae:	60bb      	str	r3, [r7, #8]
 80021b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021b2:	2301      	movs	r3, #1
 80021b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021b6:	4b8e      	ldr	r3, [pc, #568]	; (80023f0 <HAL_RCC_OscConfig+0x4f8>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d118      	bne.n	80021f4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021c2:	4b8b      	ldr	r3, [pc, #556]	; (80023f0 <HAL_RCC_OscConfig+0x4f8>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a8a      	ldr	r2, [pc, #552]	; (80023f0 <HAL_RCC_OscConfig+0x4f8>)
 80021c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021ce:	f7ff fbcf 	bl	8001970 <HAL_GetTick>
 80021d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021d4:	e008      	b.n	80021e8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021d6:	f7ff fbcb 	bl	8001970 <HAL_GetTick>
 80021da:	4602      	mov	r2, r0
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	1ad3      	subs	r3, r2, r3
 80021e0:	2b64      	cmp	r3, #100	; 0x64
 80021e2:	d901      	bls.n	80021e8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80021e4:	2303      	movs	r3, #3
 80021e6:	e0fd      	b.n	80023e4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021e8:	4b81      	ldr	r3, [pc, #516]	; (80023f0 <HAL_RCC_OscConfig+0x4f8>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d0f0      	beq.n	80021d6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d106      	bne.n	800220a <HAL_RCC_OscConfig+0x312>
 80021fc:	4b7b      	ldr	r3, [pc, #492]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80021fe:	6a1b      	ldr	r3, [r3, #32]
 8002200:	4a7a      	ldr	r2, [pc, #488]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 8002202:	f043 0301 	orr.w	r3, r3, #1
 8002206:	6213      	str	r3, [r2, #32]
 8002208:	e02d      	b.n	8002266 <HAL_RCC_OscConfig+0x36e>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	68db      	ldr	r3, [r3, #12]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d10c      	bne.n	800222c <HAL_RCC_OscConfig+0x334>
 8002212:	4b76      	ldr	r3, [pc, #472]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 8002214:	6a1b      	ldr	r3, [r3, #32]
 8002216:	4a75      	ldr	r2, [pc, #468]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 8002218:	f023 0301 	bic.w	r3, r3, #1
 800221c:	6213      	str	r3, [r2, #32]
 800221e:	4b73      	ldr	r3, [pc, #460]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 8002220:	6a1b      	ldr	r3, [r3, #32]
 8002222:	4a72      	ldr	r2, [pc, #456]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 8002224:	f023 0304 	bic.w	r3, r3, #4
 8002228:	6213      	str	r3, [r2, #32]
 800222a:	e01c      	b.n	8002266 <HAL_RCC_OscConfig+0x36e>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	68db      	ldr	r3, [r3, #12]
 8002230:	2b05      	cmp	r3, #5
 8002232:	d10c      	bne.n	800224e <HAL_RCC_OscConfig+0x356>
 8002234:	4b6d      	ldr	r3, [pc, #436]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 8002236:	6a1b      	ldr	r3, [r3, #32]
 8002238:	4a6c      	ldr	r2, [pc, #432]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 800223a:	f043 0304 	orr.w	r3, r3, #4
 800223e:	6213      	str	r3, [r2, #32]
 8002240:	4b6a      	ldr	r3, [pc, #424]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 8002242:	6a1b      	ldr	r3, [r3, #32]
 8002244:	4a69      	ldr	r2, [pc, #420]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 8002246:	f043 0301 	orr.w	r3, r3, #1
 800224a:	6213      	str	r3, [r2, #32]
 800224c:	e00b      	b.n	8002266 <HAL_RCC_OscConfig+0x36e>
 800224e:	4b67      	ldr	r3, [pc, #412]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 8002250:	6a1b      	ldr	r3, [r3, #32]
 8002252:	4a66      	ldr	r2, [pc, #408]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 8002254:	f023 0301 	bic.w	r3, r3, #1
 8002258:	6213      	str	r3, [r2, #32]
 800225a:	4b64      	ldr	r3, [pc, #400]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 800225c:	6a1b      	ldr	r3, [r3, #32]
 800225e:	4a63      	ldr	r2, [pc, #396]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 8002260:	f023 0304 	bic.w	r3, r3, #4
 8002264:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	68db      	ldr	r3, [r3, #12]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d015      	beq.n	800229a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800226e:	f7ff fb7f 	bl	8001970 <HAL_GetTick>
 8002272:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002274:	e00a      	b.n	800228c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002276:	f7ff fb7b 	bl	8001970 <HAL_GetTick>
 800227a:	4602      	mov	r2, r0
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	1ad3      	subs	r3, r2, r3
 8002280:	f241 3288 	movw	r2, #5000	; 0x1388
 8002284:	4293      	cmp	r3, r2
 8002286:	d901      	bls.n	800228c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002288:	2303      	movs	r3, #3
 800228a:	e0ab      	b.n	80023e4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800228c:	4b57      	ldr	r3, [pc, #348]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 800228e:	6a1b      	ldr	r3, [r3, #32]
 8002290:	f003 0302 	and.w	r3, r3, #2
 8002294:	2b00      	cmp	r3, #0
 8002296:	d0ee      	beq.n	8002276 <HAL_RCC_OscConfig+0x37e>
 8002298:	e014      	b.n	80022c4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800229a:	f7ff fb69 	bl	8001970 <HAL_GetTick>
 800229e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022a0:	e00a      	b.n	80022b8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022a2:	f7ff fb65 	bl	8001970 <HAL_GetTick>
 80022a6:	4602      	mov	r2, r0
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	1ad3      	subs	r3, r2, r3
 80022ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d901      	bls.n	80022b8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80022b4:	2303      	movs	r3, #3
 80022b6:	e095      	b.n	80023e4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022b8:	4b4c      	ldr	r3, [pc, #304]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80022ba:	6a1b      	ldr	r3, [r3, #32]
 80022bc:	f003 0302 	and.w	r3, r3, #2
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d1ee      	bne.n	80022a2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80022c4:	7dfb      	ldrb	r3, [r7, #23]
 80022c6:	2b01      	cmp	r3, #1
 80022c8:	d105      	bne.n	80022d6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022ca:	4b48      	ldr	r3, [pc, #288]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80022cc:	69db      	ldr	r3, [r3, #28]
 80022ce:	4a47      	ldr	r2, [pc, #284]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80022d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022d4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	69db      	ldr	r3, [r3, #28]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	f000 8081 	beq.w	80023e2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022e0:	4b42      	ldr	r3, [pc, #264]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f003 030c 	and.w	r3, r3, #12
 80022e8:	2b08      	cmp	r3, #8
 80022ea:	d061      	beq.n	80023b0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	69db      	ldr	r3, [r3, #28]
 80022f0:	2b02      	cmp	r3, #2
 80022f2:	d146      	bne.n	8002382 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022f4:	4b3f      	ldr	r3, [pc, #252]	; (80023f4 <HAL_RCC_OscConfig+0x4fc>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022fa:	f7ff fb39 	bl	8001970 <HAL_GetTick>
 80022fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002300:	e008      	b.n	8002314 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002302:	f7ff fb35 	bl	8001970 <HAL_GetTick>
 8002306:	4602      	mov	r2, r0
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	1ad3      	subs	r3, r2, r3
 800230c:	2b02      	cmp	r3, #2
 800230e:	d901      	bls.n	8002314 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002310:	2303      	movs	r3, #3
 8002312:	e067      	b.n	80023e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002314:	4b35      	ldr	r3, [pc, #212]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800231c:	2b00      	cmp	r3, #0
 800231e:	d1f0      	bne.n	8002302 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6a1b      	ldr	r3, [r3, #32]
 8002324:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002328:	d108      	bne.n	800233c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800232a:	4b30      	ldr	r3, [pc, #192]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	492d      	ldr	r1, [pc, #180]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 8002338:	4313      	orrs	r3, r2
 800233a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800233c:	4b2b      	ldr	r3, [pc, #172]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6a19      	ldr	r1, [r3, #32]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800234c:	430b      	orrs	r3, r1
 800234e:	4927      	ldr	r1, [pc, #156]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 8002350:	4313      	orrs	r3, r2
 8002352:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002354:	4b27      	ldr	r3, [pc, #156]	; (80023f4 <HAL_RCC_OscConfig+0x4fc>)
 8002356:	2201      	movs	r2, #1
 8002358:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800235a:	f7ff fb09 	bl	8001970 <HAL_GetTick>
 800235e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002360:	e008      	b.n	8002374 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002362:	f7ff fb05 	bl	8001970 <HAL_GetTick>
 8002366:	4602      	mov	r2, r0
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	1ad3      	subs	r3, r2, r3
 800236c:	2b02      	cmp	r3, #2
 800236e:	d901      	bls.n	8002374 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002370:	2303      	movs	r3, #3
 8002372:	e037      	b.n	80023e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002374:	4b1d      	ldr	r3, [pc, #116]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800237c:	2b00      	cmp	r3, #0
 800237e:	d0f0      	beq.n	8002362 <HAL_RCC_OscConfig+0x46a>
 8002380:	e02f      	b.n	80023e2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002382:	4b1c      	ldr	r3, [pc, #112]	; (80023f4 <HAL_RCC_OscConfig+0x4fc>)
 8002384:	2200      	movs	r2, #0
 8002386:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002388:	f7ff faf2 	bl	8001970 <HAL_GetTick>
 800238c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800238e:	e008      	b.n	80023a2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002390:	f7ff faee 	bl	8001970 <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	2b02      	cmp	r3, #2
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e020      	b.n	80023e4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023a2:	4b12      	ldr	r3, [pc, #72]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d1f0      	bne.n	8002390 <HAL_RCC_OscConfig+0x498>
 80023ae:	e018      	b.n	80023e2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	69db      	ldr	r3, [r3, #28]
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d101      	bne.n	80023bc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80023b8:	2301      	movs	r3, #1
 80023ba:	e013      	b.n	80023e4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80023bc:	4b0b      	ldr	r3, [pc, #44]	; (80023ec <HAL_RCC_OscConfig+0x4f4>)
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6a1b      	ldr	r3, [r3, #32]
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d106      	bne.n	80023de <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023da:	429a      	cmp	r2, r3
 80023dc:	d001      	beq.n	80023e2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	e000      	b.n	80023e4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80023e2:	2300      	movs	r3, #0
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	3718      	adds	r7, #24
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	40021000 	.word	0x40021000
 80023f0:	40007000 	.word	0x40007000
 80023f4:	42420060 	.word	0x42420060

080023f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d101      	bne.n	800240c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e0d0      	b.n	80025ae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800240c:	4b6a      	ldr	r3, [pc, #424]	; (80025b8 <HAL_RCC_ClockConfig+0x1c0>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0307 	and.w	r3, r3, #7
 8002414:	683a      	ldr	r2, [r7, #0]
 8002416:	429a      	cmp	r2, r3
 8002418:	d910      	bls.n	800243c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800241a:	4b67      	ldr	r3, [pc, #412]	; (80025b8 <HAL_RCC_ClockConfig+0x1c0>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f023 0207 	bic.w	r2, r3, #7
 8002422:	4965      	ldr	r1, [pc, #404]	; (80025b8 <HAL_RCC_ClockConfig+0x1c0>)
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	4313      	orrs	r3, r2
 8002428:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800242a:	4b63      	ldr	r3, [pc, #396]	; (80025b8 <HAL_RCC_ClockConfig+0x1c0>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0307 	and.w	r3, r3, #7
 8002432:	683a      	ldr	r2, [r7, #0]
 8002434:	429a      	cmp	r2, r3
 8002436:	d001      	beq.n	800243c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002438:	2301      	movs	r3, #1
 800243a:	e0b8      	b.n	80025ae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0302 	and.w	r3, r3, #2
 8002444:	2b00      	cmp	r3, #0
 8002446:	d020      	beq.n	800248a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 0304 	and.w	r3, r3, #4
 8002450:	2b00      	cmp	r3, #0
 8002452:	d005      	beq.n	8002460 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002454:	4b59      	ldr	r3, [pc, #356]	; (80025bc <HAL_RCC_ClockConfig+0x1c4>)
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	4a58      	ldr	r2, [pc, #352]	; (80025bc <HAL_RCC_ClockConfig+0x1c4>)
 800245a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800245e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 0308 	and.w	r3, r3, #8
 8002468:	2b00      	cmp	r3, #0
 800246a:	d005      	beq.n	8002478 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800246c:	4b53      	ldr	r3, [pc, #332]	; (80025bc <HAL_RCC_ClockConfig+0x1c4>)
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	4a52      	ldr	r2, [pc, #328]	; (80025bc <HAL_RCC_ClockConfig+0x1c4>)
 8002472:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002476:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002478:	4b50      	ldr	r3, [pc, #320]	; (80025bc <HAL_RCC_ClockConfig+0x1c4>)
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	494d      	ldr	r1, [pc, #308]	; (80025bc <HAL_RCC_ClockConfig+0x1c4>)
 8002486:	4313      	orrs	r3, r2
 8002488:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 0301 	and.w	r3, r3, #1
 8002492:	2b00      	cmp	r3, #0
 8002494:	d040      	beq.n	8002518 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	2b01      	cmp	r3, #1
 800249c:	d107      	bne.n	80024ae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800249e:	4b47      	ldr	r3, [pc, #284]	; (80025bc <HAL_RCC_ClockConfig+0x1c4>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d115      	bne.n	80024d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e07f      	b.n	80025ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	d107      	bne.n	80024c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024b6:	4b41      	ldr	r3, [pc, #260]	; (80025bc <HAL_RCC_ClockConfig+0x1c4>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d109      	bne.n	80024d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e073      	b.n	80025ae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024c6:	4b3d      	ldr	r3, [pc, #244]	; (80025bc <HAL_RCC_ClockConfig+0x1c4>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 0302 	and.w	r3, r3, #2
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d101      	bne.n	80024d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e06b      	b.n	80025ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024d6:	4b39      	ldr	r3, [pc, #228]	; (80025bc <HAL_RCC_ClockConfig+0x1c4>)
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f023 0203 	bic.w	r2, r3, #3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	4936      	ldr	r1, [pc, #216]	; (80025bc <HAL_RCC_ClockConfig+0x1c4>)
 80024e4:	4313      	orrs	r3, r2
 80024e6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024e8:	f7ff fa42 	bl	8001970 <HAL_GetTick>
 80024ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024ee:	e00a      	b.n	8002506 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024f0:	f7ff fa3e 	bl	8001970 <HAL_GetTick>
 80024f4:	4602      	mov	r2, r0
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80024fe:	4293      	cmp	r3, r2
 8002500:	d901      	bls.n	8002506 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002502:	2303      	movs	r3, #3
 8002504:	e053      	b.n	80025ae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002506:	4b2d      	ldr	r3, [pc, #180]	; (80025bc <HAL_RCC_ClockConfig+0x1c4>)
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	f003 020c 	and.w	r2, r3, #12
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	429a      	cmp	r2, r3
 8002516:	d1eb      	bne.n	80024f0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002518:	4b27      	ldr	r3, [pc, #156]	; (80025b8 <HAL_RCC_ClockConfig+0x1c0>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 0307 	and.w	r3, r3, #7
 8002520:	683a      	ldr	r2, [r7, #0]
 8002522:	429a      	cmp	r2, r3
 8002524:	d210      	bcs.n	8002548 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002526:	4b24      	ldr	r3, [pc, #144]	; (80025b8 <HAL_RCC_ClockConfig+0x1c0>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f023 0207 	bic.w	r2, r3, #7
 800252e:	4922      	ldr	r1, [pc, #136]	; (80025b8 <HAL_RCC_ClockConfig+0x1c0>)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	4313      	orrs	r3, r2
 8002534:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002536:	4b20      	ldr	r3, [pc, #128]	; (80025b8 <HAL_RCC_ClockConfig+0x1c0>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0307 	and.w	r3, r3, #7
 800253e:	683a      	ldr	r2, [r7, #0]
 8002540:	429a      	cmp	r2, r3
 8002542:	d001      	beq.n	8002548 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	e032      	b.n	80025ae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 0304 	and.w	r3, r3, #4
 8002550:	2b00      	cmp	r3, #0
 8002552:	d008      	beq.n	8002566 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002554:	4b19      	ldr	r3, [pc, #100]	; (80025bc <HAL_RCC_ClockConfig+0x1c4>)
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	4916      	ldr	r1, [pc, #88]	; (80025bc <HAL_RCC_ClockConfig+0x1c4>)
 8002562:	4313      	orrs	r3, r2
 8002564:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 0308 	and.w	r3, r3, #8
 800256e:	2b00      	cmp	r3, #0
 8002570:	d009      	beq.n	8002586 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002572:	4b12      	ldr	r3, [pc, #72]	; (80025bc <HAL_RCC_ClockConfig+0x1c4>)
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	691b      	ldr	r3, [r3, #16]
 800257e:	00db      	lsls	r3, r3, #3
 8002580:	490e      	ldr	r1, [pc, #56]	; (80025bc <HAL_RCC_ClockConfig+0x1c4>)
 8002582:	4313      	orrs	r3, r2
 8002584:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002586:	f000 f821 	bl	80025cc <HAL_RCC_GetSysClockFreq>
 800258a:	4602      	mov	r2, r0
 800258c:	4b0b      	ldr	r3, [pc, #44]	; (80025bc <HAL_RCC_ClockConfig+0x1c4>)
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	091b      	lsrs	r3, r3, #4
 8002592:	f003 030f 	and.w	r3, r3, #15
 8002596:	490a      	ldr	r1, [pc, #40]	; (80025c0 <HAL_RCC_ClockConfig+0x1c8>)
 8002598:	5ccb      	ldrb	r3, [r1, r3]
 800259a:	fa22 f303 	lsr.w	r3, r2, r3
 800259e:	4a09      	ldr	r2, [pc, #36]	; (80025c4 <HAL_RCC_ClockConfig+0x1cc>)
 80025a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80025a2:	4b09      	ldr	r3, [pc, #36]	; (80025c8 <HAL_RCC_ClockConfig+0x1d0>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7ff f9a0 	bl	80018ec <HAL_InitTick>

  return HAL_OK;
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3710      	adds	r7, #16
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	40022000 	.word	0x40022000
 80025bc:	40021000 	.word	0x40021000
 80025c0:	08002ee0 	.word	0x08002ee0
 80025c4:	20000028 	.word	0x20000028
 80025c8:	2000002c 	.word	0x2000002c

080025cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b087      	sub	sp, #28
 80025d0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80025d2:	2300      	movs	r3, #0
 80025d4:	60fb      	str	r3, [r7, #12]
 80025d6:	2300      	movs	r3, #0
 80025d8:	60bb      	str	r3, [r7, #8]
 80025da:	2300      	movs	r3, #0
 80025dc:	617b      	str	r3, [r7, #20]
 80025de:	2300      	movs	r3, #0
 80025e0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80025e2:	2300      	movs	r3, #0
 80025e4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80025e6:	4b1e      	ldr	r3, [pc, #120]	; (8002660 <HAL_RCC_GetSysClockFreq+0x94>)
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	f003 030c 	and.w	r3, r3, #12
 80025f2:	2b04      	cmp	r3, #4
 80025f4:	d002      	beq.n	80025fc <HAL_RCC_GetSysClockFreq+0x30>
 80025f6:	2b08      	cmp	r3, #8
 80025f8:	d003      	beq.n	8002602 <HAL_RCC_GetSysClockFreq+0x36>
 80025fa:	e027      	b.n	800264c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80025fc:	4b19      	ldr	r3, [pc, #100]	; (8002664 <HAL_RCC_GetSysClockFreq+0x98>)
 80025fe:	613b      	str	r3, [r7, #16]
      break;
 8002600:	e027      	b.n	8002652 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	0c9b      	lsrs	r3, r3, #18
 8002606:	f003 030f 	and.w	r3, r3, #15
 800260a:	4a17      	ldr	r2, [pc, #92]	; (8002668 <HAL_RCC_GetSysClockFreq+0x9c>)
 800260c:	5cd3      	ldrb	r3, [r2, r3]
 800260e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002616:	2b00      	cmp	r3, #0
 8002618:	d010      	beq.n	800263c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800261a:	4b11      	ldr	r3, [pc, #68]	; (8002660 <HAL_RCC_GetSysClockFreq+0x94>)
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	0c5b      	lsrs	r3, r3, #17
 8002620:	f003 0301 	and.w	r3, r3, #1
 8002624:	4a11      	ldr	r2, [pc, #68]	; (800266c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002626:	5cd3      	ldrb	r3, [r2, r3]
 8002628:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4a0d      	ldr	r2, [pc, #52]	; (8002664 <HAL_RCC_GetSysClockFreq+0x98>)
 800262e:	fb02 f203 	mul.w	r2, r2, r3
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	fbb2 f3f3 	udiv	r3, r2, r3
 8002638:	617b      	str	r3, [r7, #20]
 800263a:	e004      	b.n	8002646 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	4a0c      	ldr	r2, [pc, #48]	; (8002670 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002640:	fb02 f303 	mul.w	r3, r2, r3
 8002644:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	613b      	str	r3, [r7, #16]
      break;
 800264a:	e002      	b.n	8002652 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800264c:	4b05      	ldr	r3, [pc, #20]	; (8002664 <HAL_RCC_GetSysClockFreq+0x98>)
 800264e:	613b      	str	r3, [r7, #16]
      break;
 8002650:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002652:	693b      	ldr	r3, [r7, #16]
}
 8002654:	4618      	mov	r0, r3
 8002656:	371c      	adds	r7, #28
 8002658:	46bd      	mov	sp, r7
 800265a:	bc80      	pop	{r7}
 800265c:	4770      	bx	lr
 800265e:	bf00      	nop
 8002660:	40021000 	.word	0x40021000
 8002664:	007a1200 	.word	0x007a1200
 8002668:	08002ef0 	.word	0x08002ef0
 800266c:	08002f00 	.word	0x08002f00
 8002670:	003d0900 	.word	0x003d0900

08002674 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002674:	b480      	push	{r7}
 8002676:	b085      	sub	sp, #20
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800267c:	4b0a      	ldr	r3, [pc, #40]	; (80026a8 <RCC_Delay+0x34>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a0a      	ldr	r2, [pc, #40]	; (80026ac <RCC_Delay+0x38>)
 8002682:	fba2 2303 	umull	r2, r3, r2, r3
 8002686:	0a5b      	lsrs	r3, r3, #9
 8002688:	687a      	ldr	r2, [r7, #4]
 800268a:	fb02 f303 	mul.w	r3, r2, r3
 800268e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002690:	bf00      	nop
  }
  while (Delay --);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	1e5a      	subs	r2, r3, #1
 8002696:	60fa      	str	r2, [r7, #12]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d1f9      	bne.n	8002690 <RCC_Delay+0x1c>
}
 800269c:	bf00      	nop
 800269e:	bf00      	nop
 80026a0:	3714      	adds	r7, #20
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bc80      	pop	{r7}
 80026a6:	4770      	bx	lr
 80026a8:	20000028 	.word	0x20000028
 80026ac:	10624dd3 	.word	0x10624dd3

080026b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d101      	bne.n	80026c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e041      	b.n	8002746 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d106      	bne.n	80026dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	f7ff f870 	bl	80017bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2202      	movs	r2, #2
 80026e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	3304      	adds	r3, #4
 80026ec:	4619      	mov	r1, r3
 80026ee:	4610      	mov	r0, r2
 80026f0:	f000 fa56 	bl	8002ba0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2201      	movs	r2, #1
 80026f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2201      	movs	r2, #1
 8002700:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2201      	movs	r2, #1
 8002708:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2201      	movs	r2, #1
 8002710:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2201      	movs	r2, #1
 8002718:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2201      	movs	r2, #1
 8002720:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2201      	movs	r2, #1
 8002728:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2201      	movs	r2, #1
 8002730:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2201      	movs	r2, #1
 8002738:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2201      	movs	r2, #1
 8002740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002744:	2300      	movs	r3, #0
}
 8002746:	4618      	mov	r0, r3
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
	...

08002750 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002750:	b480      	push	{r7}
 8002752:	b085      	sub	sp, #20
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800275e:	b2db      	uxtb	r3, r3
 8002760:	2b01      	cmp	r3, #1
 8002762:	d001      	beq.n	8002768 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	e035      	b.n	80027d4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2202      	movs	r2, #2
 800276c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	68da      	ldr	r2, [r3, #12]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f042 0201 	orr.w	r2, r2, #1
 800277e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a16      	ldr	r2, [pc, #88]	; (80027e0 <HAL_TIM_Base_Start_IT+0x90>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d009      	beq.n	800279e <HAL_TIM_Base_Start_IT+0x4e>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002792:	d004      	beq.n	800279e <HAL_TIM_Base_Start_IT+0x4e>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a12      	ldr	r2, [pc, #72]	; (80027e4 <HAL_TIM_Base_Start_IT+0x94>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d111      	bne.n	80027c2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	f003 0307 	and.w	r3, r3, #7
 80027a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2b06      	cmp	r3, #6
 80027ae:	d010      	beq.n	80027d2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f042 0201 	orr.w	r2, r2, #1
 80027be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027c0:	e007      	b.n	80027d2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f042 0201 	orr.w	r2, r2, #1
 80027d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80027d2:	2300      	movs	r3, #0
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	3714      	adds	r7, #20
 80027d8:	46bd      	mov	sp, r7
 80027da:	bc80      	pop	{r7}
 80027dc:	4770      	bx	lr
 80027de:	bf00      	nop
 80027e0:	40012c00 	.word	0x40012c00
 80027e4:	40000400 	.word	0x40000400

080027e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b084      	sub	sp, #16
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	68db      	ldr	r3, [r3, #12]
 80027f6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	691b      	ldr	r3, [r3, #16]
 80027fe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	f003 0302 	and.w	r3, r3, #2
 8002806:	2b00      	cmp	r3, #0
 8002808:	d020      	beq.n	800284c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	f003 0302 	and.w	r3, r3, #2
 8002810:	2b00      	cmp	r3, #0
 8002812:	d01b      	beq.n	800284c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f06f 0202 	mvn.w	r2, #2
 800281c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2201      	movs	r2, #1
 8002822:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	699b      	ldr	r3, [r3, #24]
 800282a:	f003 0303 	and.w	r3, r3, #3
 800282e:	2b00      	cmp	r3, #0
 8002830:	d003      	beq.n	800283a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	f000 f998 	bl	8002b68 <HAL_TIM_IC_CaptureCallback>
 8002838:	e005      	b.n	8002846 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f000 f98b 	bl	8002b56 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	f000 f99a 	bl	8002b7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2200      	movs	r2, #0
 800284a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	f003 0304 	and.w	r3, r3, #4
 8002852:	2b00      	cmp	r3, #0
 8002854:	d020      	beq.n	8002898 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	f003 0304 	and.w	r3, r3, #4
 800285c:	2b00      	cmp	r3, #0
 800285e:	d01b      	beq.n	8002898 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f06f 0204 	mvn.w	r2, #4
 8002868:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2202      	movs	r2, #2
 800286e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	699b      	ldr	r3, [r3, #24]
 8002876:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800287a:	2b00      	cmp	r3, #0
 800287c:	d003      	beq.n	8002886 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f000 f972 	bl	8002b68 <HAL_TIM_IC_CaptureCallback>
 8002884:	e005      	b.n	8002892 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f000 f965 	bl	8002b56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	f000 f974 	bl	8002b7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2200      	movs	r2, #0
 8002896:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	f003 0308 	and.w	r3, r3, #8
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d020      	beq.n	80028e4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	f003 0308 	and.w	r3, r3, #8
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d01b      	beq.n	80028e4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f06f 0208 	mvn.w	r2, #8
 80028b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2204      	movs	r2, #4
 80028ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	69db      	ldr	r3, [r3, #28]
 80028c2:	f003 0303 	and.w	r3, r3, #3
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d003      	beq.n	80028d2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f000 f94c 	bl	8002b68 <HAL_TIM_IC_CaptureCallback>
 80028d0:	e005      	b.n	80028de <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f000 f93f 	bl	8002b56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028d8:	6878      	ldr	r0, [r7, #4]
 80028da:	f000 f94e 	bl	8002b7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	f003 0310 	and.w	r3, r3, #16
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d020      	beq.n	8002930 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	f003 0310 	and.w	r3, r3, #16
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d01b      	beq.n	8002930 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f06f 0210 	mvn.w	r2, #16
 8002900:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2208      	movs	r2, #8
 8002906:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	69db      	ldr	r3, [r3, #28]
 800290e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002912:	2b00      	cmp	r3, #0
 8002914:	d003      	beq.n	800291e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f000 f926 	bl	8002b68 <HAL_TIM_IC_CaptureCallback>
 800291c:	e005      	b.n	800292a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f000 f919 	bl	8002b56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002924:	6878      	ldr	r0, [r7, #4]
 8002926:	f000 f928 	bl	8002b7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	f003 0301 	and.w	r3, r3, #1
 8002936:	2b00      	cmp	r3, #0
 8002938:	d00c      	beq.n	8002954 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	f003 0301 	and.w	r3, r3, #1
 8002940:	2b00      	cmp	r3, #0
 8002942:	d007      	beq.n	8002954 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f06f 0201 	mvn.w	r2, #1
 800294c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f7fe fe06 	bl	8001560 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800295a:	2b00      	cmp	r3, #0
 800295c:	d00c      	beq.n	8002978 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002964:	2b00      	cmp	r3, #0
 8002966:	d007      	beq.n	8002978 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002970:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f000 fa6f 	bl	8002e56 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800297e:	2b00      	cmp	r3, #0
 8002980:	d00c      	beq.n	800299c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002988:	2b00      	cmp	r3, #0
 800298a:	d007      	beq.n	800299c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002994:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	f000 f8f8 	bl	8002b8c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	f003 0320 	and.w	r3, r3, #32
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d00c      	beq.n	80029c0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	f003 0320 	and.w	r3, r3, #32
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d007      	beq.n	80029c0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f06f 0220 	mvn.w	r2, #32
 80029b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	f000 fa42 	bl	8002e44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80029c0:	bf00      	nop
 80029c2:	3710      	adds	r7, #16
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}

080029c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b084      	sub	sp, #16
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029d2:	2300      	movs	r3, #0
 80029d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d101      	bne.n	80029e4 <HAL_TIM_ConfigClockSource+0x1c>
 80029e0:	2302      	movs	r3, #2
 80029e2:	e0b4      	b.n	8002b4e <HAL_TIM_ConfigClockSource+0x186>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2202      	movs	r2, #2
 80029f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002a02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a0a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	68ba      	ldr	r2, [r7, #8]
 8002a12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a1c:	d03e      	beq.n	8002a9c <HAL_TIM_ConfigClockSource+0xd4>
 8002a1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a22:	f200 8087 	bhi.w	8002b34 <HAL_TIM_ConfigClockSource+0x16c>
 8002a26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a2a:	f000 8086 	beq.w	8002b3a <HAL_TIM_ConfigClockSource+0x172>
 8002a2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a32:	d87f      	bhi.n	8002b34 <HAL_TIM_ConfigClockSource+0x16c>
 8002a34:	2b70      	cmp	r3, #112	; 0x70
 8002a36:	d01a      	beq.n	8002a6e <HAL_TIM_ConfigClockSource+0xa6>
 8002a38:	2b70      	cmp	r3, #112	; 0x70
 8002a3a:	d87b      	bhi.n	8002b34 <HAL_TIM_ConfigClockSource+0x16c>
 8002a3c:	2b60      	cmp	r3, #96	; 0x60
 8002a3e:	d050      	beq.n	8002ae2 <HAL_TIM_ConfigClockSource+0x11a>
 8002a40:	2b60      	cmp	r3, #96	; 0x60
 8002a42:	d877      	bhi.n	8002b34 <HAL_TIM_ConfigClockSource+0x16c>
 8002a44:	2b50      	cmp	r3, #80	; 0x50
 8002a46:	d03c      	beq.n	8002ac2 <HAL_TIM_ConfigClockSource+0xfa>
 8002a48:	2b50      	cmp	r3, #80	; 0x50
 8002a4a:	d873      	bhi.n	8002b34 <HAL_TIM_ConfigClockSource+0x16c>
 8002a4c:	2b40      	cmp	r3, #64	; 0x40
 8002a4e:	d058      	beq.n	8002b02 <HAL_TIM_ConfigClockSource+0x13a>
 8002a50:	2b40      	cmp	r3, #64	; 0x40
 8002a52:	d86f      	bhi.n	8002b34 <HAL_TIM_ConfigClockSource+0x16c>
 8002a54:	2b30      	cmp	r3, #48	; 0x30
 8002a56:	d064      	beq.n	8002b22 <HAL_TIM_ConfigClockSource+0x15a>
 8002a58:	2b30      	cmp	r3, #48	; 0x30
 8002a5a:	d86b      	bhi.n	8002b34 <HAL_TIM_ConfigClockSource+0x16c>
 8002a5c:	2b20      	cmp	r3, #32
 8002a5e:	d060      	beq.n	8002b22 <HAL_TIM_ConfigClockSource+0x15a>
 8002a60:	2b20      	cmp	r3, #32
 8002a62:	d867      	bhi.n	8002b34 <HAL_TIM_ConfigClockSource+0x16c>
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d05c      	beq.n	8002b22 <HAL_TIM_ConfigClockSource+0x15a>
 8002a68:	2b10      	cmp	r3, #16
 8002a6a:	d05a      	beq.n	8002b22 <HAL_TIM_ConfigClockSource+0x15a>
 8002a6c:	e062      	b.n	8002b34 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6818      	ldr	r0, [r3, #0]
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	6899      	ldr	r1, [r3, #8]
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	685a      	ldr	r2, [r3, #4]
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	68db      	ldr	r3, [r3, #12]
 8002a7e:	f000 f96a 	bl	8002d56 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002a90:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	68ba      	ldr	r2, [r7, #8]
 8002a98:	609a      	str	r2, [r3, #8]
      break;
 8002a9a:	e04f      	b.n	8002b3c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6818      	ldr	r0, [r3, #0]
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	6899      	ldr	r1, [r3, #8]
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	685a      	ldr	r2, [r3, #4]
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	f000 f953 	bl	8002d56 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	689a      	ldr	r2, [r3, #8]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002abe:	609a      	str	r2, [r3, #8]
      break;
 8002ac0:	e03c      	b.n	8002b3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6818      	ldr	r0, [r3, #0]
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	6859      	ldr	r1, [r3, #4]
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	461a      	mov	r2, r3
 8002ad0:	f000 f8ca 	bl	8002c68 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2150      	movs	r1, #80	; 0x50
 8002ada:	4618      	mov	r0, r3
 8002adc:	f000 f921 	bl	8002d22 <TIM_ITRx_SetConfig>
      break;
 8002ae0:	e02c      	b.n	8002b3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6818      	ldr	r0, [r3, #0]
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	6859      	ldr	r1, [r3, #4]
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	68db      	ldr	r3, [r3, #12]
 8002aee:	461a      	mov	r2, r3
 8002af0:	f000 f8e8 	bl	8002cc4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2160      	movs	r1, #96	; 0x60
 8002afa:	4618      	mov	r0, r3
 8002afc:	f000 f911 	bl	8002d22 <TIM_ITRx_SetConfig>
      break;
 8002b00:	e01c      	b.n	8002b3c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6818      	ldr	r0, [r3, #0]
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	6859      	ldr	r1, [r3, #4]
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	68db      	ldr	r3, [r3, #12]
 8002b0e:	461a      	mov	r2, r3
 8002b10:	f000 f8aa 	bl	8002c68 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2140      	movs	r1, #64	; 0x40
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f000 f901 	bl	8002d22 <TIM_ITRx_SetConfig>
      break;
 8002b20:	e00c      	b.n	8002b3c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4619      	mov	r1, r3
 8002b2c:	4610      	mov	r0, r2
 8002b2e:	f000 f8f8 	bl	8002d22 <TIM_ITRx_SetConfig>
      break;
 8002b32:	e003      	b.n	8002b3c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	73fb      	strb	r3, [r7, #15]
      break;
 8002b38:	e000      	b.n	8002b3c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002b3a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2200      	movs	r2, #0
 8002b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3710      	adds	r7, #16
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}

08002b56 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b56:	b480      	push	{r7}
 8002b58:	b083      	sub	sp, #12
 8002b5a:	af00      	add	r7, sp, #0
 8002b5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b5e:	bf00      	nop
 8002b60:	370c      	adds	r7, #12
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bc80      	pop	{r7}
 8002b66:	4770      	bx	lr

08002b68 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b70:	bf00      	nop
 8002b72:	370c      	adds	r7, #12
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bc80      	pop	{r7}
 8002b78:	4770      	bx	lr

08002b7a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b7a:	b480      	push	{r7}
 8002b7c:	b083      	sub	sp, #12
 8002b7e:	af00      	add	r7, sp, #0
 8002b80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b82:	bf00      	nop
 8002b84:	370c      	adds	r7, #12
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bc80      	pop	{r7}
 8002b8a:	4770      	bx	lr

08002b8c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b94:	bf00      	nop
 8002b96:	370c      	adds	r7, #12
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bc80      	pop	{r7}
 8002b9c:	4770      	bx	lr
	...

08002ba0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b085      	sub	sp, #20
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
 8002ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	4a2b      	ldr	r2, [pc, #172]	; (8002c60 <TIM_Base_SetConfig+0xc0>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d007      	beq.n	8002bc8 <TIM_Base_SetConfig+0x28>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bbe:	d003      	beq.n	8002bc8 <TIM_Base_SetConfig+0x28>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	4a28      	ldr	r2, [pc, #160]	; (8002c64 <TIM_Base_SetConfig+0xc4>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d108      	bne.n	8002bda <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	68fa      	ldr	r2, [r7, #12]
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	4a20      	ldr	r2, [pc, #128]	; (8002c60 <TIM_Base_SetConfig+0xc0>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d007      	beq.n	8002bf2 <TIM_Base_SetConfig+0x52>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002be8:	d003      	beq.n	8002bf2 <TIM_Base_SetConfig+0x52>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	4a1d      	ldr	r2, [pc, #116]	; (8002c64 <TIM_Base_SetConfig+0xc4>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d108      	bne.n	8002c04 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bf8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	68fa      	ldr	r2, [r7, #12]
 8002c00:	4313      	orrs	r3, r2
 8002c02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	695b      	ldr	r3, [r3, #20]
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	68fa      	ldr	r2, [r7, #12]
 8002c16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	689a      	ldr	r2, [r3, #8]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	4a0d      	ldr	r2, [pc, #52]	; (8002c60 <TIM_Base_SetConfig+0xc0>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d103      	bne.n	8002c38 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	691a      	ldr	r2, [r3, #16]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	691b      	ldr	r3, [r3, #16]
 8002c42:	f003 0301 	and.w	r3, r3, #1
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d005      	beq.n	8002c56 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	691b      	ldr	r3, [r3, #16]
 8002c4e:	f023 0201 	bic.w	r2, r3, #1
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	611a      	str	r2, [r3, #16]
  }
}
 8002c56:	bf00      	nop
 8002c58:	3714      	adds	r7, #20
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bc80      	pop	{r7}
 8002c5e:	4770      	bx	lr
 8002c60:	40012c00 	.word	0x40012c00
 8002c64:	40000400 	.word	0x40000400

08002c68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b087      	sub	sp, #28
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	60f8      	str	r0, [r7, #12]
 8002c70:	60b9      	str	r1, [r7, #8]
 8002c72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	6a1b      	ldr	r3, [r3, #32]
 8002c78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	6a1b      	ldr	r3, [r3, #32]
 8002c7e:	f023 0201 	bic.w	r2, r3, #1
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	699b      	ldr	r3, [r3, #24]
 8002c8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	011b      	lsls	r3, r3, #4
 8002c98:	693a      	ldr	r2, [r7, #16]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	f023 030a 	bic.w	r3, r3, #10
 8002ca4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002ca6:	697a      	ldr	r2, [r7, #20]
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	693a      	ldr	r2, [r7, #16]
 8002cb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	697a      	ldr	r2, [r7, #20]
 8002cb8:	621a      	str	r2, [r3, #32]
}
 8002cba:	bf00      	nop
 8002cbc:	371c      	adds	r7, #28
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bc80      	pop	{r7}
 8002cc2:	4770      	bx	lr

08002cc4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b087      	sub	sp, #28
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	60f8      	str	r0, [r7, #12]
 8002ccc:	60b9      	str	r1, [r7, #8]
 8002cce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	6a1b      	ldr	r3, [r3, #32]
 8002cd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	6a1b      	ldr	r3, [r3, #32]
 8002cda:	f023 0210 	bic.w	r2, r3, #16
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	699b      	ldr	r3, [r3, #24]
 8002ce6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002cee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	031b      	lsls	r3, r3, #12
 8002cf4:	693a      	ldr	r2, [r7, #16]
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002d00:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	011b      	lsls	r3, r3, #4
 8002d06:	697a      	ldr	r2, [r7, #20]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	693a      	ldr	r2, [r7, #16]
 8002d10:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	697a      	ldr	r2, [r7, #20]
 8002d16:	621a      	str	r2, [r3, #32]
}
 8002d18:	bf00      	nop
 8002d1a:	371c      	adds	r7, #28
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bc80      	pop	{r7}
 8002d20:	4770      	bx	lr

08002d22 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002d22:	b480      	push	{r7}
 8002d24:	b085      	sub	sp, #20
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	6078      	str	r0, [r7, #4]
 8002d2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d38:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d3a:	683a      	ldr	r2, [r7, #0]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	f043 0307 	orr.w	r3, r3, #7
 8002d44:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	68fa      	ldr	r2, [r7, #12]
 8002d4a:	609a      	str	r2, [r3, #8]
}
 8002d4c:	bf00      	nop
 8002d4e:	3714      	adds	r7, #20
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bc80      	pop	{r7}
 8002d54:	4770      	bx	lr

08002d56 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d56:	b480      	push	{r7}
 8002d58:	b087      	sub	sp, #28
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	60f8      	str	r0, [r7, #12]
 8002d5e:	60b9      	str	r1, [r7, #8]
 8002d60:	607a      	str	r2, [r7, #4]
 8002d62:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d70:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	021a      	lsls	r2, r3, #8
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	431a      	orrs	r2, r3
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	697a      	ldr	r2, [r7, #20]
 8002d80:	4313      	orrs	r3, r2
 8002d82:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	697a      	ldr	r2, [r7, #20]
 8002d88:	609a      	str	r2, [r3, #8]
}
 8002d8a:	bf00      	nop
 8002d8c:	371c      	adds	r7, #28
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bc80      	pop	{r7}
 8002d92:	4770      	bx	lr

08002d94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b085      	sub	sp, #20
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d101      	bne.n	8002dac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002da8:	2302      	movs	r3, #2
 8002daa:	e041      	b.n	8002e30 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2201      	movs	r2, #1
 8002db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2202      	movs	r2, #2
 8002db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dd2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	68fa      	ldr	r2, [r7, #12]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	68fa      	ldr	r2, [r7, #12]
 8002de4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a14      	ldr	r2, [pc, #80]	; (8002e3c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d009      	beq.n	8002e04 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002df8:	d004      	beq.n	8002e04 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a10      	ldr	r2, [pc, #64]	; (8002e40 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d10c      	bne.n	8002e1e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e0a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	68ba      	ldr	r2, [r7, #8]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	68ba      	ldr	r2, [r7, #8]
 8002e1c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2201      	movs	r2, #1
 8002e22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e2e:	2300      	movs	r3, #0
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3714      	adds	r7, #20
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bc80      	pop	{r7}
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop
 8002e3c:	40012c00 	.word	0x40012c00
 8002e40:	40000400 	.word	0x40000400

08002e44 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e4c:	bf00      	nop
 8002e4e:	370c      	adds	r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bc80      	pop	{r7}
 8002e54:	4770      	bx	lr

08002e56 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e56:	b480      	push	{r7}
 8002e58:	b083      	sub	sp, #12
 8002e5a:	af00      	add	r7, sp, #0
 8002e5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e5e:	bf00      	nop
 8002e60:	370c      	adds	r7, #12
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bc80      	pop	{r7}
 8002e66:	4770      	bx	lr

08002e68 <__libc_init_array>:
 8002e68:	b570      	push	{r4, r5, r6, lr}
 8002e6a:	2600      	movs	r6, #0
 8002e6c:	4d0c      	ldr	r5, [pc, #48]	; (8002ea0 <__libc_init_array+0x38>)
 8002e6e:	4c0d      	ldr	r4, [pc, #52]	; (8002ea4 <__libc_init_array+0x3c>)
 8002e70:	1b64      	subs	r4, r4, r5
 8002e72:	10a4      	asrs	r4, r4, #2
 8002e74:	42a6      	cmp	r6, r4
 8002e76:	d109      	bne.n	8002e8c <__libc_init_array+0x24>
 8002e78:	f000 f822 	bl	8002ec0 <_init>
 8002e7c:	2600      	movs	r6, #0
 8002e7e:	4d0a      	ldr	r5, [pc, #40]	; (8002ea8 <__libc_init_array+0x40>)
 8002e80:	4c0a      	ldr	r4, [pc, #40]	; (8002eac <__libc_init_array+0x44>)
 8002e82:	1b64      	subs	r4, r4, r5
 8002e84:	10a4      	asrs	r4, r4, #2
 8002e86:	42a6      	cmp	r6, r4
 8002e88:	d105      	bne.n	8002e96 <__libc_init_array+0x2e>
 8002e8a:	bd70      	pop	{r4, r5, r6, pc}
 8002e8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e90:	4798      	blx	r3
 8002e92:	3601      	adds	r6, #1
 8002e94:	e7ee      	b.n	8002e74 <__libc_init_array+0xc>
 8002e96:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e9a:	4798      	blx	r3
 8002e9c:	3601      	adds	r6, #1
 8002e9e:	e7f2      	b.n	8002e86 <__libc_init_array+0x1e>
 8002ea0:	08002f04 	.word	0x08002f04
 8002ea4:	08002f04 	.word	0x08002f04
 8002ea8:	08002f04 	.word	0x08002f04
 8002eac:	08002f08 	.word	0x08002f08

08002eb0 <memset>:
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	4402      	add	r2, r0
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d100      	bne.n	8002eba <memset+0xa>
 8002eb8:	4770      	bx	lr
 8002eba:	f803 1b01 	strb.w	r1, [r3], #1
 8002ebe:	e7f9      	b.n	8002eb4 <memset+0x4>

08002ec0 <_init>:
 8002ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ec2:	bf00      	nop
 8002ec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ec6:	bc08      	pop	{r3}
 8002ec8:	469e      	mov	lr, r3
 8002eca:	4770      	bx	lr

08002ecc <_fini>:
 8002ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ece:	bf00      	nop
 8002ed0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ed2:	bc08      	pop	{r3}
 8002ed4:	469e      	mov	lr, r3
 8002ed6:	4770      	bx	lr
