#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jun  2 23:45:09 2022
# Process ID: 20420
# Current directory: D:/CSAPP_Vivado/task_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1460 D:\CSAPP_Vivado\task_1\task_1.xpr
# Log file: D:/CSAPP_Vivado/task_1/vivado.log
# Journal file: D:/CSAPP_Vivado/task_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CSAPP_Vivado/task_1/task_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/Vivado/Vivado/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 827.648 ; gain = 111.375
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vtf_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vtf_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CSAPP_Vivado/task_1/task_1.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CSAPP_Vivado/task_1/task_1.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CSAPP_Vivado/task_1/task_1.srcs/sim_1/new/vtf_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vtf_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Vivado/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 93ab2628ddd9422da755f58cc1c3ff84 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vtf_processor_behav xil_defaultlib.vtf_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.vtf_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot vtf_processor_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim/xsim.dir/vtf_processor_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun  2 23:48:24 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 856.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vtf_processor_behav -key {Behavioral:sim_1:Functional:vtf_processor} -tclbatch {vtf_processor.tcl} -view {D:/CSAPP_Vivado/task_1/vtf_task_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/CSAPP_Vivado/task_1/vtf_task_1_behav.wcfg
WARNING: Simulation object /vtf_processor_test/clock was not found in the design.
WARNING: Simulation object /vtf_processor_test/addr was not found in the design.
WARNING: Simulation object /vtf_processor_test/wr was not found in the design.
WARNING: Simulation object /vtf_processor_test/wdata was not found in the design.
WARNING: Simulation object /vtf_processor_test/working was not found in the design.
WARNING: Simulation object /vtf_processor_test/icode was not found in the design.
WARNING: Simulation object /vtf_processor_test/ifun was not found in the design.
WARNING: Simulation object /vtf_processor_test/rA was not found in the design.
WARNING: Simulation object /vtf_processor_test/rB was not found in the design.
WARNING: Simulation object /vtf_processor_test/valC was not found in the design.
source vtf_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vtf_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 878.305 ; gain = 21.465
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vtf_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vtf_processor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Vivado/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 93ab2628ddd9422da755f58cc1c3ff84 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vtf_processor_behav xil_defaultlib.vtf_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 881.766 ; gain = 0.066
export_ip_user_files -of_objects  [get_files D:/CSAPP_Vivado/task_1/task_1.srcs/sources_1/new/processor.v] -no_script -reset -force -quiet
remove_files  D:/CSAPP_Vivado/task_1/task_1.srcs/sources_1/new/processor.v
export_ip_user_files -of_objects  [get_files D:/CSAPP_Vivado/task_1/task_1.srcs/sim_1/new/vtf_processor.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/CSAPP_Vivado/task_1/task_1.srcs/sim_1/new/vtf_processor.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/CSAPP_Vivado/task_1/task_1.srcs/sim_1/new/vtf_ram.v
update_compile_order -fileset sim_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CSAPP_Vivado/task_1/task_1.runs/synth_1

update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 4
[Fri Jun  3 00:29:38 2022] Launched synth_1...
Run output will be captured here: D:/CSAPP_Vivado/task_1/task_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Jun  3 00:30:28 2022] Launched impl_1...
Run output will be captured here: D:/CSAPP_Vivado/task_1/task_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1405.844 ; gain = 0.055
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1405.844 ; gain = 0.055
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1529.449 ; gain = 605.641
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vtf_ram_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vtf_ram_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CSAPP_Vivado/task_1/task_1.srcs/sim_1/new/vtf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vtf_ram_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Vivado/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 93ab2628ddd9422da755f58cc1c3ff84 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vtf_ram_test_behav xil_defaultlib.vtf_ram_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.vtf_ram_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot vtf_ram_test_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim/xsim.dir/vtf_ram_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jun  3 00:33:09 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vtf_ram_test_behav -key {Behavioral:sim_1:Functional:vtf_ram_test} -tclbatch {vtf_ram_test.tcl} -view {D:/CSAPP_Vivado/task_1/vtf_task_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/CSAPP_Vivado/task_1/vtf_task_1_behav.wcfg
WARNING: Simulation object /vtf_processor_test/clock was not found in the design.
WARNING: Simulation object /vtf_processor_test/addr was not found in the design.
WARNING: Simulation object /vtf_processor_test/wr was not found in the design.
WARNING: Simulation object /vtf_processor_test/wdata was not found in the design.
WARNING: Simulation object /vtf_processor_test/working was not found in the design.
WARNING: Simulation object /vtf_processor_test/icode was not found in the design.
WARNING: Simulation object /vtf_processor_test/ifun was not found in the design.
WARNING: Simulation object /vtf_processor_test/rA was not found in the design.
WARNING: Simulation object /vtf_processor_test/rB was not found in the design.
WARNING: Simulation object /vtf_processor_test/valC was not found in the design.
source vtf_ram_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vtf_ram_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2084.363 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vtf_ram_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vtf_ram_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Vivado/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 93ab2628ddd9422da755f58cc1c3ff84 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vtf_ram_test_behav xil_defaultlib.vtf_ram_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2084.363 ; gain = 0.000
add_files -norecurse D:/CSAPP_Vivado/task_1/task_1.srcs/sources_1/new/processor.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_files -from_files D:/CSAPP_Vivado/task_1/task_1.srcs/sim_1/new/vtf_processor.v -to_files D:/CSAPP_Vivado/task_1/task_1.srcs/sim_1/new/vtf_ram.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/CSAPP_Vivado/task_1/task_1.srcs/sim_1/new/vtf_ram.v' with file 'D:/CSAPP_Vivado/task_1/task_1.srcs/sim_1/new/vtf_processor.v'.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CSAPP_Vivado/task_1/task_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Jun  3 00:35:33 2022] Launched synth_1...
Run output will be captured here: D:/CSAPP_Vivado/task_1/task_1.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files D:/CSAPP_Vivado/task_1/task_1.srcs/sources_1/new/processor.v] -no_script -reset -force -quiet
remove_files  D:/CSAPP_Vivado/task_1/task_1.srcs/sources_1/new/processor.v
update_files -from_files D:/CSAPP_Vivado/task_1/task_1.srcs/sim_1/new/vtf_ram.v -to_files D:/CSAPP_Vivado/task_1/task_1.srcs/sim_1/new/vtf_processor.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/CSAPP_Vivado/task_1/task_1.srcs/sim_1/new/vtf_processor.v' with file 'D:/CSAPP_Vivado/task_1/task_1.srcs/sim_1/new/vtf_ram.v'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vtf_ram_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vtf_ram_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CSAPP_Vivado/task_1/task_1.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CSAPP_Vivado/task_1/task_1.srcs/sim_1/new/vtf_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vtf_ram_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Vivado/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 93ab2628ddd9422da755f58cc1c3ff84 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vtf_ram_test_behav xil_defaultlib.vtf_ram_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.vtf_ram_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot vtf_ram_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vtf_ram_test_behav -key {Behavioral:sim_1:Functional:vtf_ram_test} -tclbatch {vtf_ram_test.tcl} -view {D:/CSAPP_Vivado/task_1/vtf_task_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/CSAPP_Vivado/task_1/vtf_task_1_behav.wcfg
WARNING: Simulation object /vtf_processor_test/clock was not found in the design.
WARNING: Simulation object /vtf_processor_test/addr was not found in the design.
WARNING: Simulation object /vtf_processor_test/wr was not found in the design.
WARNING: Simulation object /vtf_processor_test/wdata was not found in the design.
WARNING: Simulation object /vtf_processor_test/working was not found in the design.
WARNING: Simulation object /vtf_processor_test/icode was not found in the design.
WARNING: Simulation object /vtf_processor_test/ifun was not found in the design.
WARNING: Simulation object /vtf_processor_test/rA was not found in the design.
WARNING: Simulation object /vtf_processor_test/rB was not found in the design.
WARNING: Simulation object /vtf_processor_test/valC was not found in the design.
source vtf_ram_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vtf_ram_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2211.523 ; gain = 1.234
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vtf_ram_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vtf_ram_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Vivado/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 93ab2628ddd9422da755f58cc1c3ff84 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vtf_ram_test_behav xil_defaultlib.vtf_ram_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2211.809 ; gain = 0.051
update_files -from_files D:/CSAPP_Vivado/task_1/task_1.srcs/sim_1/new/vtf_processor.v -to_files D:/CSAPP_Vivado/task_1/task_1.srcs/sim_1/new/vtf_ram.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/CSAPP_Vivado/task_1/task_1.srcs/sim_1/new/vtf_ram.v' with file 'D:/CSAPP_Vivado/task_1/task_1.srcs/sim_1/new/vtf_processor.v'.
add_files -norecurse D:/CSAPP_Vivado/task_1/task_1.srcs/sources_1/new/processor.v
update_compile_order -fileset sources_1
save_wave_config {D:/CSAPP_Vivado/task_1/vtf_task_1_behav.wcfg}
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vtf_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vtf_processor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Vivado/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 93ab2628ddd9422da755f58cc1c3ff84 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vtf_processor_behav xil_defaultlib.vtf_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.vtf_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot vtf_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vtf_processor_behav -key {Behavioral:sim_1:Functional:vtf_processor} -tclbatch {vtf_processor.tcl} -view {D:/CSAPP_Vivado/task_1/vtf_task_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/CSAPP_Vivado/task_1/vtf_task_1_behav.wcfg
source vtf_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vtf_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2212.141 ; gain = 0.000
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See D:/CSAPP_Vivado/task_1/vivado_pid20420.debug)
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CSAPP_Vivado/task_1/task_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Jun  3 00:38:57 2022] Launched synth_1...
Run output will be captured here: D:/CSAPP_Vivado/task_1/task_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Jun  3 00:39:52 2022] Launched impl_1...
Run output will be captured here: D:/CSAPP_Vivado/task_1/task_1.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 2224.594 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 2224.594 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2287.789 ; gain = 73.141
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vtf_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vtf_processor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Vivado/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 93ab2628ddd9422da755f58cc1c3ff84 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vtf_processor_behav xil_defaultlib.vtf_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vtf_processor_behav -key {Behavioral:sim_1:Functional:vtf_processor} -tclbatch {vtf_processor.tcl} -view {D:/CSAPP_Vivado/task_1/vtf_task_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/CSAPP_Vivado/task_1/vtf_task_1_behav.wcfg
source vtf_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vtf_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vtf_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vtf_processor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CSAPP_Vivado/task_1/task_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Vivado/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 93ab2628ddd9422da755f58cc1c3ff84 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vtf_processor_behav xil_defaultlib.vtf_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2289.359 ; gain = 0.082
save_wave_config {D:/CSAPP_Vivado/task_1/vtf_task_1_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  3 00:44:47 2022...
