[{"DBLP title": "Division Unit for Binary Integer Decimals.", "DBLP authors": ["Tom\u00e1s Lang", "Alberto Nannarelli"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.42", "OA papers": [{"PaperId": "https://openalex.org/W2098586289", "PaperTitle": "Division Unit for Binary Integer Decimals", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Irvine": 1.0, "Technical University of Denmark": 1.0}, "Authors": ["Tom\u00e1s Lang", "Alberto Nannarelli"]}]}, {"DBLP title": "A Combined Decimal and Binary Floating-Point Multiplier.", "DBLP authors": ["Charles Tsen", "Sonia Gonz\u00e1lez-Navarro", "Michael J. Schulte", "Brian J. Hickmann", "Katherine Compton"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.28", "OA papers": [{"PaperId": "https://openalex.org/W2166838600", "PaperTitle": "A Combined Decimal and Binary Floating-Point Multiplier", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0, "University of Malaga": 1.0, "Intel (United States)": 1.0}, "Authors": ["Charles Tsen", "Sonia Gonzalez-Navarro", "Michael J. Schulte", "Brian J. Hickmann", "Katherine Compton"]}]}, {"DBLP title": "Parallel Prefix Ling Structures for Modulo 2^n-1 Addition.", "DBLP authors": ["Jun Chen", "James E. Stine"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.43", "OA papers": [{"PaperId": "https://openalex.org/W2146888183", "PaperTitle": "Parallel Prefix Ling Structures for Modulo 2^n-1 Addition", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Oklahoma State University Oklahoma City": 2.0}, "Authors": ["Jun Chen", "James E. Stine"]}]}, {"DBLP title": "A FPGA-based Parallel Architecture for Scalable High-Speed Packet Classification.", "DBLP authors": ["Weirong Jiang", "Viktor K. Prasanna"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.17", "OA papers": [{"PaperId": "https://openalex.org/W2103189753", "PaperTitle": "A FPGA-based Parallel Architecture for Scalable High-Speed Packet Classification", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Weirong Jiang", "Viktor K. Prasanna"]}]}, {"DBLP title": "Implementing a Highly Parameterized Digital PIV System on Reconfigurable Hardware.", "DBLP authors": ["Abderrahmane Bennis", "Miriam Leeser", "Gilead Tadmor"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.20", "OA papers": [{"PaperId": "https://openalex.org/W2150315571", "PaperTitle": "Implementing a Highly Parameterized Digital PIV System on Reconfigurable Hardware", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Northeastern University": 3.0}, "Authors": ["Abderrahmane Bennis", "Miriam Leeser", "Gilead Tadmor"]}]}, {"DBLP title": "Improving VLIW Processor Performance Using Three-Dimensional (3D) DRAM Stacking.", "DBLP authors": ["Yangyang Pan", "Tong Zhang"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.11", "OA papers": [{"PaperId": "https://openalex.org/W2131029245", "PaperTitle": "Improving VLIW Processor Performance Using Three-Dimensional (3D) DRAM Stacking", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Rensselaer Polytechnic Institute": 2.0}, "Authors": ["Yangyang Pan", "Tong Zhang"]}]}, {"DBLP title": "Specialization of the Cell SPE for Media Applications.", "DBLP authors": ["Cor Meenderinck", "Ben H. H. Juurlink"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.10", "OA papers": [{"PaperId": "https://openalex.org/W2141682130", "PaperTitle": "Specialization of the Cell SPE for Media Applications", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Delft University of Technology": 2.0}, "Authors": ["Cor Meenderinck", "Ben Juurlink"]}]}, {"DBLP title": "A Massively Parallel Coprocessor for Convolutional Neural Networks.", "DBLP authors": ["Murugan Sankaradass", "Venkata Jakkula", "Srihari Cadambi", "Srimat T. Chakradhar", "Igor Durdanovic", "Eric Cosatto", "Hans Peter Graf"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.25", "OA papers": [{"PaperId": "https://openalex.org/W2096645269", "PaperTitle": "A Massively Parallel Coprocessor for Convolutional Neural Networks", "Year": 2009, "CitationCount": 185, "EstimatedCitation": 185, "Affiliations": {"NEC Laboratories America Inc, Princeton, NJ, USA#TAB#": 7.0}, "Authors": ["Murugan Sankaradas", "Venkata Jakkula", "Srihari Cadambi", "Srimat Chakradhar", "Igor Durdanovic", "Eric Cosatto", "Hans Graf"]}]}, {"DBLP title": "An FPGA-based Parallel Hardware Architecture for Real-Time Face Detection Using a Face Certainty Map.", "DBLP authors": ["Seunghun Jin", "Dongkyun Kim", "Thuy Tuong Nguyen", "Bongjin Jun", "Daijin Kim", "Jae Wook Jeon"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.36", "OA papers": [{"PaperId": "https://openalex.org/W2115898414", "PaperTitle": "An FPGA-based Parallel Hardware Architecture for Real-Time Face Detection Using a Face Certainty Map", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Sungkyunkwan University": 4.0, "Pohang University of Science and Technology": 2.0}, "Authors": ["Seung-Hun Jin", "Dongkyun Kim", "Thuy D. Nguyen", "Bongjin Jun", "Daijin Kim", "Jae Wook Jeon"]}]}, {"DBLP title": "Accelerating a Virtual Ecology Model with FPGAs.", "DBLP authors": ["Julien Lamoureux", "Tony Field", "Wayne Luk"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.27", "OA papers": [{"PaperId": "https://openalex.org/W2112829914", "PaperTitle": "Accelerating a Virtual Ecology Model with FPGAs", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Julien Lamoureux", "Tony Field", "Wayne Luk"]}]}, {"DBLP title": "Parallelized Architecture of Multiple Classifiers for Face Detection.", "DBLP authors": ["Junguk Cho", "Bridget Benson", "Shahnam Mirzaei", "Ryan Kastner"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.38", "OA papers": [{"PaperId": "https://openalex.org/W2113522228", "PaperTitle": "Parallelized Architecture of Multiple Classifiers for Face Detection", "Year": 2009, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"University of California, San Diego": 2.0, "University of California, Santa Barbara": 2.0}, "Authors": ["Jung Uk Cho", "Bridget Benson", "Shahnam Mirzaei", "Ryan Kastner"]}]}, {"DBLP title": "Design and Implementation of a Radix-4 Complex Division Unit with Prescaling.", "DBLP authors": ["Pouya Dormiani", "Milos D. Ercegovac", "Jean-Michel Muller"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.32", "OA papers": [{"PaperId": "https://openalex.org/W2148242961", "PaperTitle": "Design and Implementation of a Radix-4 Complex Division Unit with Prescaling", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of California, Los Angeles": 2.0, "\u00c9cole Normale Sup\u00e9rieure de Lyon": 1.0}, "Authors": ["Pouya Dormiani", "Milo D. Ercegovac", "Jean-Michel Muller"]}]}, {"DBLP title": "A Low Power High Performance Radix-4 Approximate Squaring Circuit.", "DBLP authors": ["Satyendra R. Datla", "Mitchell A. Thornton", "David W. Matula"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.35", "OA papers": [{"PaperId": "https://openalex.org/W2170150408", "PaperTitle": "A Low Power High Performance Radix-4 Approximate Squaring Circuit", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Southern Methodist University": 3.0}, "Authors": ["Satyendra Datla", "Mitchell A. Thornton", "David W. Matula"]}]}, {"DBLP title": "A Novel Processor Architecture for McEliece Cryptosystem and FPGA Platforms.", "DBLP authors": ["Abdulhadi Shoufan", "Thorsten Wink", "H. Gregor Molter", "Sorin A. Huss", "Falko Strenzke"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.29", "OA papers": [{"PaperId": "https://openalex.org/W2122597051", "PaperTitle": "A Novel Processor Architecture for McEliece Cryptosystem and FPGA Platforms", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Center for Research in Security and Privacy": 1.0, "Technical University of Darmstadt": 3.0, "[FlexSecure GmbH, Germany]": 1.0}, "Authors": ["Abdulhadi Shoufan", "Thorsten Wink", "Gregor Molter", "Sorin A. Huss", "Falko Strentzke"]}]}, {"DBLP title": "An Input Triggered Polymorphic ASIC for H.264 Decoding.", "DBLP authors": ["Adarsha Rao", "Mythri Alle", "Sainath V", "Reyaz Shaik", "Rajashekhar Chowhan", "Sreeramula Sankaraiah", "Sravanthi Mantha", "S. K. Nandy", "Ranjani Narayan"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.7", "OA papers": [{"PaperId": "https://openalex.org/W2157706033", "PaperTitle": "An Input Triggered Polymorphic ASIC for H.264 Decoding", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Indian Institute of Science Bangalore": 8.0, "[Morphing Machines Private Limited, Bangalore, India]": 1.0}, "Authors": ["Adarsha Rao", "Mythri Alle", "Sainath", "Reyaz Shaik", "Rajashekhar Chowhan", "S. Sankaraiah", "Sravanthi Mantha", "S. K. Nandy", "Ranjani Narayan"]}]}, {"DBLP title": "A Power-Scalable Switch-Based Multi-processor FFT.", "DBLP authors": ["Bassam Jamil Mohd", "Earl E. Swartzlander Jr."], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.18", "OA papers": [{"PaperId": "https://openalex.org/W2168935473", "PaperTitle": "A Power-Scalable Switch-Based Multi-processor FFT", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Qualcomm (United Kingdom)": 1.0, "[University of Technology, USA, Qualcomm, Inc.]": 1.0}, "Authors": ["Bassam Jamil Mohd", "Earl E. Swartzlander"]}]}, {"DBLP title": "MSA-CUDA: Multiple Sequence Alignment on Graphics Processing Units with CUDA.", "DBLP authors": ["Yongchao Liu", "Bertil Schmidt", "Douglas L. Maskell"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.14", "OA papers": [{"PaperId": "https://openalex.org/W2170896626", "PaperTitle": "MSA-CUDA: Multiple Sequence Alignment on Graphics Processing Units with CUDA", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Yongchao Liu", "Bertil Schmidt", "Douglas L. Maskell"]}]}, {"DBLP title": "Parallel Discrete Event Simulation of Molecular Dynamics Through Event-Based Decomposition.", "DBLP authors": ["Martin C. Herbordt", "Md. Ashfaquzzaman Khan", "Tony Dean"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.39", "OA papers": [{"PaperId": "https://openalex.org/W2133658299", "PaperTitle": "Parallel Discrete Event Simulation of Molecular Dynamics Through Event-Based Decomposition", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Boston University": 3.0}, "Authors": ["Martin C. Herbordt", "Md. Ashfaquzzaman Khan", "Tony Dean"]}]}, {"DBLP title": "NeMo: A Platform for Neural Modelling of Spiking Neurons Using GPUs.", "DBLP authors": ["Andreas Fidjeland", "Etienne B. Roesch", "Murray Shanahan", "Wayne Luk"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.24", "OA papers": [{"PaperId": "https://openalex.org/W2154439184", "PaperTitle": "NeMo: A Platform for Neural Modelling of Spiking Neurons Using GPUs", "Year": 2009, "CitationCount": 74, "EstimatedCitation": 74, "Affiliations": {"Imperial College London": 4.0}, "Authors": ["Andreas K. Fidjeland", "Etienne B. Roesch", "Murray Shanahan", "Wayne Luk"]}]}, {"DBLP title": "Constraint-Driven Instructions Selection and Application Scheduling in the DURASE system.", "DBLP authors": ["Kevin J. M. Martin", "Christophe Wolinski", "Krzysztof Kuchcinski", "Antoine Floch", "Fran\u00e7ois Charot"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.19", "OA papers": [{"PaperId": "https://openalex.org/W2127524685", "PaperTitle": "Constraint-Driven Instructions Selection and Application Scheduling in the DURASE system", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Rennes": 2.0, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 2.0, "Department of Computer Science [Lund]": 1.0}, "Authors": ["Kevin J. Martin", "Christophe Wolinski", "Krzysztof Kuchcinski", "Antoine Floch", "Fran\u00e7ois Charot"]}]}, {"DBLP title": "A System Framework for the Design of Embedded Software Targeting Heterogeneous Multi-core SoCs.", "DBLP authors": ["Xavier Guerin", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.9", "OA papers": [{"PaperId": "https://openalex.org/W2114487351", "PaperTitle": "A System Framework for the Design of Embedded Software Targeting Heterogeneous Multi-core SoCs", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {}, "Authors": ["Xavier Guerin", "Fr\u00e9d\u00e9ric P\u00e9trot"]}]}, {"DBLP title": "Impact of Loop Tiling on the Controller Logic of Acceleration Engines.", "DBLP authors": ["Hritam Dutta", "Jiali Zhai", "Frank Hannig", "J\u00fcrgen Teich"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.21", "OA papers": [{"PaperId": "https://openalex.org/W2152089383", "PaperTitle": "Impact of Loop Tiling on the Controller Logic of Acceleration Engines", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Erlangen-Nuremberg": 4.0}, "Authors": ["Hritam Dutta", "Jiali Zhai", "Frank Hannig", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Evaluating Various Branch-Prediction Schemes for Biomedical-Implant Processors.", "DBLP authors": ["Christos Strydis", "Georgi Gaydadjiev"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.37", "OA papers": [{"PaperId": "https://openalex.org/W2117989203", "PaperTitle": "Evaluating Various Branch-Prediction Schemes for Biomedical-Implant Processors", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Delft University of Technology": 2.0}, "Authors": ["Christos Strydis", "Georgi Gaydadjiev"]}]}, {"DBLP title": "Low-Power ASIP Architecture Exploration and Optimization for Reed-Solomon Processing.", "DBLP authors": ["Andreas Genser", "Christian Bachmann", "Christian Steger", "Jos Hulzink", "Mladen Berekovic"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.15", "OA papers": [{"PaperId": "https://openalex.org/W2097354922", "PaperTitle": "Low-Power ASIP Architecture Exploration and Optimization for Reed-Solomon Processing", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Graz University of Technology": 3.0, "Imec the Netherlands": 2.0}, "Authors": ["Andreas Genser", "Christian Bachmann", "Christian Steger", "Jos Hulzink", "Mladen Berekovic"]}]}, {"DBLP title": "Scalar Processing Overhead on SIMD-Only Architectures.", "DBLP authors": ["Arnaldo P. Azevedo Filho", "Ben H. H. Juurlink"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.12", "OA papers": [{"PaperId": "https://openalex.org/W2131876725", "PaperTitle": "Scalar Processing Overhead on SIMD-Only Architectures", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Delft University of Technology": 2.0}, "Authors": ["Arnaldo Jorge Martins Filho", "Ben Juurlink"]}]}, {"DBLP title": "Integral Parallel Architecture & Berkeley's Motifs.", "DBLP authors": ["Mihaela Malita", "Gheorghe Stefan"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.40", "OA papers": [{"PaperId": "https://openalex.org/W2097450435", "PaperTitle": "Integral Parallel Architecture &amp;#x00026; Berkeley's Motifs", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Saint Anselm College": 1.5, "BrightOutcome (United States)": 0.5}, "Authors": ["Mihaela Malita", "Gheorghe Stefan"]}]}, {"DBLP title": "Application Specific Transistor Sizing for Low Power Full Adders.", "DBLP authors": ["Fatemeh Eslami", "Amirali Baniasadi", "Mostafa Farahani"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.23", "OA papers": [{"PaperId": "https://openalex.org/W2140117581", "PaperTitle": "Application Specific Transistor Sizing for Low Power Full Adders", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Shahid Beheshti University": 1.5, "Institute for Research in Fundamental Sciences": 0.5, "University of Victoria": 1.0}, "Authors": ["Fatemeh Eslami", "Amirali Baniasadi", "Mostafa Farahani"]}]}, {"DBLP title": "Reconfigurable SWP Operator for Multimedia Processing.", "DBLP authors": ["Shafqat Khan", "Emmanuel Casseau", "Daniel M\u00e9nard"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.13", "OA papers": [{"PaperId": "https://openalex.org/W2097775702", "PaperTitle": "Reconfigurable SWP Operator for Multimedia Processing", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"French Institute for Research in Computer Science and Automation": 1.5, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 1.5}, "Authors": ["Shafqat Ullah Khan", "Emmanuel Casseau", "Daniel Menard"]}]}, {"DBLP title": "Filtering Global History: Power and Performance Efficient Branch Predictor.", "DBLP authors": ["Raid Ayoub", "Alex Orailoglu"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.26", "OA papers": [{"PaperId": "https://openalex.org/W2137927018", "PaperTitle": "Filtering Global History: Power and Performance Efficient Branch Predictor", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Raid Ayoub", "Alex Orailoglu"]}]}, {"DBLP title": "Efficient Implementation of Carry-Save Adders in FPGAs.", "DBLP authors": ["Javier Hormigo", "Manuel Ortiz", "Francisco J. Quiles", "Francisco J. Jaime", "Julio Villalba", "Emilio L. Zapata"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.22", "OA papers": [{"PaperId": "https://openalex.org/W2111010659", "PaperTitle": "Efficient Implementation of Carry-Save Adders in FPGAs", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of C\u00f3rdoba": 2.0, "University of Malaga": 4.0}, "Authors": ["Javier Hormigo", "Manuel Ortiz", "Francisco J. Quiles", "Francisco Jaime", "Julio Villalba", "Emilio L. Zapata"]}]}, {"DBLP title": "Acceleration of Multiresolution Imaging Algorithms: A Comparative Study.", "DBLP authors": ["Richard Membarth", "Philipp Kutzer", "Hritam Dutta", "Frank Hannig", "J\u00fcrgen Teich"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.8", "OA papers": [{"PaperId": "https://openalex.org/W2136472891", "PaperTitle": "Acceleration of Multiresolution Imaging Algorithms: A Comparative Study", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Erlangen-Nuremberg": 5.0}, "Authors": ["Richard Membarth", "Philipp Kutzer", "Hritam Dutta", "Frank Hannig", "J\u00fcrgen Teich"]}]}, {"DBLP title": "A High-Performance Hardware Architecture for Spectral Hash Algorithm.", "DBLP authors": ["Ray C. C. Cheung", "\u00c7etin Kaya Ko\u00e7", "John D. Villasenor"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.31", "OA papers": [{"PaperId": "https://openalex.org/W2123748938", "PaperTitle": "A High-Performance Hardware Architecture for Spectral Hash Algorithm", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"[Electr. Eng. Dept., UCLA, Los Angeles, CA, USA]": 2.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Ray C. C. Cheung", "\u00c7etin Kaya Ko\u00e7", "John Villasenor"]}]}, {"DBLP title": "P3FSM: Portable Predictive Pattern Matching Finite State Machine.", "DBLP authors": ["Lucas Vespa", "Mini Mathew", "Ning Weng"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.16", "OA papers": [{"PaperId": "https://openalex.org/W2124827706", "PaperTitle": "P3FSM: Portable Predictive Pattern Matching Finite State Machine", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Southern Illinois University Carbondale": 3.0}, "Authors": ["Lucas Vespa", "Mini V. Mathew", "Ning Weng"]}]}, {"DBLP title": "Run-Time Detection of Malwares via Dynamic Control-Flow Inspection.", "DBLP authors": ["Yong-Joon Park", "Zhao Zhang", "Songqing Chen"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.30", "OA papers": [{"PaperId": "https://openalex.org/W2163673813", "PaperTitle": "Run-Time Detection of Malwares via Dynamic Control-Flow Inspection", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Iowa State University": 2.0, "George Mason University": 1.0}, "Authors": ["Yong Beom Park", "Zhao Zhang", "Songqing Chen"]}]}, {"DBLP title": "A 16-context Optically Reconfigurable Gate Array.", "DBLP authors": ["Mao Nakajima", "Minoru Watanabe"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.41", "OA papers": [{"PaperId": "https://openalex.org/W2129047123", "PaperTitle": "A 16-context Optically Reconfigurable Gate Array", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Shizuoka University": 2.0}, "Authors": ["Mao Nakajima", "Minoru Watanabe"]}]}, {"DBLP title": "Mapping Parallel FFT Algorithm onto SmartCell Coarse-Grained Reconfigurable Architecture.", "DBLP authors": ["Cao Liang", "Xinming Huang"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.33", "OA papers": [{"PaperId": "https://openalex.org/W2164825349", "PaperTitle": "Mapping Parallel FFT Algorithm onto SmartCell Coarse-Grained Reconfigurable Architecture", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Worcester Polytechnic Institute": 2.0}, "Authors": ["Cao Liang", "Xinming Huang"]}]}, {"DBLP title": "An Area-Efficient LDPC Decoder Architecture and Implementation for CMMB Systems.", "DBLP authors": ["Kai Zhang", "Xinming Huang", "Zhongfeng Wang"], "year": 2009, "doi": "https://doi.org/10.1109/ASAP.2009.34", "OA papers": [{"PaperId": "https://openalex.org/W2154877533", "PaperTitle": "An Area-Efficient LDPC Decoder Architecture and Implementation for CMMB Systems", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Worcester Polytechnic Institute": 2.0, "Broadcom (United States)": 1.0}, "Authors": ["Kai Zhang", "Xinming Huang", "Zhongfeng Wang"]}]}]