and r0, r0, r1, lsl #6 
mvn r2, r1 
bic r1, r2, r1 
add r1, r1, r1 
rsb r3, r0, r1, ror #9 
mvn r2, r3 
