Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Dec 11 18:53:26 2023
| Host         : Adelia-laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file new_top_v2_control_sets_placed.rpt
| Design       : new_top_v2
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    82 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |              44 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              81 |           37 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | recv/p_0_in[4]                    | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | recv/p_0_in[1]                    | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | recv/p_0_in[5]                    | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | recv/p_0_in[2]                    | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | recv/p_0_in[6]                    | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | recv/p_0_in[7]                    | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | recv/p_0_in[3]                    | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | recv/p_0_in[0]                    | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | parse1/dimension_received_i_1_n_0 | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | parse1/width[15]_i_1_n_0          |                  |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG | parse1/height[9]_i_1_n_0          |                  |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG | trans/tx3_out                     | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | recv/E[0]                         |                  |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG |                                   | reset_IBUF       |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | parse1/data_out_r[7]_i_1_n_0      |                  |                4 |             24 |         6.00 |
|  clk_IBUF_BUFG | recv/clk_counter                  | reset_IBUF       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | recv/data_valid                   | reset_IBUF       |               11 |             32 |         2.91 |
+----------------+-----------------------------------+------------------+------------------+----------------+--------------+


