==39350== Cachegrind, a cache and branch-prediction profiler
==39350== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39350== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39350== Command: ./sift .
==39350== 
--39350-- warning: L3 cache found, using its data for the LL simulation.
--39350-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39350-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39350== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39350== (see section Limitations in user manual)
==39350== NOTE: further instances of this message will not be shown
==39350== 
==39350== I   refs:      3,167,698,646
==39350== I1  misses:            1,867
==39350== LLi misses:            1,823
==39350== I1  miss rate:          0.00%
==39350== LLi miss rate:          0.00%
==39350== 
==39350== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==39350== D1  misses:       11,106,176  (  5,657,469 rd   +   5,448,707 wr)
==39350== LLd misses:        4,395,226  (  2,352,014 rd   +   2,043,212 wr)
==39350== D1  miss rate:           1.1% (        0.8%     +         1.8%  )
==39350== LLd miss rate:           0.5% (        0.3%     +         0.7%  )
==39350== 
==39350== LL refs:          11,108,043  (  5,659,336 rd   +   5,448,707 wr)
==39350== LL misses:         4,397,049  (  2,353,837 rd   +   2,043,212 wr)
==39350== LL miss rate:            0.1% (        0.1%     +         0.7%  )
