#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb 26 20:02:16 2020
# Process ID: 14260
# Current directory: C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6948 C:\Users\LOPEZS\Desktop\DL2010_Lopez\Lab 06\Lab 06.xpr
# Log file: C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/vivado.log
# Journal file: C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 682.258 ; gain = 101.156
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/sseg_decoder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/mux2_4b..sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/mux2_4b_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/sseg1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/sseg_decoder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/mux2_4b..sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/mux2_4b_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/sseg1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/sseg_decoder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/mux2_4b..sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/mux2_4b_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/sseg1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:]
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg1_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9e8746381d6a4f13bc518b759c36ca8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_test_behav xil_defaultlib.sseg1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sseg1_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg1_test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab -notrace
couldn't read file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 26 20:33:23 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg1_test_behav -key {Behavioral:sim_1:Functional:sseg1_test} -tclbatch {sseg1_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sseg1_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg1_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 786.051 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg1_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1_test
ERROR: [VRFC 10-2989] 'A' is not declared [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:16]
ERROR: [VRFC 10-2865] module 'sseg1_test' ignored due to previous errors [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg1_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9e8746381d6a4f13bc518b759c36ca8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_test_behav xil_defaultlib.sseg1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sseg1_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg1_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg1_test_behav -key {Behavioral:sim_1:Functional:sseg1_test} -tclbatch {sseg1_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sseg1_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg1_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1056.211 ; gain = 8.848
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg1_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9e8746381d6a4f13bc518b759c36ca8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_test_behav xil_defaultlib.sseg1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sseg1_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg1_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg1_test_behav -key {Behavioral:sim_1:Functional:sseg1_test} -tclbatch {sseg1_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sseg1_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg1_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1056.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg1_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9e8746381d6a4f13bc518b759c36ca8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_test_behav xil_defaultlib.sseg1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg1_test_behav -key {Behavioral:sim_1:Functional:sseg1_test} -tclbatch {sseg1_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sseg1_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg1_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1056.211 ; gain = 0.000
set_property top sseg_decoder_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg_decoder_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg_decoder_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg_decoder_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9e8746381d6a4f13bc518b759c36ca8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg_decoder_test_behav xil_defaultlib.sseg_decoder_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.sseg_decoder_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg_decoder_test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab -notrace
couldn't read file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 26 20:54:21 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg_decoder_test_behav -key {Behavioral:sim_1:Functional:sseg_decoder_test} -tclbatch {sseg_decoder_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sseg_decoder_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg_decoder_test.sv" Line 20
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg_decoder_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1056.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg_decoder_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg_decoder_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg_decoder_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9e8746381d6a4f13bc518b759c36ca8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg_decoder_test_behav xil_defaultlib.sseg_decoder_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.sseg_decoder_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg_decoder_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg_decoder_test_behav -key {Behavioral:sim_1:Functional:sseg_decoder_test} -tclbatch {sseg_decoder_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sseg_decoder_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 160 ns : File "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg_decoder_test.sv" Line 20
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg_decoder_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1056.211 ; gain = 0.000
set_property top sseg1_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg1_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9e8746381d6a4f13bc518b759c36ca8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_test_behav xil_defaultlib.sseg1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sseg1_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg1_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg1_test_behav -key {Behavioral:sim_1:Functional:sseg1_test} -tclbatch {sseg1_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sseg1_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg1_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1056.211 ; gain = 0.000
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg1_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9e8746381d6a4f13bc518b759c36ca8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_test_behav xil_defaultlib.sseg1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <mux2_4bseb> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <sseg_decoder2> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg1_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9e8746381d6a4f13bc518b759c36ca8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_test_behav xil_defaultlib.sseg1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <mux2_4bseb> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <sseg_decoder2> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg1_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9e8746381d6a4f13bc518b759c36ca8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_test_behav xil_defaultlib.sseg1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <mux2_4bseb> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <sseg_decoder2> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg1_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/mux2_4b..sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_4b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9e8746381d6a4f13bc518b759c36ca8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_test_behav xil_defaultlib.sseg1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'seg' on this module [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg1_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/mux2_4b..sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_4b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1_test
INFO: [VRFC 10-2458] undeclared symbol out1, assumed default net type wire [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:13]
INFO: [VRFC 10-2458] undeclared symbol out2, assumed default net type wire [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:18]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9e8746381d6a4f13bc518b759c36ca8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_test_behav xil_defaultlib.sseg1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'seg' on this module [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1056.211 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg1_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/mux2_4b..sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_4b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1_test
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9e8746381d6a4f13bc518b759c36ca8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_test_behav xil_defaultlib.sseg1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'out' [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:13]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'num' [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2_4b
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.sseg1_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg1_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg1_test_behav -key {Behavioral:sim_1:Functional:sseg1_test} -tclbatch {sseg1_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sseg1_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg1_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1056.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg1_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9e8746381d6a4f13bc518b759c36ca8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_test_behav xil_defaultlib.sseg1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'out' [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:13]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'num' [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:17]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg1_test_behav -key {Behavioral:sim_1:Functional:sseg1_test} -tclbatch {sseg1_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sseg1_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg1_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1056.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg1_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/mux2_4b..sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_4b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1_test
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9e8746381d6a4f13bc518b759c36ca8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_test_behav xil_defaultlib.sseg1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'out' [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:13]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'num' [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2_4b
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.sseg1_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg1_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg1_test_behav -key {Behavioral:sim_1:Functional:sseg1_test} -tclbatch {sseg1_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sseg1_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg1_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1056.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg1_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/mux2_4b..sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_4b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1_test
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9e8746381d6a4f13bc518b759c36ca8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_test_behav xil_defaultlib.sseg1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'out' [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:13]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'num' [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2_4b
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.sseg1_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg1_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg1_test_behav -key {Behavioral:sim_1:Functional:sseg1_test} -tclbatch {sseg1_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sseg1_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg1_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1056.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg1_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/mux2_4b..sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_4b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1_test
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9e8746381d6a4f13bc518b759c36ca8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_test_behav xil_defaultlib.sseg1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'out' [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:13]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'num' [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2_4b
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.sseg1_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg1_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg1_test_behav -key {Behavioral:sim_1:Functional:sseg1_test} -tclbatch {sseg1_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sseg1_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg1_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1056.211 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg1_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/mux2_4b..sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_4b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1_test
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9e8746381d6a4f13bc518b759c36ca8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_test_behav xil_defaultlib.sseg1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'out' [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:13]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'num' [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2_4b
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.sseg1_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg1_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg1_test_behav -key {Behavioral:sim_1:Functional:sseg1_test} -tclbatch {sseg1_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sseg1_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg1_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1056.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg1_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/mux2_4b..sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_4b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1_test
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:13]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9e8746381d6a4f13bc518b759c36ca8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_test_behav xil_defaultlib.sseg1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'out' [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:13]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'num' [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2_4b
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.sseg1_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg1_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg1_test_behav -key {Behavioral:sim_1:Functional:sseg1_test} -tclbatch {sseg1_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sseg1_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg1_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1056.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg1_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/mux2_4b..sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_4b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9e8746381d6a4f13bc518b759c36ca8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_test_behav xil_defaultlib.sseg1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2_4b
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.sseg1_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg1_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg1_test_behav -key {Behavioral:sim_1:Functional:sseg1_test} -tclbatch {sseg1_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sseg1_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg1_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1056.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg1_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/mux2_4b..sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_4b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9e8746381d6a4f13bc518b759c36ca8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_test_behav xil_defaultlib.sseg1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2_4b
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.sseg1_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg1_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg1_test_behav -key {Behavioral:sim_1:Functional:sseg1_test} -tclbatch {sseg1_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sseg1_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg1_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1056.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg1_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/mux2_4b..sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_4b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9e8746381d6a4f13bc518b759c36ca8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_test_behav xil_defaultlib.sseg1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 0 into 'an' is out of bounds [C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2_4b
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.sseg1_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg1_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg1_test_behav -key {Behavioral:sim_1:Functional:sseg1_test} -tclbatch {sseg1_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sseg1_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /sseg1_test/NetRegassign21_6
  File: C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv

HDL Line: C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv:21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg1_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1056.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg1_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/mux2_4b..sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_4b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9e8746381d6a4f13bc518b759c36ca8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_test_behav xil_defaultlib.sseg1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2_4b
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.sseg1_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg1_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg1_test_behav -key {Behavioral:sim_1:Functional:sseg1_test} -tclbatch {sseg1_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sseg1_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg1_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1056.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sseg1_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sseg1_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/mux2_4b..sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_4b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/sseg1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.srcs/sim_1/new/sseg1_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg1_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9e8746381d6a4f13bc518b759c36ca8f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sseg1_test_behav xil_defaultlib.sseg1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2_4b
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.sseg1
Compiling module xil_defaultlib.sseg1_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sseg1_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sseg1_test_behav -key {Behavioral:sim_1:Functional:sseg1_test} -tclbatch {sseg1_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sseg1_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sseg1_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1056.211 ; gain = 0.000
add_files -fileset constrs_1 -norecurse {C:/Users/LOPEZS/Downloads/sseg.xdc C:/Users/LOPEZS/Downloads/switches.xdc}
import_files -fileset constrs_1 {C:/Users/LOPEZS/Downloads/sseg.xdc C:/Users/LOPEZS/Downloads/switches.xdc}
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Feb 26 23:14:18 2020] Launched synth_1...
Run output will be captured here: C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.runs/synth_1/runme.log
[Wed Feb 26 23:14:18 2020] Launched impl_1...
Run output will be captured here: C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Wed Feb 26 23:15:41 2020] Launched impl_1...
Run output will be captured here: C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1056.211 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4DE35A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1
launch_runs impl_1 -jobs 4
[Wed Feb 26 23:16:47 2020] Launched impl_1...
Run output will be captured here: C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Feb 26 23:19:38 2020] Launched impl_1...
Run output will be captured here: C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2760.758 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2760.758 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2760.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2921.605 ; gain = 1007.203
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run impl_1
launch_runs impl_1 -jobs 4
[Wed Feb 26 23:23:45 2020] Launched impl_1...
Run output will be captured here: C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.runs/impl_1/runme.log
close_design
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A4DE35A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4DE35A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Feb 26 23:30:41 2020] Launched impl_1...
Run output will be captured here: C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.runs/impl_1/runme.log
reset_run impl_1
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Feb 26 23:41:45 2020] Launched impl_1...
Run output will be captured here: C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.runs/impl_1/sseg1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.runs/impl_1/sseg1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.runs/impl_1/sseg1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.runs/impl_1/sseg1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A4DE35A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4DE35A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.runs/impl_1/sseg1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.runs/impl_1/sseg1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.runs/impl_1/sseg1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.runs/impl_1/sseg1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Feb 27 00:54:58 2020] Launched synth_1...
Run output will be captured here: C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.runs/synth_1/runme.log
[Thu Feb 27 00:54:58 2020] Launched impl_1...
Run output will be captured here: C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.runs/impl_1/sseg1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A4DE35A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4DE35A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab 06/Lab 06.runs/impl_1/sseg1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 01:13:17 2020...
