

================================================================
== Synthesis Summary Report of 'histogram_opt1'
================================================================
+ General Information: 
    * Date:           Mon Aug 16 07:00:40 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
    * Project:        false_RAW_prj
    * Solution:       solution3 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+--------+-------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |       Modules      |  Issue |       | Latency | Latency | Iteration|         | Trip |          |      |    |           |           |     |
    |       & Loops      |  Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +--------------------+--------+-------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ histogram_opt1    |  Timing|   3.35|       12|  127.776|         -|       13|     -|        no|     -|   -|  174 (~0%)|  246 (~0%)|    -|
    | o VITIS_LOOP_13_1  |       -|  -7.30|        9|   95.832|         3|        1|     8|       yes|     -|   -|          -|          -|    -|
    +--------------------+--------+-------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+

