/*-----------------------------------------------------------------------
                                 \\\|///
                               \\  - -  //
                                (  @ @  )
+-----------------------------oOOo-(_)-oOOo-----------------------------+
CONFIDENTIAL IN CONFIDENCE
This confidential and proprietary software may be only used as authorized
by a licensing agreement from CrazyBingo (Thereturnofbingo).
In the event of publication, the following notice is applicable:
Copyright (C) 2011-20xx CrazyBingo Corporation
The entire notice above must be reproduced on all authorized copies.
Author              :       CrazyBingo
Technology blogs    :       www.crazyfpga.com
Email Address       :       crazyfpga@vip.qq.com
Filename            :       VIP_Matrix_Generate_3X3_8Bit.v
Date                :       2014-03-19
Description         :       Generate 8Bit 3X3 Matrix for Video Image Processor.
                            Give up the 1th and 2th row edge data caculate for simple process
                            Give up the 1th and 2th point of 1 line for simple process
Modification History    :
Date            By          Version         Change Description
=========================================================================
13/05/26        CrazyBingo  1.0             Original
14/03/16        CrazyBingo  2.0             Modification
22/07/04        CrazyBird   3.0             Modification
-------------------------------------------------------------------------
|                                     Oooo                              |
+-------------------------------oooO--(   )-----------------------------+
                               (   )   ) /
                                \ (   (_/
                                 \_)
-----------------------------------------------------------------------*/ 

`timescale 1ns/1ns
module VIP_Matrix_Generate_3X3_8Bit
#(
    parameter   [13:0]  IMG_HDISP = 11'd640,    //640*480
    parameter   [13:0]  IMG_VDISP = 11'd480
)
(
    //global clock
    input               clk,                //cmos video pixel clock
    input               rst_n,              //global reset

    //Image data prepred to be processd
    input               per_frame_vsync,    //Prepared Image data vsync valid signal
    input               per_frame_href,     //Prepared Image data href vaild  signal
    input       [7:0]   per_img_Y,          //Prepared Image brightness input

    //Image data has been processd
    output              matrix_frame_vsync, //Prepared Image data vsync valid signal
    output              matrix_frame_href,  //Prepared Image data href vaild  signal

    output  reg [7:0]   matrix_p11, matrix_p12, matrix_p13, //3X3 Matrix output
    output  reg [7:0]   matrix_p21, matrix_p22, matrix_p23,
    output  reg [7:0]   matrix_p31, matrix_p32, matrix_p33
);


//Generate 3*3 matrix 
//--------------------------------------------------------------------------
//--------------------------------------------------------------------------
//--------------------------------------------------------------------------
//sync row3_data with per_frame_clken & row1_data & raw2_data
wire    [7:0]   row1_data;  //frame data of the 1th row
wire    [7:0]   row2_data;  //frame data of the 2th row
reg     [7:0]   row3_data;  //frame data of the 3th row
always@(posedge clk or negedge rst_n)
begin
    if(!rst_n)
        row3_data <= 0;
    else 
    begin
        if(per_frame_href)
            row3_data <= per_img_Y;
        else
            row3_data <= row3_data;
    end 
end

//---------------------------------------
//module of shift ram for raw data
wire    shift_clk_en = per_frame_href;

Line_Shift_RAM_8Bit
#(
    .DATA_WIDTH (8          ),
    .ADDR_WIDTH (11         ),
    .DATA_DEPTH (IMG_HDISP  ),
    .DELAY_NUM  (0          )
)
u0_Line_Shift_RAM_8Bit
(
    .clk    (clk            ),
    .rst_n  (rst_n          ),
    .clken  (shift_clk_en   ),
    .din    (per_img_Y      ),   
    .dout   (row2_data      )
);

Line_Shift_RAM_8Bit
#(
    .DATA_WIDTH (8          ),
    .ADDR_WIDTH (11         ),
    .DATA_DEPTH (IMG_HDISP  ),
    .DELAY_NUM  (1          )
)
u1_Line_Shift_RAM_8Bit
(
    .clk    (clk            ),
    .rst_n  (rst_n          ),
    .clken  (shift_clk_en   ),
    .din    (row2_data      ),   
    .dout   (row1_data      )
);

//------------------------------------------
//lag 2 clocks signal sync  
reg [2:0]   per_frame_vsync_r;
reg [2:0]   per_frame_href_r;   
reg [2:0]   per_frame_clken_r;
always@(posedge clk or negedge rst_n)
begin
    if(!rst_n)
        begin
        per_frame_vsync_r <= 0;
        per_frame_href_r <= 0;
        end
    else
        begin
        per_frame_vsync_r   <=  {per_frame_vsync_r[1:0],    per_frame_vsync};
        per_frame_href_r    <=  {per_frame_href_r[1:0],     per_frame_href};
        end
end
//Give up the 1th and 2th row edge data caculate for simple process
//Give up the 1th and 2th point of 1 line for simple process
wire    read_frame_href     =   per_frame_href_r[0]|per_frame_href_r[1];    //RAM read href sync signal
assign  matrix_frame_vsync  =   per_frame_vsync_r[2];
assign  matrix_frame_href   =   per_frame_href_r[2];


//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
/******************************************************************************
                    ----------  Convert Matrix  ----------
                [ P31 -> P32 -> P33 -> ]    --->    [ P11 P12 P13 ] 
                [ P21 -> P22 -> P23 -> ]    --->    [ P21 P22 P23 ]
                [ P11 -> P12 -> P11 -> ]    --->    [ P31 P32 P33 ]
******************************************************************************/
//---------------------------------------------------------------------------
//---------------------------------------------------
/***********************************************
    (1) Read data from Shift_RAM
    (2) Caculate the Sobel
    (3) Steady data after Sobel generate
************************************************/
//wire  [23:0]  matrix_row1 = {matrix_p11, matrix_p12, matrix_p13}; //Just for test
//wire  [23:0]  matrix_row2 = {matrix_p21, matrix_p22, matrix_p23};
//wire  [23:0]  matrix_row3 = {matrix_p31, matrix_p32, matrix_p33};
reg     [13:0]  pixel_cnt;
reg     [7:0]   row1_data0, row1_data1, row2_data0, row2_data1, row3_data0, row3_data1;
always@(posedge clk or negedge rst_n)
begin
    if(!rst_n)
        begin
        pixel_cnt <= 0;
        row1_data0 <= 0; row1_data1 <= 0;
        row2_data0 <= 0; row2_data1 <= 0;
        row3_data0 <= 0; row3_data1 <= 0;
        {matrix_p11, matrix_p12, matrix_p13} <= 24'h0;
        {matrix_p21, matrix_p22, matrix_p23} <= 24'h0;
        {matrix_p31, matrix_p32, matrix_p33} <= 24'h0;
        end
    else if(read_frame_href)
        begin
        pixel_cnt <=  (pixel_cnt < IMG_HDISP) ? pixel_cnt + 1'b1 : 10'd0;   //Point Counter
        {row1_data1, row1_data0} <= {row1_data0, row1_data};
        {row2_data1, row2_data0} <= {row2_data0, row2_data};
        {row3_data1, row3_data0} <= {row3_data0, row3_data};
        if(pixel_cnt == 0)
            begin
            {matrix_p11, matrix_p12, matrix_p13} <= 0;
            {matrix_p21, matrix_p22, matrix_p23} <= 0;
            {matrix_p31, matrix_p32, matrix_p33} <= 0;
            end
        else if(pixel_cnt == 1)         //First point
            begin   
            {matrix_p11, matrix_p12, matrix_p13} <= {row1_data, row1_data0, row1_data};         
            {matrix_p21, matrix_p22, matrix_p23} <= {row2_data, row2_data0, row2_data}; 
            {matrix_p31, matrix_p32, matrix_p33} <= {row3_data, row3_data0, row3_data}; 
            end
        else if(pixel_cnt == IMG_HDISP) //Last Point        
            begin       
            {matrix_p11, matrix_p12, matrix_p13} <= {row1_data1, row1_data, row1_data1};
            {matrix_p21, matrix_p22, matrix_p23} <= {row2_data1, row2_data, row2_data1};
            {matrix_p31, matrix_p32, matrix_p33} <= {row3_data1, row3_data, row3_data1};
            end
        else                            //2 ~ IMG_HDISP-1 Point
            begin

            {matrix_p11, matrix_p12, matrix_p13} <= {row1_data1, row1_data0, row1_data};
            {matrix_p21, matrix_p22, matrix_p23} <= {row2_data1, row2_data0, row2_data};
            {matrix_p31, matrix_p32, matrix_p33} <= {row3_data1, row3_data0, row3_data};
            end
        end
    else
        begin
        pixel_cnt <= 0;
        {matrix_p11, matrix_p12, matrix_p13} <= 24'h0;
        {matrix_p21, matrix_p22, matrix_p23} <= 24'h0;
        {matrix_p31, matrix_p32, matrix_p33} <= 24'h0;
        end
end

endmodule
