# TCL File Generated by Component Editor 11.0sp1
# Fri Mar 23 19:32:39 EDT 2012
# DO NOT MODIFY


# +-----------------------------------
# | 
# | power_controller "power_controller" v1.0
# | Daniel Di Matteo, University of Toronto 2012.03.23.19:32:39
# | Provides reading from VCC0P9  (FPGA core and periphery power) on Terasic DE4 board
# | 
# | C:/Users/dandm/Desktop/DE4_pwr_ctrl/ip/power/power_controller.sv
# | 
# |    ./power_controller.sv syn, sim
# | 
# +-----------------------------------

# +-----------------------------------
# | request TCL package from ACDS 11.0
# | 
package require -exact sopc 11.0
# | 
# +-----------------------------------

# +-----------------------------------
# | module power_controller
# | 
set_module_property DESCRIPTION "Provides reading from VCC0P9  (FPGA core and periphery power) on Terasic DE4 board"
set_module_property NAME power_controller
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR "Daniel Di Matteo, University of Toronto"
set_module_property DISPLAY_NAME power_controller
set_module_property TOP_LEVEL_HDL_FILE power_controller.sv
set_module_property TOP_LEVEL_HDL_MODULE power_controller
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL TRUE
set_module_property STATIC_TOP_LEVEL_MODULE_NAME power_controller
set_module_property FIX_110_VIP_PATH false
# | 
# +-----------------------------------

# +-----------------------------------
# | files
# | 
add_file power_controller.sv {SYNTHESIS SIMULATION}
# | 
# +-----------------------------------

# +-----------------------------------
# | parameters
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | display items
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clock
# | 
add_interface clock clock end
set_interface_property clock clockRate 0

set_interface_property clock ENABLED true

add_interface_port clock clk clk Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point reset
# | 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT

set_interface_property reset ENABLED true

add_interface_port reset reset reset Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point slave
# | 
add_interface slave avalon end
set_interface_property slave addressUnits WORDS
set_interface_property slave associatedClock clock
set_interface_property slave associatedReset reset
set_interface_property slave bitsPerSymbol 8
set_interface_property slave burstOnBurstBoundariesOnly false
set_interface_property slave burstcountUnits WORDS
set_interface_property slave explicitAddressSpan 0
set_interface_property slave holdTime 0
set_interface_property slave linewrapBursts false
set_interface_property slave maximumPendingReadTransactions 0
set_interface_property slave readLatency 0
set_interface_property slave readWaitTime 1
set_interface_property slave setupTime 0
set_interface_property slave timingUnits Cycles
set_interface_property slave writeWaitTime 0

set_interface_property slave ENABLED true

add_interface_port slave i_address address Input 2
add_interface_port slave i_writedata writedata Input 32
add_interface_port slave o_readdata readdata Output 32
add_interface_port slave i_write write Input 1
add_interface_port slave i_read read Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point adc_conduit
# | 
add_interface adc_conduit conduit end

set_interface_property adc_conduit ENABLED true

add_interface_port adc_conduit o_adc_fo export Output 1
add_interface_port adc_conduit o_adc_sdi export Output 1
add_interface_port adc_conduit o_adc_sck export Output 1
add_interface_port adc_conduit i_adc_sdo export Input 1
add_interface_port adc_conduit o_adc_cs export Output 2
# | 
# +-----------------------------------
