<root><simulation><result_generated_time />2023-05-13 01:24:18<layer><layer_spec />{'B': 1, 'K': 320, 'C': 960, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />15052800<total_data_size_element />{'W': 307200, 'I': 47040, 'O': 15680}<total_data_reuse />{'W': 49, 'I': 320.0, 'O': 960}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_16', 'OY_2']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [4, 1, 1], 'I': [196, 1, 1], 'O': [49, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OY', 7)]], [[('C', 4)], []], [], []]<I />[[], [[('C', 4), ('OY', 7)], [('OY', 7)]], [], []]<O />[[[('C', 4)], []], [[('OY', 7)], [('OY', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 5), ('OX', 7), ('C', 5)], [('K', 64), ('C', 48)], []]<I />[[('K', 5), ('OX', 7), ('C', 5), ('K', 64)], [('C', 48)], []]<O />[[('K', 5), ('OX', 7), ('C', 5)], [('K', 64), ('C', 48)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [49.0, 7, 1, 1], 'I': [1.0, 320.0, 1.0, 1.0], 'O': [4.0, 5, 48, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [200, 2457600, 2457600], 'I': [280, 2634240, 2634240], 'O': [280, 878080, 878080], 'O_partial': [280, 878080, 0], 'O_final': [0, 0, 878080]}<actual_mem_utilization_individual />{'W': [0.39, 0.07, 0.0], 'I': [0.55, 0.08, 0.0], 'O': [0.55, 0.03, 0.0]}<actual_mem_utilization_shared />{'W': [0.39, 0.18, 0.0], 'I': [0.55, 0.18, 0.0], 'O': [0.55, 0.18, 0.0]}<effective_mem_size_bit />{'W': [40, 38400, 2457600], 'I': [280, 54880, 2634240], 'O': [280, 878080, 878080], 'O_partial': [280, 878080, 0], 'O_final': [0, 0, 878080]}<total_unit_count />{'W': [196, 4, 1, 1], 'I': [196, 196, 1, 1], 'O': [196, 49, 1, 1]}<unique_unit_count />{'W': [4, 4, 1, 1], 'I': [196, 196, 1, 1], 'O': [49, 49, 1, 1]}<duplicate_unit_count />{'W': [49.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2150400, 307200], [307200, 307200], [307200, 0]]<I />[[3010560, 47040], [47040, 47040], [47040, 0]]<O />[[(3747520, 3763200), (752640, 736960)], [(736960, 752640), (15680, 0)], [(0, 15680), (0, 0)]]<O_partial />[[(3747520, 3763200), (752640, 736960)], [(736960, 752640), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (15680, 0)], [(0, 15680), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[268800, 38400], [4800, 4800], [1200, 0]]<I />[[376320, 5880], [735, 735], [184, 0]]<O />[[(468440, 470400), (94080, 92120)], [(11515, 11760), (245, 0)], [(0, 61), (0, 0)]]<O_partial />[([468440, 470400], [94080, 92120]), ([11515, 11760], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [245, 0]), ([0, 61], [0, 0])]</mem_access_count_word><mac_count><active />15052800<idle />63590400</mac_count></basic_info><energy><total_energy />36090920.0<mem_energy_breakdown><W />[104.3, 951.3, 1598.2]<I />[128.6, 145.7, 244.7]<O />[394.1, 2330.7, 81.6]</mem_energy_breakdown><MAC_energy><active_MAC />32905420.8<idle_MAC />3179520.0<total />36084940.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1879<utilization_without_data_loading />0.1914<utilization_spatial />0.1914<utilization_temporal_with_data_loading />0.9818<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />547549<latency_cycle_without_data_loading />537600<ideal_computing_cycle />537600<data_loading><load_cycle_total />9949<load_cycle_individual />{'W': [4, 4800, 0], 'I': [108, 5145, 0]}<load_cycle_combined />{'W': 4800, 'I': 5145}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-537599], [-528212, -531283], [-537600, -537600]], 'I': [[-537599], [-8037, -3196], [-537600, -537600]], 'O': [[-537600], [-95232, -24576], [-535885, -537171]]}<mem_stall_cycle_shared />{'W': [[-537599], [-528212, 0], [0, 0]], 'I': [[-537599], [-8037, 0], [0, 0]], 'O': [[-537600], [-95232, -24576], [-535885, -537171]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [200, 2457600, 2457600], 'I': [280, 2634240, 2634240], 'O': [280, 878080, 878080], 'O_partial': [280, 878080, 0], 'O_final': [0, 0, 878080]}<data_size_each_level_total />{'W': [800, 2457600, 2457600], 'I': [54880, 2634240, 2634240], 'O': [13720, 878080, 878080]}<loop_cycles_each_level />{'W': [175, 537600, 537600], 'I': [11200, 537600, 537600], 'O': [175, 537600, 537600]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [64, 1, 1], 'O': [5, 48, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [4.6, 4.6], [4.6, 4.6]], 'I': [[8.0, 0.0], [4.9, 4.9], [4.9, 4.9]], 'O': [[8.0, 1.6], [78.4, 1.6], [1.6, 1.6]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [4.6, 4.6], [4.6, 4.6]], 'I': [[8.0, 1.6], [313.6, 4.9], [4.9, 4.9]], 'O': [[8.0, 8.0], [392.0, 78.4], [78.4, 1.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [4.6, 4.6], [4.6, 0]], 'I': [[8.0, 1.6], [313.6, 4.9], [4.9, 0]], 'O': [[8.0, 8.0], [392.0, 1.6], [1.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [711.8, 401.5], [9.5, 1.6]], 'I': [[8.0, 1.6], [711.8, 401.5], [9.5, 1.6]], 'O': [[8.0, 8.0], [711.8, 401.5], [9.5, 1.6]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 537600], [175, 175, 3072], [537600, 537600, 1]], 'I': [[1, 1, 537600], [175, 11200, 48], [537600, 537600, 1]], 'O': [[1, 1, 537600], [35, 175, 3072], [537600, 537600, 1]]}<trans_time_real />{'W': [[0, 1, 537600], [[3, 175, 3072], [2, 175, 3072]], [[4800, 537600, 1], [1200, 537600, 1]]], 'I': [[0, 1, 537600], [[4, 11200, 48], [107, 11200, 48]], [[5145, 537600, 1], [1286, 537600, 1]]], 'O': [[0, 1, 537600], [[4, 175, 3072], [27, 175, 3072]], [[1715, 537600, 1], [429, 537600, 1]]]}<single_stall_cycle />{'W': [[-1], [-172, -173], [-532800, -536400]], 'I': [[-1], [-171, -68], [-532455, -536314]], 'O': [[-1], [-31, -8], [-535885, -537171]]}<single_stall_count />{'W': [537599, 3071, 0], 'I': [537599, 47, 0], 'O': [537600, 3072, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [9213, 0], 'I': [5029, 0], 'O': [82944, 1715]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1715, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-440414, -537600], [-454656, -535885]], 1: [[-537600, -537600], [-535885, -537600]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />120.5<mem_area_percentage />99.4 %</area></results><elapsed_time_second />1.559</simulation></root>