# Fusemaps for Lattice ispMach4000 CPLDs

# TODO
* LC4032ZE reverse engineering
* General documentation
* Bitstream configuration through zig
* Save as JED
* Save as SVF

# TODO: LC4032ZE
* OE muxes (cleanup)
* MC output selection (reg/comb)
* MC clock configuration
* MC AR/AS configuration
* MC inreg/xor configuration
* shared PT fuses
* PT cluster routing
* PT special function routing
* MC Single PT routing mode
* GLB inputs from GRP
* Usercode
* Security bit
* Shared PTOE - polarity, 4x PTOE/BIE fuses
* OSCTIMER