

================================================================
== Vitis HLS Report for 'latency_encoding_Pipeline_PIXEL_LOOP'
================================================================
* Date:           Sat Jan 24 12:39:13 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        snn_latency_encoding
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     2431|     2431|  24.310 us|  24.310 us|  2355|  2355|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PIXEL_LOOP  |     2429|     2429|        81|          3|          3|   784|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2790|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   38|    1678|   2491|    -|
|Memory           |        -|    -|     168|    293|    -|
|Multiplexer      |        -|    -|       0|    508|    -|
|Register         |        -|    -|    2433|    384|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   38|    4279|   6466|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   17|       4|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U5  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U10        |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|    0|    0|    0|
    |flog_32ns_32ns_32_13_full_dsp_1_U12    |flog_32ns_32ns_32_13_full_dsp_1     |        0|  13|  485|  614|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U6       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U8       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fsqrt_32ns_32ns_32_16_no_dsp_1_U11     |fsqrt_32ns_32ns_32_16_no_dsp_1      |        0|   0|    0|    0|    0|
    |mul_15ns_15ns_30_1_1_U19               |mul_15ns_15ns_30_1_1                |        0|   1|    0|    6|    0|
    |mul_15ns_15s_30_1_1_U20                |mul_15ns_15s_30_1_1                 |        0|   1|    0|    6|    0|
    |mul_23s_22ns_45_1_1_U13                |mul_23s_22ns_45_1_1                 |        0|   2|    0|   31|    0|
    |mul_30s_29ns_58_2_1_U14                |mul_30s_29ns_58_2_1                 |        0|   4|  118|   47|    0|
    |mul_5ns_11ns_15_1_1_U21                |mul_5ns_11ns_15_1_1                 |        0|   1|    0|    6|    0|
    |mul_80s_24ns_80_5_1_U15                |mul_80s_24ns_80_5_1                 |        0|   5|  441|  256|    0|
    |sparsemux_17_3_1_1_1_U16               |sparsemux_17_3_1_1_1                |        0|   0|    0|   42|    0|
    |sparsemux_33_4_1_1_1_U17               |sparsemux_33_4_1_1_1                |        0|   0|    0|   65|    0|
    |sparsemux_33_4_1_1_1_U18               |sparsemux_33_4_1_1_1                |        0|   0|    0|   65|    0|
    |uitofp_32ns_32_6_no_dsp_1_U9           |uitofp_32ns_32_6_no_dsp_1           |        0|   0|    0|    0|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|  38| 1678| 2491|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------+----------------------------------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |              Memory             |                                      Module                                      | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------+----------------------------------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |ref_4oPi_table_100_U             |latency_encoding_Pipeline_PIXEL_LOOP_ref_4oPi_table_100_ROM_1P_LUTRAM_1R          |        0|  100|   21|    0|    13|  100|     1|         1300|
    |second_order_float_sin_cos_K0_U  |latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K0_ROM_1P_LUTbkb  |        0|   30|  120|    0|   256|   30|     1|         7680|
    |second_order_float_sin_cos_K1_U  |latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K1_ROM_1P_LUTcud  |        0|   23|   92|    0|   256|   23|     1|         5888|
    |second_order_float_sin_cos_K2_U  |latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K2_ROM_1P_LUTdEe  |        0|   15|   60|    0|   256|   15|     1|         3840|
    +---------------------------------+----------------------------------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total                            |                                                                                  |        0|  168|  293|    0|   781|  168|     4|        18708|
    +---------------------------------+----------------------------------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |Ex_fu_1148_p2                        |         +|   0|  0|   15|           8|           8|
    |add_ln108_1_fu_1814_p2               |         +|   0|  0|   64|          64|          64|
    |add_ln108_fu_1809_p2                 |         +|   0|  0|   64|          64|          64|
    |add_ln300_fu_1506_p2                 |         +|   0|  0|   14|           9|           7|
    |add_ln317_fu_1656_p2                 |         +|   0|  0|   14|           9|           8|
    |add_ln32_1_fu_1359_p2                |         +|   0|  0|   30|          30|          30|
    |add_ln32_fu_1350_p2                  |         +|   0|  0|   30|          30|          30|
    |add_ln376_fu_742_p2                  |         +|   0|  0|   15|           8|           7|
    |add_ln90_fu_511_p2                   |         +|   0|  0|   13|          10|           1|
    |shift_1_fu_1472_p2                   |         +|   0|  0|   39|          32|           5|
    |Ex_1_fu_1181_p2                      |         -|   0|  0|   15|           8|           8|
    |Mx_bits_1_fu_841_p2                  |         -|   0|  0|   65|           1|          58|
    |newexp_fu_1516_p2                    |         -|   0|  0|   39|          32|          32|
    |result_4_fu_1747_p2                  |         -|   0|  0|   39|           1|          32|
    |sub_ln18_fu_1670_p2                  |         -|   0|  0|   15|           7|           8|
    |sub_ln506_fu_1195_p2                 |         -|   0|  0|   15|           1|           8|
    |and_ln271_fu_1109_p2                 |       and|   0|  0|    2|           1|           1|
    |and_ln31_fu_698_p2                   |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_00001            |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001            |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage2_00001            |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0     |       and|   0|  0|    2|           1|           1|
    |not_and_ln271_i_demorgan_fu_1131_p2  |       and|   0|  0|    2|           1|           1|
    |results_sign_1_fu_1125_p2            |       and|   0|  0|    2|           1|           1|
    |results_sign_2_fu_1142_p2            |       and|   0|  0|    2|           1|           1|
    |c_1_fu_1445_p3                       |      cttz|   0|  0|   46|          32|           0|
    |c_fu_1427_p3                         |      cttz|   0|  0|   46|          32|           0|
    |tmp_6_i_fu_893_p3                    |      cttz|   0|  0|   46|          32|           0|
    |closepath_fu_736_p2                  |      icmp|   0|  0|   15|           8|           7|
    |icmp_ln106_fu_1782_p2                |      icmp|   0|  0|   38|          31|           5|
    |icmp_ln271_1_fu_806_p2               |      icmp|   0|  0|   30|          23|           1|
    |icmp_ln271_fu_1104_p2                |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln282_fu_1114_p2                |      icmp|   0|  0|   15|           8|           2|
    |icmp_ln292_fu_1466_p2                |      icmp|   0|  0|   39|          32|           5|
    |icmp_ln306_fu_1478_p2                |      icmp|   0|  0|   36|          29|           1|
    |icmp_ln31_1_fu_686_p2                |      icmp|   0|  0|   30|          23|           1|
    |icmp_ln31_fu_680_p2                  |      icmp|   0|  0|   15|           8|           2|
    |icmp_ln90_fu_505_p2                  |      icmp|   0|  0|   13|          10|           9|
    |lshr_ln18_fu_1708_p2                 |      lshr|   0|  0|  242|          79|          79|
    |lshr_ln506_fu_1213_p2                |      lshr|   0|  0|  100|          32|          32|
    |ap_block_pp0_stage0_11001            |        or|   0|  0|    2|           1|           1|
    |or_ln282_fu_1572_p2                  |        or|   0|  0|    2|           1|           1|
    |or_ln306_fu_1530_p2                  |        or|   0|  0|    2|           1|           1|
    |or_ln31_fu_692_p2                    |        or|   0|  0|    2|           1|           1|
    |Ex_2_fu_1483_p3                      |    select|   0|  0|    8|           1|           8|
    |Mx_1_fu_1236_p3                      |    select|   0|  0|   29|           1|          29|
    |Mx_bits_2_fu_846_p3                  |    select|   0|  0|   58|           1|          58|
    |addr_fu_748_p3                       |    select|   0|  0|    8|           1|           6|
    |empty_37_fu_1558_p3                  |    select|   0|  0|   23|           1|          23|
    |k_1_fu_831_p3                        |    select|   0|  0|    3|           1|           1|
    |result_5_fu_1752_p3                  |    select|   0|  0|   32|           1|          32|
    |results_exp_1_fu_1600_p3             |    select|   0|  0|    8|           1|           7|
    |results_exp_fu_1577_p3               |    select|   0|  0|    8|           1|           8|
    |results_sig_1_fu_1607_p3             |    select|   0|  0|   23|           1|           1|
    |results_sig_fu_1592_p3               |    select|   0|  0|   23|           1|          23|
    |results_sign_fu_1096_p3              |    select|   0|  0|    2|           1|           1|
    |select_ln18_fu_1680_p3               |    select|   0|  0|    9|           1|           9|
    |select_ln282_2_fu_1585_p3            |    select|   0|  0|    2|           1|           2|
    |select_ln282_fu_1565_p3              |    select|   0|  0|    2|           1|           2|
    |select_ln453_fu_1153_p3              |    select|   0|  0|    8|           1|           8|
    |select_ln506_1_fu_1225_p3            |    select|   0|  0|   32|           1|          32|
    |select_ln506_fu_1201_p3              |    select|   0|  0|    8|           1|           8|
    |shift_2_fu_1501_p3                   |    select|   0|  0|   32|           1|          32|
    |spike_time_1_fu_1770_p3              |    select|   0|  0|   31|           1|           1|
    |spike_time_2_fu_1788_p3              |    select|   0|  0|    5|           1|           5|
    |u1_1_fu_704_p3                       |    select|   0|  0|   32|           1|          30|
    |val_fu_1740_p3                       |    select|   0|  0|   32|           1|          32|
    |shl_ln108_2_fu_1865_p2               |       shl|   0|  0|   71|           1|          25|
    |shl_ln108_fu_1828_p2                 |       shl|   0|  0|    9|           1|           4|
    |shl_ln18_fu_1714_p2                  |       shl|   0|  0|  242|          79|          79|
    |shl_ln291_1_fu_1496_p2               |       shl|   0|  0|  100|          32|          32|
    |shl_ln291_fu_1456_p2                 |       shl|   0|  0|  100|          32|          32|
    |shl_ln379_fu_778_p2                  |       shl|   0|  0|  325|         100|         100|
    |shl_ln504_fu_1163_p2                 |       shl|   0|  0|  169|          58|          58|
    |shl_ln506_fu_1219_p2                 |       shl|   0|  0|  100|          32|          32|
    |ap_enable_pp0                        |       xor|   0|  0|    2|           1|           2|
    |not_and_ln271_i_fu_1136_p2           |       xor|   0|  0|    2|           1|           2|
    |xor_ln18_1_fu_622_p2                 |       xor|   0|  0|    2|           1|           1|
    |xor_ln18_2_fu_564_p2                 |       xor|   0|  0|    2|           1|           1|
    |xor_ln18_3_fu_558_p2                 |       xor|   0|  0|    2|           1|           1|
    |xor_ln18_4_fu_610_p2                 |       xor|   0|  0|    2|           1|           1|
    |xor_ln18_5_fu_616_p2                 |       xor|   0|  0|    2|           1|           1|
    |xor_ln18_fu_570_p2                   |       xor|   0|  0|    2|           1|           1|
    |xor_ln282_fu_1119_p2                 |       xor|   0|  0|    2|           1|           2|
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                |          |   0|  0| 2790|        1081|        1260|
    +-------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  20|          4|    1|          4|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter27           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter16_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter17_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter18_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter19_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter20_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter21_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter22_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter23_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter24_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter25_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter26_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg   |   9|          2|    1|          2|
    |gmem_blk_n_AW                      |   9|          2|    1|          2|
    |gmem_blk_n_B                       |   9|          2|    1|          2|
    |gmem_blk_n_R                       |   9|          2|    1|          2|
    |gmem_blk_n_W                       |   9|          2|    1|          2|
    |grp_fu_430_opcode                  |  14|          3|    2|          6|
    |grp_fu_430_p0                      |  20|          4|   32|        128|
    |grp_fu_430_p1                      |  20|          4|   32|        128|
    |grp_fu_436_p0                      |  20|          4|   32|        128|
    |grp_fu_436_p1                      |  20|          4|   32|        128|
    |grp_fu_441_p0                      |  14|          3|   32|         96|
    |grp_fu_441_p1                      |  14|          3|   32|         96|
    |grp_fu_449_p0                      |  14|          3|   32|         96|
    |grp_fu_449_p1                      |  14|          3|   32|         96|
    |grp_fu_454_p0                      |  14|          3|   32|         96|
    |i_fu_332                           |   9|          2|   10|         20|
    |or_i10_i12_fu_336                  |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 508|        110|  367|       1154|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |B_reg_2116                                   |  22|   0|   22|          0|
    |B_squared_reg_2136                           |  15|   0|   15|          0|
    |B_trunc_reg_2131                             |  15|   0|   15|          0|
    |Ex_1_reg_2094                                |   8|   0|    8|          0|
    |Med_reg_2025                                 |  80|   0|   80|          0|
    |Mx_1_reg_2121                                |  29|   0|   29|          0|
    |Mx_1_reg_2121_pp0_iter9_reg                  |  29|   0|   29|          0|
    |Mx_bits_2_reg_2052                           |  58|   0|   58|          0|
    |Mx_bits_reg_2041                             |  58|   0|   58|          0|
    |Mx_reg_2088                                  |  29|   0|   29|          0|
    |Mx_zeros_reg_2057                            |   6|   0|    6|          0|
    |add_ln32_1_reg_2186                          |  30|   0|   30|          0|
    |and_ln271_reg_2070                           |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   3|   0|    3|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg             |   1|   0|    1|          0|
    |c_1_reg_2222                                 |  32|   0|   32|          0|
    |c_reg_2217                                   |  32|   0|   32|          0|
    |closepath_reg_2009                           |   1|   0|    1|          0|
    |conv_i11_i_reg_1959                          |  32|   0|   32|          0|
    |conv_i_i_reg_1954                            |  32|   0|   32|          0|
    |dc_reg_2283                                  |  32|   0|   32|          0|
    |din_exp_reg_1996                             |   8|   0|    8|          0|
    |din_sig_reg_2003                             |  23|   0|   23|          0|
    |din_sign_reg_1991                            |   1|   0|    1|          0|
    |gmem_addr_1_reg_2344                         |  64|   0|   64|          0|
    |gmem_addr_read_reg_1929                      |  32|   0|   32|          0|
    |i_1_reg_1899                                 |  10|   0|   10|          0|
    |i_fu_332                                     |  10|   0|   10|          0|
    |icmp_ln106_reg_2319                          |   1|   0|    1|          0|
    |icmp_ln271_1_reg_2035                        |   1|   0|    1|          0|
    |icmp_ln271_1_reg_2035_pp0_iter7_reg          |   1|   0|    1|          0|
    |icmp_ln282_reg_2076                          |   1|   0|    1|          0|
    |icmp_ln292_reg_2237                          |   1|   0|    1|          0|
    |icmp_ln306_reg_2248                          |   1|   0|    1|          0|
    |icmp_ln90_reg_1904                           |   1|   0|    1|          0|
    |in_shift_1_reg_2232                          |  28|   0|   28|          0|
    |k_reg_2047                                   |   3|   0|    3|          0|
    |latency_float_reg_2278                       |  32|   0|   32|          0|
    |lshr_ln_reg_1908                             |  31|   0|   31|          0|
    |mu_reg_1964                                  |  32|   0|   32|          0|
    |mul_i_reg_2181                               |  32|   0|   32|          0|
    |mul_ln108_reg_2329                           |  15|   0|   15|          0|
    |noise_reg_2273                               |  32|   0|   32|          0|
    |or_i10_i12_fu_336                            |  32|   0|   32|          0|
    |result_reg_2201                              |  29|   0|   29|          0|
    |results_sign_2_reg_2083                      |   1|   0|    1|          0|
    |second_order_float_sin_cos_K1_load_reg_2161  |  23|   0|   23|          0|
    |second_order_float_sin_cos_K2_load_reg_2166  |  15|   0|   15|          0|
    |select_ln18_reg_2303                         |   9|   0|    9|          0|
    |shift_1_reg_2243                             |  32|   0|   32|          0|
    |shl_ln108_2_reg_2350                         |  25|   0|   25|          0|
    |shl_ln108_reg_2339                           |   4|   0|    4|          0|
    |shl_ln291_reg_2227                           |  32|   0|   32|          0|
    |sin_basis_reg_2063                           |   1|   0|    1|          0|
    |spike_time_2_reg_2324                        |   5|   0|    5|          0|
    |sub_ln506_reg_2106                           |   8|   0|    8|          0|
    |sub_reg_1949                                 |  32|   0|   32|          0|
    |t1_reg_2156                                  |  29|   0|   29|          0|
    |t_2_reg_2253                                 |  32|   0|   32|          0|
    |tmp_16_reg_2100                              |   1|   0|    1|          0|
    |tmp_19_reg_2298                              |   1|   0|    1|          0|
    |tmp_1_reg_2258                               |  32|   0|   32|          0|
    |tmp_4_reg_1919                               |  30|   0|   30|          0|
    |tmp_7_i_reg_2126                             |   7|   0|    7|          0|
    |tmp_8_i_reg_2207                             |  16|   0|   16|          0|
    |tmp_9_i_reg_2212                             |  13|   0|   13|          0|
    |tmp_reg_2111                                 |  32|   0|   32|          0|
    |trunc_ln104_reg_2314                         |   5|   0|    5|          0|
    |trunc_ln108_reg_2334                         |   2|   0|    2|          0|
    |trunc_ln342_reg_2293                         |  23|   0|   23|          0|
    |trunc_ln379_reg_2020                         |   4|   0|    4|          0|
    |trunc_ln4_reg_2171                           |  22|   0|   22|          0|
    |trunc_ln5_reg_2176                           |  14|   0|   14|          0|
    |u1_1_reg_1981                                |  32|   0|   32|          0|
    |u1_reg_1969                                  |  32|   0|   32|          0|
    |u2_reg_1976                                  |  32|   0|   32|          0|
    |val_reg_2308                                 |  32|   0|   32|          0|
    |x_assign_reg_1986                            |  32|   0|   32|          0|
    |xor_ln18_1_reg_1924                          |   1|   0|    1|          0|
    |xor_ln18_reg_1913                            |   1|   0|    1|          0|
    |xs_sign_reg_2288                             |   1|   0|    1|          0|
    |z0_reg_2268                                  |  32|   0|   32|          0|
    |Ex_1_reg_2094                                |  64|  32|    8|          0|
    |and_ln271_reg_2070                           |  64|  32|    1|          0|
    |closepath_reg_2009                           |  64|  32|    1|          0|
    |din_exp_reg_1996                             |  64|  32|    8|          0|
    |din_sign_reg_1991                            |  64|  32|    1|          0|
    |i_1_reg_1899                                 |  64|  32|   10|          0|
    |icmp_ln282_reg_2076                          |  64|  32|    1|          0|
    |icmp_ln90_reg_1904                           |  64|  32|    1|          0|
    |mu_reg_1964                                  |  64|  32|   32|          0|
    |results_sign_2_reg_2083                      |  64|  32|    1|          0|
    |sin_basis_reg_2063                           |  64|  32|    1|          0|
    |t_2_reg_2253                                 |  64|  32|   32|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |2433| 384| 1762|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  latency_encoding_Pipeline_PIXEL_LOOP|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  latency_encoding_Pipeline_PIXEL_LOOP|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  latency_encoding_Pipeline_PIXEL_LOOP|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  latency_encoding_Pipeline_PIXEL_LOOP|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  latency_encoding_Pipeline_PIXEL_LOOP|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  latency_encoding_Pipeline_PIXEL_LOOP|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                  gmem|       pointer|
|zext_ln88            |   in|   16|     ap_none|                             zext_ln88|        scalar|
|sext_ln90            |   in|   62|     ap_none|                             sext_ln90|        scalar|
|spikes               |   in|   64|     ap_none|                                spikes|        scalar|
+---------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 82


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 82
* Pipeline : 1
  Pipeline-0 : II = 3, D = 82, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../src/encoding.cpp:90]   --->   Operation 84 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%or_i10_i12 = alloca i32 1"   --->   Operation 85 'alloca' 'or_i10_i12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%spikes_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %spikes"   --->   Operation 86 'read' 'spikes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln90_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln90"   --->   Operation 87 'read' 'sext_ln90_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln88_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln88"   --->   Operation 88 'read' 'zext_ln88_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln90_cast = sext i62 %sext_ln90_read"   --->   Operation 89 'sext' 'sext_ln90_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln88_cast = zext i16 %zext_ln88_read"   --->   Operation 90 'zext' 'zext_ln88_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 784, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %zext_ln88_cast, i32 %or_i10_i12"   --->   Operation 92 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln90 = store i10 0, i10 %i" [../src/encoding.cpp:90]   --->   Operation 93 'store' 'store_ln90' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body14"   --->   Operation 94 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.31>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [../src/encoding.cpp:90]   --->   Operation 95 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.73ns)   --->   "%icmp_ln90 = icmp_eq  i10 %i_1, i10 784" [../src/encoding.cpp:90]   --->   Operation 97 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (1.73ns)   --->   "%add_ln90 = add i10 %i_1, i10 1" [../src/encoding.cpp:90]   --->   Operation 98 'add' 'add_ln90' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %for.body14.split, void %for.end29.exitStub" [../src/encoding.cpp:90]   --->   Operation 99 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%or_i10_i12_load = load i32 %or_i10_i12" [../src/encoding.cpp:17->../src/encoding.cpp:27->../src/encoding.cpp:99]   --->   Operation 100 'load' 'or_i10_i12_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18)   --->   "%trunc_ln17 = trunc i32 %or_i10_i12_load" [../src/encoding.cpp:17->../src/encoding.cpp:27->../src/encoding.cpp:99]   --->   Operation 101 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_i10_i12_load, i32 3" [../src/encoding.cpp:17->../src/encoding.cpp:27->../src/encoding.cpp:99]   --->   Operation 102 'bitselect' 'tmp_6' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_i10_i12_load, i32 2" [../src/encoding.cpp:17->../src/encoding.cpp:27->../src/encoding.cpp:99]   --->   Operation 103 'bitselect' 'tmp_10' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_i10_i12_load, i32 5" [../src/encoding.cpp:17->../src/encoding.cpp:27->../src/encoding.cpp:99]   --->   Operation 104 'bitselect' 'tmp_11' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %or_i10_i12_load, i32 1, i32 31" [../src/encoding.cpp:18->../src/encoding.cpp:27->../src/encoding.cpp:99]   --->   Operation 105 'partselect' 'lshr_ln' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18)   --->   "%xor_ln18_3 = xor i1 %tmp_10, i1 %tmp_11" [../src/encoding.cpp:18->../src/encoding.cpp:27->../src/encoding.cpp:99]   --->   Operation 106 'xor' 'xor_ln18_3' <Predicate = (!icmp_ln90)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18)   --->   "%xor_ln18_2 = xor i1 %xor_ln18_3, i1 %tmp_6" [../src/encoding.cpp:18->../src/encoding.cpp:27->../src/encoding.cpp:99]   --->   Operation 107 'xor' 'xor_ln18_2' <Predicate = (!icmp_ln90)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln18 = xor i1 %xor_ln18_2, i1 %trunc_ln17" [../src/encoding.cpp:18->../src/encoding.cpp:27->../src/encoding.cpp:99]   --->   Operation 108 'xor' 'xor_ln18' <Predicate = (!icmp_ln90)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18_1)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_i10_i12_load, i32 4" [../src/encoding.cpp:17->../src/encoding.cpp:28->../src/encoding.cpp:99]   --->   Operation 109 'bitselect' 'tmp_12' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18_1)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_i10_i12_load, i32 1" [../src/encoding.cpp:17->../src/encoding.cpp:28->../src/encoding.cpp:99]   --->   Operation 110 'bitselect' 'tmp_13' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18_1)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_i10_i12_load, i32 6" [../src/encoding.cpp:17->../src/encoding.cpp:28->../src/encoding.cpp:99]   --->   Operation 111 'bitselect' 'tmp_14' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %or_i10_i12_load, i32 2, i32 31" [../src/encoding.cpp:18->../src/encoding.cpp:28->../src/encoding.cpp:99]   --->   Operation 112 'partselect' 'tmp_4' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18_1)   --->   "%xor_ln18_4 = xor i1 %tmp_6, i1 %tmp_12" [../src/encoding.cpp:18->../src/encoding.cpp:28->../src/encoding.cpp:99]   --->   Operation 113 'xor' 'xor_ln18_4' <Predicate = (!icmp_ln90)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18_1)   --->   "%xor_ln18_5 = xor i1 %tmp_13, i1 %tmp_14" [../src/encoding.cpp:18->../src/encoding.cpp:28->../src/encoding.cpp:99]   --->   Operation 114 'xor' 'xor_ln18_5' <Predicate = (!icmp_ln90)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln18_1 = xor i1 %xor_ln18_5, i1 %xor_ln18_4" [../src/encoding.cpp:18->../src/encoding.cpp:28->../src/encoding.cpp:99]   --->   Operation 115 'xor' 'xor_ln18_1' <Predicate = (!icmp_ln90)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln90 = store i10 %add_ln90, i10 %i" [../src/encoding.cpp:90]   --->   Operation 116 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln90_cast" [../src/encoding.cpp:90]   --->   Operation 117 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr" [../src/encoding.cpp:93]   --->   Operation 118 'read' 'gmem_addr_read' <Predicate = (!icmp_ln90)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln18, i31 %lshr_ln" [../src/encoding.cpp:18->../src/encoding.cpp:27->../src/encoding.cpp:99]   --->   Operation 119 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 120 [6/6] (6.41ns)   --->   "%conv_i_i = uitofp i32 %or_ln" [../src/encoding.cpp:21->../src/encoding.cpp:27->../src/encoding.cpp:99]   --->   Operation 120 'uitofp' 'conv_i_i' <Predicate = (!icmp_ln90)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%intensity = bitcast i32 %gmem_addr_read" [../src/encoding.cpp:93]   --->   Operation 121 'bitcast' 'intensity' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_4 : Operation 122 [5/5] (7.25ns)   --->   "%sub = fsub i32 1, i32 %intensity" [../src/encoding.cpp:96]   --->   Operation 122 'fsub' 'sub' <Predicate = (!icmp_ln90)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [5/6] (6.41ns)   --->   "%conv_i_i = uitofp i32 %or_ln" [../src/encoding.cpp:21->../src/encoding.cpp:27->../src/encoding.cpp:99]   --->   Operation 123 'uitofp' 'conv_i_i' <Predicate = (!icmp_ln90)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%or_ln18_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i1.i30, i1 %xor_ln18_1, i1 %xor_ln18, i30 %tmp_4" [../src/encoding.cpp:18->../src/encoding.cpp:28->../src/encoding.cpp:99]   --->   Operation 124 'bitconcatenate' 'or_ln18_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_4 : Operation 125 [6/6] (6.41ns)   --->   "%conv_i11_i = uitofp i32 %or_ln18_1" [../src/encoding.cpp:21->../src/encoding.cpp:28->../src/encoding.cpp:99]   --->   Operation 125 'uitofp' 'conv_i11_i' <Predicate = (!icmp_ln90)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln18 = store i32 %or_ln18_1, i32 %or_i10_i12" [../src/encoding.cpp:18->../src/encoding.cpp:28->../src/encoding.cpp:99]   --->   Operation 126 'store' 'store_ln18' <Predicate = (!icmp_ln90)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 127 [4/5] (7.25ns)   --->   "%sub = fsub i32 1, i32 %intensity" [../src/encoding.cpp:96]   --->   Operation 127 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [4/6] (6.41ns)   --->   "%conv_i_i = uitofp i32 %or_ln" [../src/encoding.cpp:21->../src/encoding.cpp:27->../src/encoding.cpp:99]   --->   Operation 128 'uitofp' 'conv_i_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 129 [5/6] (6.41ns)   --->   "%conv_i11_i = uitofp i32 %or_ln18_1" [../src/encoding.cpp:21->../src/encoding.cpp:28->../src/encoding.cpp:99]   --->   Operation 129 'uitofp' 'conv_i11_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 130 [3/5] (7.25ns)   --->   "%sub = fsub i32 1, i32 %intensity" [../src/encoding.cpp:96]   --->   Operation 130 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [3/6] (6.41ns)   --->   "%conv_i_i = uitofp i32 %or_ln" [../src/encoding.cpp:21->../src/encoding.cpp:27->../src/encoding.cpp:99]   --->   Operation 131 'uitofp' 'conv_i_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 132 [4/6] (6.41ns)   --->   "%conv_i11_i = uitofp i32 %or_ln18_1" [../src/encoding.cpp:21->../src/encoding.cpp:28->../src/encoding.cpp:99]   --->   Operation 132 'uitofp' 'conv_i11_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 133 [2/5] (7.25ns)   --->   "%sub = fsub i32 1, i32 %intensity" [../src/encoding.cpp:96]   --->   Operation 133 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [2/6] (6.41ns)   --->   "%conv_i_i = uitofp i32 %or_ln" [../src/encoding.cpp:21->../src/encoding.cpp:27->../src/encoding.cpp:99]   --->   Operation 134 'uitofp' 'conv_i_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 135 [3/6] (6.41ns)   --->   "%conv_i11_i = uitofp i32 %or_ln18_1" [../src/encoding.cpp:21->../src/encoding.cpp:28->../src/encoding.cpp:99]   --->   Operation 135 'uitofp' 'conv_i11_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 136 [1/5] (7.25ns)   --->   "%sub = fsub i32 1, i32 %intensity" [../src/encoding.cpp:96]   --->   Operation 136 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/6] (6.41ns)   --->   "%conv_i_i = uitofp i32 %or_ln" [../src/encoding.cpp:21->../src/encoding.cpp:27->../src/encoding.cpp:99]   --->   Operation 137 'uitofp' 'conv_i_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 138 [2/6] (6.41ns)   --->   "%conv_i11_i = uitofp i32 %or_ln18_1" [../src/encoding.cpp:21->../src/encoding.cpp:28->../src/encoding.cpp:99]   --->   Operation 138 'uitofp' 'conv_i11_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 139 [4/4] (5.70ns)   --->   "%mu = fmul i32 %sub, i32 24" [../src/encoding.cpp:96]   --->   Operation 139 'fmul' 'mu' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [4/4] (5.70ns)   --->   "%u1 = fmul i32 %conv_i_i, i32 2.32831e-10" [../src/encoding.cpp:21->../src/encoding.cpp:27->../src/encoding.cpp:99]   --->   Operation 140 'fmul' 'u1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/6] (6.41ns)   --->   "%conv_i11_i = uitofp i32 %or_ln18_1" [../src/encoding.cpp:21->../src/encoding.cpp:28->../src/encoding.cpp:99]   --->   Operation 141 'uitofp' 'conv_i11_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 142 [3/4] (5.70ns)   --->   "%mu = fmul i32 %sub, i32 24" [../src/encoding.cpp:96]   --->   Operation 142 'fmul' 'mu' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [3/4] (5.70ns)   --->   "%u1 = fmul i32 %conv_i_i, i32 2.32831e-10" [../src/encoding.cpp:21->../src/encoding.cpp:27->../src/encoding.cpp:99]   --->   Operation 143 'fmul' 'u1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [4/4] (5.70ns)   --->   "%u2 = fmul i32 %conv_i11_i, i32 2.32831e-10" [../src/encoding.cpp:21->../src/encoding.cpp:28->../src/encoding.cpp:99]   --->   Operation 144 'fmul' 'u2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 145 [2/4] (5.70ns)   --->   "%mu = fmul i32 %sub, i32 24" [../src/encoding.cpp:96]   --->   Operation 145 'fmul' 'mu' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [2/4] (5.70ns)   --->   "%u1 = fmul i32 %conv_i_i, i32 2.32831e-10" [../src/encoding.cpp:21->../src/encoding.cpp:27->../src/encoding.cpp:99]   --->   Operation 146 'fmul' 'u1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [3/4] (5.70ns)   --->   "%u2 = fmul i32 %conv_i11_i, i32 2.32831e-10" [../src/encoding.cpp:21->../src/encoding.cpp:28->../src/encoding.cpp:99]   --->   Operation 147 'fmul' 'u2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 148 [1/4] (5.70ns)   --->   "%mu = fmul i32 %sub, i32 24" [../src/encoding.cpp:96]   --->   Operation 148 'fmul' 'mu' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/4] (5.70ns)   --->   "%u1 = fmul i32 %conv_i_i, i32 2.32831e-10" [../src/encoding.cpp:21->../src/encoding.cpp:27->../src/encoding.cpp:99]   --->   Operation 149 'fmul' 'u1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [2/4] (5.70ns)   --->   "%u2 = fmul i32 %conv_i11_i, i32 2.32831e-10" [../src/encoding.cpp:21->../src/encoding.cpp:28->../src/encoding.cpp:99]   --->   Operation 150 'fmul' 'u2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.70>
ST_13 : Operation 151 [1/4] (5.70ns)   --->   "%u2 = fmul i32 %conv_i11_i, i32 2.32831e-10" [../src/encoding.cpp:21->../src/encoding.cpp:28->../src/encoding.cpp:99]   --->   Operation 151 'fmul' 'u2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp_olt  i32 %u1, i32 1e-10" [../src/encoding.cpp:31->../src/encoding.cpp:99]   --->   Operation 152 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.40>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %u1" [../src/encoding.cpp:31->../src/encoding.cpp:99]   --->   Operation 153 'bitcast' 'bitcast_ln31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln31, i32 23, i32 30" [../src/encoding.cpp:31->../src/encoding.cpp:99]   --->   Operation 154 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %bitcast_ln31" [../src/encoding.cpp:31->../src/encoding.cpp:99]   --->   Operation 155 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (1.91ns)   --->   "%icmp_ln31 = icmp_ne  i8 %tmp_2, i8 255" [../src/encoding.cpp:31->../src/encoding.cpp:99]   --->   Operation 156 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (2.28ns)   --->   "%icmp_ln31_1 = icmp_eq  i23 %trunc_ln31, i23 0" [../src/encoding.cpp:31->../src/encoding.cpp:99]   --->   Operation 157 'icmp' 'icmp_ln31_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node u1_1)   --->   "%or_ln31 = or i1 %icmp_ln31_1, i1 %icmp_ln31" [../src/encoding.cpp:31->../src/encoding.cpp:99]   --->   Operation 158 'or' 'or_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp_olt  i32 %u1, i32 1e-10" [../src/encoding.cpp:31->../src/encoding.cpp:99]   --->   Operation 159 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node u1_1)   --->   "%and_ln31 = and i1 %or_ln31, i1 %tmp_3" [../src/encoding.cpp:31->../src/encoding.cpp:99]   --->   Operation 160 'and' 'and_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.97ns) (out node of the LUT)   --->   "%u1_1 = select i1 %and_ln31, i32 1e-10, i32 %u1" [../src/encoding.cpp:31->../src/encoding.cpp:99]   --->   Operation 161 'select' 'u1_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 162 [4/4] (5.70ns)   --->   "%x_assign = fmul i32 %u2, i32 6.28319" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 162 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.08>
ST_15 : Operation 163 [13/13] (7.08ns)   --->   "%tmp = flog i32 @llvm.log.f32, i32 %u1_1" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 163 'flog' 'tmp' <Predicate = true> <Delay = 7.08> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 12> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 164 [3/4] (5.70ns)   --->   "%x_assign = fmul i32 %u2, i32 6.28319" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 164 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.08>
ST_16 : Operation 165 [12/13] (7.08ns)   --->   "%tmp = flog i32 @llvm.log.f32, i32 %u1_1" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 165 'flog' 'tmp' <Predicate = true> <Delay = 7.08> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 12> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 166 [2/4] (5.70ns)   --->   "%x_assign = fmul i32 %u2, i32 6.28319" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 166 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.08>
ST_17 : Operation 167 [11/13] (7.08ns)   --->   "%tmp = flog i32 @llvm.log.f32, i32 %u1_1" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 167 'flog' 'tmp' <Predicate = true> <Delay = 7.08> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 12> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 168 [1/4] (5.70ns)   --->   "%x_assign = fmul i32 %u2, i32 6.28319" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 168 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.08>
ST_18 : Operation 169 [10/13] (7.08ns)   --->   "%tmp = flog i32 @llvm.log.f32, i32 %u1_1" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 169 'flog' 'tmp' <Predicate = true> <Delay = 7.08> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 12> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%data_1 = bitcast i32 %x_assign" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:223->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 170 'bitcast' 'data_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%din_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_1, i32 31" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:223->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 171 'bitselect' 'din_sign' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%din_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_1, i32 23, i32 30" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:223->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 172 'partselect' 'din_exp' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%din_sig = trunc i32 %data_1" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:296->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:223->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 173 'trunc' 'din_sig' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (1.91ns)   --->   "%closepath = icmp_ult  i8 %din_exp, i8 126" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 174 'icmp' 'closepath' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 175 [1/1] (1.91ns)   --->   "%add_ln376 = add i8 %din_exp, i8 194" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 175 'add' 'add_ln376' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 176 [1/1] (1.24ns)   --->   "%addr = select i1 %closepath, i8 63, i8 %add_ln376" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 176 'select' 'addr' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %addr, i32 4, i32 7" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 177 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln378 = zext i4 %lshr_ln1" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 178 'zext' 'zext_ln378' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%ref_4oPi_table_100_addr = getelementptr i100 %ref_4oPi_table_100, i64 0, i64 %zext_ln378" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 179 'getelementptr' 'ref_4oPi_table_100_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 180 [2/2] (2.30ns)   --->   "%table_100 = load i4 %ref_4oPi_table_100_addr" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 180 'load' 'table_100' <Predicate = true> <Delay = 2.30> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 96 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln379 = trunc i8 %addr" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 181 'trunc' 'trunc_ln379' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.08>
ST_19 : Operation 182 [9/13] (7.08ns)   --->   "%tmp = flog i32 @llvm.log.f32, i32 %u1_1" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 182 'flog' 'tmp' <Predicate = true> <Delay = 7.08> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 12> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 183 [1/2] (2.30ns)   --->   "%table_100 = load i4 %ref_4oPi_table_100_addr" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 183 'load' 'table_100' <Predicate = true> <Delay = 2.30> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 96 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln379 = zext i4 %trunc_ln379" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 184 'zext' 'zext_ln379' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (4.77ns)   --->   "%shl_ln379 = shl i100 %table_100, i100 %zext_ln379" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 185 'shl' 'shl_ln379' <Predicate = true> <Delay = 4.77> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%Med = partselect i80 @_ssdm_op_PartSelect.i80.i100.i32.i32, i100 %shl_ln379, i32 20, i32 99" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 186 'partselect' 'Med' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 7.08>
ST_20 : Operation 187 [8/13] (7.08ns)   --->   "%tmp = flog i32 @llvm.log.f32, i32 %u1_1" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 187 'flog' 'tmp' <Predicate = true> <Delay = 7.08> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 12> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 188 [1/1] (0.00ns)   --->   "%X = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %din_sig" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 188 'bitconcatenate' 'X' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln468 = zext i24 %X" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 189 'zext' 'zext_ln468' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 190 [5/5] (6.97ns)   --->   "%h = mul i80 %Med, i80 %zext_ln468" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 190 'mul' 'h' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 191 [1/1] (2.28ns)   --->   "%icmp_ln271_1 = icmp_eq  i23 %din_sig, i23 0" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 191 'icmp' 'icmp_ln271_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.08>
ST_21 : Operation 192 [7/13] (7.08ns)   --->   "%tmp = flog i32 @llvm.log.f32, i32 %u1_1" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 192 'flog' 'tmp' <Predicate = true> <Delay = 7.08> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 12> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 193 [4/5] (6.97ns)   --->   "%h = mul i80 %Med, i80 %zext_ln468" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 193 'mul' 'h' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.08>
ST_22 : Operation 194 [6/13] (7.08ns)   --->   "%tmp = flog i32 @llvm.log.f32, i32 %u1_1" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 194 'flog' 'tmp' <Predicate = true> <Delay = 7.08> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 12> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 195 [3/5] (6.97ns)   --->   "%h = mul i80 %Med, i80 %zext_ln468" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 195 'mul' 'h' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.08>
ST_23 : Operation 196 [5/13] (7.08ns)   --->   "%tmp = flog i32 @llvm.log.f32, i32 %u1_1" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 196 'flog' 'tmp' <Predicate = true> <Delay = 7.08> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 12> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 197 [2/5] (6.97ns)   --->   "%h = mul i80 %Med, i80 %zext_ln468" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 197 'mul' 'h' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.08>
ST_24 : Operation 198 [4/13] (7.08ns)   --->   "%tmp = flog i32 @llvm.log.f32, i32 %u1_1" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 198 'flog' 'tmp' <Predicate = true> <Delay = 7.08> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 12> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 199 [1/5] (6.97ns)   --->   "%h = mul i80 %Med, i80 %zext_ln468" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 199 'mul' 'h' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "%Mx_bits = partselect i58 @_ssdm_op_PartSelect.i58.i80.i32.i32, i80 %h, i32 19, i32 76" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:483->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 200 'partselect' 'Mx_bits' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 201 [1/1] (0.00ns)   --->   "%k = partselect i3 @_ssdm_op_PartSelect.i3.i80.i32.i32, i80 %h, i32 77, i32 79" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:487->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 201 'partselect' 'k' <Predicate = (!closepath)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.08>
ST_25 : Operation 202 [3/13] (7.08ns)   --->   "%tmp = flog i32 @llvm.log.f32, i32 %u1_1" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 202 'flog' 'tmp' <Predicate = true> <Delay = 7.08> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 12> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 203 [1/1] (0.98ns)   --->   "%k_1 = select i1 %closepath, i3 0, i3 %k" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 203 'select' 'k_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln491 = trunc i3 %k_1" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 204 'trunc' 'trunc_ln491' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 205 [1/1] (3.36ns)   --->   "%Mx_bits_1 = sub i58 0, i58 %Mx_bits" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 205 'sub' 'Mx_bits_1' <Predicate = true> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 206 [1/1] (1.07ns)   --->   "%Mx_bits_2 = select i1 %trunc_ln491, i58 %Mx_bits_1, i58 %Mx_bits" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 206 'select' 'Mx_bits_2' <Predicate = true> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_3_i8 = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %Mx_bits_2, i32 29, i32 57" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:72->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 207 'partselect' 'tmp_3_i8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "%t = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_3_i8, i1 1" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:73->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 208 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_4_i = partselect i30 @llvm.part.select.i30, i30 %t, i32 29, i32 0" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:75->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 209 'partselect' 'tmp_4_i' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_5_i = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 1, i30 %tmp_4_i" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:75->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 210 'bitconcatenate' 'tmp_5_i' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i31 %tmp_5_i" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:75->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 211 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 212 [1/1] (2.06ns)   --->   "%tmp_6_i = cttz i32 @llvm.cttz.i32, i32 %sext_ln75, i1 1" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:75->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 212 'cttz' 'tmp_6_i' <Predicate = true> <Delay = 2.06> <CoreInst = "cttz">   --->   Core 133 'cttz' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 213 [1/1] (0.00ns)   --->   "%Mx_zeros = trunc i32 %tmp_6_i" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 213 'trunc' 'Mx_zeros' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 214 [1/1] (2.30ns)   --->   "%sin_basis = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.8i1.i1.i3, i3 0, i1 0, i3 1, i1 1, i3 2, i1 1, i3 3, i1 0, i3 4, i1 0, i3 5, i1 1, i3 6, i1 1, i3 7, i1 0, i1 0, i3 %k_1" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:242->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 214 'sparsemux' 'sin_basis' <Predicate = true> <Delay = 2.30> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 215 [1/1] (0.00ns)   --->   "%index = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %din_sign, i3 %k_1" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:266->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 215 'bitconcatenate' 'index' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node results_sign_2)   --->   "%tmp_11_i = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.16i1.i1.i4, i4 0, i1 0, i4 1, i1 0, i4 2, i1 1, i4 3, i1 0, i4 4, i1 1, i4 5, i1 1, i4 6, i1 0, i4 7, i1 1, i4 8, i1 1, i4 9, i1 0, i4 10, i1 1, i4 11, i1 1, i4 12, i1 0, i4 13, i1 1, i4 14, i1 0, i4 15, i1 0, i1 0, i4 %index" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 216 'sparsemux' 'tmp_11_i' <Predicate = true> <Delay = 0.00> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node results_sign_2)   --->   "%tmp_12_i = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.16i1.i1.i4, i4 0, i1 0, i4 1, i1 0, i4 2, i1 0, i4 3, i1 1, i4 4, i1 1, i4 5, i1 1, i4 6, i1 1, i4 7, i1 0, i4 8, i1 0, i4 9, i1 1, i4 10, i1 1, i4 11, i1 1, i4 12, i1 1, i4 13, i1 0, i4 14, i1 0, i4 15, i1 0, i1 0, i4 %index" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 217 'sparsemux' 'tmp_12_i' <Predicate = true> <Delay = 0.00> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node results_sign_2)   --->   "%results_sign = select i1 %sin_basis, i1 %tmp_11_i, i1 %tmp_12_i" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:242->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 218 'select' 'results_sign' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 219 [1/1] (1.91ns)   --->   "%icmp_ln271 = icmp_eq  i8 %din_exp, i8 0" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 219 'icmp' 'icmp_ln271' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 220 [1/1] (0.97ns)   --->   "%and_ln271 = and i1 %icmp_ln271, i1 %icmp_ln271_1" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 220 'and' 'and_ln271' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 221 [1/1] (1.91ns)   --->   "%icmp_ln282 = icmp_eq  i8 %din_exp, i8 255" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 221 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node results_sign_2)   --->   "%xor_ln282 = xor i1 %icmp_ln282, i1 1" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 222 'xor' 'xor_ln282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node results_sign_2)   --->   "%results_sign_1 = and i1 %results_sign, i1 %xor_ln282" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 223 'and' 'results_sign_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node results_sign_2)   --->   "%not_and_ln271_i_demorgan = and i1 %icmp_ln271, i1 %icmp_ln271_1" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 224 'and' 'not_and_ln271_i_demorgan' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node results_sign_2)   --->   "%not_and_ln271_i = xor i1 %not_and_ln271_i_demorgan, i1 1" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 225 'xor' 'not_and_ln271_i' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 226 [1/1] (2.06ns) (out node of the LUT)   --->   "%results_sign_2 = and i1 %results_sign_1, i1 %not_and_ln271_i" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 226 'and' 'results_sign_2' <Predicate = true> <Delay = 2.06> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.08>
ST_26 : Operation 227 [2/13] (7.08ns)   --->   "%tmp = flog i32 @llvm.log.f32, i32 %u1_1" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 227 'flog' 'tmp' <Predicate = true> <Delay = 7.08> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 12> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 228 [1/1] (1.91ns)   --->   "%Ex = add i8 %din_exp, i8 131" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:454->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 228 'add' 'Ex' <Predicate = (closepath)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node Ex_1)   --->   "%select_ln453 = select i1 %closepath, i8 %Ex, i8 0" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:453->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 229 'select' 'select_ln453' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln504 = zext i6 %Mx_zeros" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 230 'zext' 'zext_ln504' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 231 [1/1] (4.60ns)   --->   "%shl_ln504 = shl i58 %Mx_bits_2, i58 %zext_ln504" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 231 'shl' 'shl_ln504' <Predicate = true> <Delay = 4.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 232 [1/1] (0.00ns)   --->   "%Mx = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %shl_ln504, i32 29, i32 57" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 232 'partselect' 'Mx' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node Ex_1)   --->   "%zext_ln505 = zext i6 %Mx_zeros" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 233 'zext' 'zext_ln505' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 234 [1/1] (1.91ns) (out node of the LUT)   --->   "%Ex_1 = sub i8 %select_ln453, i8 %zext_ln505" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 234 'sub' 'Ex_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Ex_1, i32 7" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 235 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 236 [1/1] (1.91ns)   --->   "%sub_ln506 = sub i8 0, i8 %Ex_1" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 236 'sub' 'sub_ln506' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.08>
ST_27 : Operation 237 [1/13] (7.08ns)   --->   "%tmp = flog i32 @llvm.log.f32, i32 %u1_1" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 237 'flog' 'tmp' <Predicate = true> <Delay = 7.08> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 12> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 238 [1/1] (1.24ns)   --->   "%select_ln506 = select i1 %tmp_16, i8 %sub_ln506, i8 %Ex_1" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 238 'select' 'select_ln506' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln506 = zext i8 %select_ln506" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 239 'zext' 'zext_ln506' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln506_1 = zext i29 %Mx" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 240 'zext' 'zext_ln506_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 241 [1/1] (4.33ns)   --->   "%lshr_ln506 = lshr i32 %zext_ln506_1, i32 %zext_ln506" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 241 'lshr' 'lshr_ln506' <Predicate = (tmp_16)> <Delay = 4.33> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 242 [1/1] (4.33ns)   --->   "%shl_ln506 = shl i32 %zext_ln506_1, i32 %zext_ln506" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 242 'shl' 'shl_ln506' <Predicate = (!tmp_16)> <Delay = 4.33> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 243 [1/1] (0.69ns)   --->   "%select_ln506_1 = select i1 %tmp_16, i32 %lshr_ln506, i32 %shl_ln506" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 243 'select' 'select_ln506_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 244 [1/1] (0.00ns)   --->   "%B = trunc i32 %select_ln506_1" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:21->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 244 'trunc' 'B' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 245 [1/1] (0.80ns)   --->   "%Mx_1 = select i1 %sin_basis, i29 %Mx, i29 536870911" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:243->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 245 'select' 'Mx_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_7_i = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %select_ln506_1, i32 22, i32 28" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:20->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 246 'partselect' 'tmp_7_i' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 247 [1/1] (0.00ns)   --->   "%B_trunc = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %select_ln506_1, i32 7, i32 21" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:22->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 247 'partselect' 'B_trunc' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 5.70>
ST_28 : Operation 248 [4/4] (5.70ns)   --->   "%mul_i = fmul i32 %tmp, i32 -2" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 248 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i15 %B_trunc" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:23->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 249 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 250 [1/1] (5.59ns)   --->   "%mul_ln23 = mul i30 %zext_ln23, i30 %zext_ln23" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:23->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 250 'mul' 'mul_ln23' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 251 [1/1] (0.00ns)   --->   "%B_squared = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln23, i32 15, i32 29" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:23->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 251 'partselect' 'B_squared' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 252 [1/1] (0.00ns)   --->   "%A = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %sin_basis, i7 %tmp_7_i" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:26->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 252 'bitconcatenate' 'A' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i8 %A" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:28->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 253 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 254 [1/1] (0.00ns)   --->   "%second_order_float_sin_cos_K0_addr = getelementptr i30 %second_order_float_sin_cos_K0, i64 0, i64 %zext_ln28" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:28->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 254 'getelementptr' 'second_order_float_sin_cos_K0_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 255 [2/2] (2.32ns)   --->   "%second_order_float_sin_cos_K0_load = load i8 %second_order_float_sin_cos_K0_addr" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:28->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 255 'load' 'second_order_float_sin_cos_K0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 96 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 30> <Depth = 256> <ROM>
ST_28 : Operation 256 [1/1] (0.00ns)   --->   "%second_order_float_sin_cos_K1_addr = getelementptr i23 %second_order_float_sin_cos_K1, i64 0, i64 %zext_ln28" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:29->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 256 'getelementptr' 'second_order_float_sin_cos_K1_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 257 [2/2] (2.32ns)   --->   "%second_order_float_sin_cos_K1_load = load i8 %second_order_float_sin_cos_K1_addr" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:29->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 257 'load' 'second_order_float_sin_cos_K1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 96 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 23> <Depth = 256> <ROM>
ST_28 : Operation 258 [1/1] (0.00ns)   --->   "%second_order_float_sin_cos_K2_addr = getelementptr i15 %second_order_float_sin_cos_K2, i64 0, i64 %zext_ln28" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:30->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 258 'getelementptr' 'second_order_float_sin_cos_K2_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 259 [2/2] (2.32ns)   --->   "%second_order_float_sin_cos_K2_load = load i8 %second_order_float_sin_cos_K2_addr" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:30->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 259 'load' 'second_order_float_sin_cos_K2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 96 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>

State 29 <SV = 28> <Delay = 5.70>
ST_29 : Operation 260 [3/4] (5.70ns)   --->   "%mul_i = fmul i32 %tmp, i32 -2" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 260 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 261 [1/2] (2.32ns)   --->   "%second_order_float_sin_cos_K0_load = load i8 %second_order_float_sin_cos_K0_addr" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:28->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 261 'load' 'second_order_float_sin_cos_K0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 96 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 30> <Depth = 256> <ROM>
ST_29 : Operation 262 [1/1] (0.00ns)   --->   "%t1 = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %second_order_float_sin_cos_K0_load, i32 1, i32 29" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:28->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 262 'partselect' 't1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 263 [1/2] (2.32ns)   --->   "%second_order_float_sin_cos_K1_load = load i8 %second_order_float_sin_cos_K1_addr" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:29->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 263 'load' 'second_order_float_sin_cos_K1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 96 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 23> <Depth = 256> <ROM>
ST_29 : Operation 264 [1/2] (2.32ns)   --->   "%second_order_float_sin_cos_K2_load = load i8 %second_order_float_sin_cos_K2_addr" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:30->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 264 'load' 'second_order_float_sin_cos_K2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 96 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 265 [2/4] (5.70ns)   --->   "%mul_i = fmul i32 %tmp, i32 -2" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 265 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i15 %B_squared" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:23->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 266 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i22 %B" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:29->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 267 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i23 %second_order_float_sin_cos_K1_load" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:29->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 268 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 269 [1/1] (6.43ns)   --->   "%mul_ln29 = mul i45 %sext_ln29, i45 %zext_ln29" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:29->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 269 'mul' 'mul_ln29' <Predicate = true> <Delay = 6.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i22 @_ssdm_op_PartSelect.i22.i45.i32.i32, i45 %mul_ln29, i32 23, i32 44" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:29->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 270 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i15 %second_order_float_sin_cos_K2_load" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:30->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 271 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 272 [1/1] (5.59ns)   --->   "%mul_ln30 = mul i30 %zext_ln23_1, i30 %sext_ln30" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:30->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 272 'mul' 'mul_ln30' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i14 @_ssdm_op_PartSelect.i14.i30.i32.i32, i30 %mul_ln30, i32 16, i32 29" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:30->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 273 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 5.70>
ST_31 : Operation 274 [1/4] (5.70ns)   --->   "%mul_i = fmul i32 %tmp, i32 -2" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 274 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i29 %t1" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:32->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 275 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i22 %trunc_ln4" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:32->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 276 'sext' 'sext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32 = add i30 %sext_ln32, i30 %sext_ln32_1" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:32->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 277 'add' 'add_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln32_2 = sext i14 %trunc_ln5" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:32->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 278 'sext' 'sext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 279 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%add_ln32_1 = add i30 %add_ln32, i30 %sext_ln32_2" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:32->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 279 'add' 'add_ln32_1' <Predicate = true> <Delay = 4.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 6.91>
ST_32 : Operation 280 [16/16] (6.23ns)   --->   "%tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 280 'fsqrt' 'tmp_1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln32_3 = sext i30 %add_ln32_1" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:32->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 281 'sext' 'sext_ln32_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i29 %Mx_1" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:32->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 282 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 283 [2/2] (6.91ns)   --->   "%mul_ln32 = mul i58 %sext_ln32_3, i58 %zext_ln32" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:32->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 283 'mul' 'mul_ln32' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.91>
ST_33 : Operation 284 [15/16] (6.23ns)   --->   "%tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 284 'fsqrt' 'tmp_1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 285 [1/2] (6.91ns)   --->   "%mul_ln32 = mul i58 %sext_ln32_3, i58 %zext_ln32" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:32->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 285 'mul' 'mul_ln32' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 286 [1/1] (0.00ns)   --->   "%result = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %mul_ln32, i32 29, i32 57" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:32->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 286 'partselect' 'result' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_8_i = partselect i16 @_ssdm_op_PartSelect.i16.i58.i32.i32, i58 %mul_ln32, i32 42, i32 57" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:271->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 287 'partselect' 'tmp_8_i' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_9_i = partselect i13 @_ssdm_op_PartSelect.i13.i58.i32.i32, i58 %mul_ln32, i32 29, i32 41" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:276->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 288 'partselect' 'tmp_9_i' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 6.51>
ST_34 : Operation 289 [14/16] (6.23ns)   --->   "%tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 289 'fsqrt' 'tmp_1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 290 [1/1] (0.00ns)   --->   "%out_bits = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_8_i, i16 32768" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:273->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 290 'bitconcatenate' 'out_bits' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 291 [1/1] (0.00ns)   --->   "%out_bits_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %tmp_9_i, i19 262144" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:278->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 291 'bitconcatenate' 'out_bits_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_1_i = partselect i32 @llvm.part.select.i32, i32 %out_bits, i32 31, i32 0" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 292 'partselect' 'tmp_1_i' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 293 [1/1] (2.09ns)   --->   "%c = cttz i32 @llvm.cttz.i32, i32 %tmp_1_i, i1 1" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 293 'cttz' 'c' <Predicate = true> <Delay = 2.09> <CoreInst = "cttz">   --->   Core 133 'cttz' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_10_i = partselect i32 @llvm.part.select.i32, i32 %out_bits_2, i32 31, i32 0" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 294 'partselect' 'tmp_10_i' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 295 [1/1] (2.09ns)   --->   "%c_1 = cttz i32 @llvm.cttz.i32, i32 %tmp_10_i, i1 1" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 295 'cttz' 'c_1' <Predicate = true> <Delay = 2.09> <CoreInst = "cttz">   --->   Core 133 'cttz' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln291 = zext i29 %result" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 296 'zext' 'zext_ln291' <Predicate = (!and_ln271)> <Delay = 0.00>
ST_34 : Operation 297 [1/1] (4.42ns)   --->   "%shl_ln291 = shl i32 %zext_ln291, i32 %c" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 297 'shl' 'shl_ln291' <Predicate = (!and_ln271)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 298 [1/1] (0.00ns)   --->   "%in_shift_1 = trunc i32 %shl_ln291" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 298 'trunc' 'in_shift_1' <Predicate = (!and_ln271)> <Delay = 0.00>
ST_34 : Operation 299 [1/1] (2.55ns)   --->   "%icmp_ln292 = icmp_eq  i32 %c, i32 16" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 299 'icmp' 'icmp_ln292' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 300 [1/1] (2.55ns)   --->   "%shift_1 = add i32 %c_1, i32 16" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 300 'add' 'shift_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 301 [1/1] (2.46ns)   --->   "%icmp_ln306 = icmp_eq  i29 %result, i29 0" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 301 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.69>
ST_35 : Operation 302 [13/16] (6.23ns)   --->   "%tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 302 'fsqrt' 'tmp_1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln300)   --->   "%Ex_2 = select i1 %sin_basis, i8 %Ex_1, i8 0" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:243->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 303 'select' 'Ex_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node add_ln300)   --->   "%sext_ln252 = sext i8 %Ex_2" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 304 'sext' 'sext_ln252' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln291_1 = zext i28 %in_shift_1" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 305 'zext' 'zext_ln291_1' <Predicate = (!and_ln271 & icmp_ln292)> <Delay = 0.00>
ST_35 : Operation 306 [1/1] (4.42ns)   --->   "%shl_ln291_1 = shl i32 %zext_ln291_1, i32 %c_1" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 306 'shl' 'shl_ln291_1' <Predicate = (!and_ln271 & icmp_ln292)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%shift_2 = select i1 %icmp_ln292, i32 %shift_1, i32 %c" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 307 'select' 'shift_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 308 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln300 = add i9 %sext_ln252, i9 127" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 308 'add' 'add_ln300' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%sext_ln300 = sext i9 %add_ln300" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 309 'sext' 'sext_ln300' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 310 [1/1] (2.55ns) (out node of the LUT)   --->   "%newexp = sub i32 %sext_ln300, i32 %shift_2" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 310 'sub' 'newexp' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node or_ln282)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newexp, i32 31" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 311 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node or_ln282)   --->   "%or_ln306 = or i1 %tmp_17, i1 %icmp_ln306" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 312 'or' 'or_ln306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node results_exp_1)   --->   "%empty = trunc i32 %newexp" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 313 'trunc' 'empty' <Predicate = (!and_ln271)> <Delay = 0.00>
ST_35 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node results_sig_1)   --->   "%tmp_5 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291_1, i32 5, i32 27" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 314 'partselect' 'tmp_5' <Predicate = (!and_ln271 & icmp_ln292)> <Delay = 0.00>
ST_35 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node results_sig_1)   --->   "%tmp_7 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291, i32 5, i32 27" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 315 'partselect' 'tmp_7' <Predicate = (!and_ln271 & !icmp_ln292)> <Delay = 0.00>
ST_35 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node results_sig_1)   --->   "%empty_37 = select i1 %icmp_ln292, i23 %tmp_5, i23 %tmp_7" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:252->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 316 'select' 'empty_37' <Predicate = (!and_ln271)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node results_exp_1)   --->   "%select_ln282 = select i1 %icmp_ln282, i8 255, i8 0" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 317 'select' 'select_ln282' <Predicate = (!and_ln271)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 318 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln282 = or i1 %icmp_ln282, i1 %or_ln306" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 318 'or' 'or_ln282' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node results_exp_1)   --->   "%results_exp = select i1 %or_ln282, i8 %select_ln282, i8 %empty" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 319 'select' 'results_exp' <Predicate = (!and_ln271)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node results_sig_1)   --->   "%select_ln282_2 = select i1 %icmp_ln282, i23 8388607, i23 0" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 320 'select' 'select_ln282_2' <Predicate = (!and_ln271)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node results_sig_1)   --->   "%results_sig = select i1 %or_ln282, i23 %select_ln282_2, i23 %empty_37" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 321 'select' 'results_sig' <Predicate = (!and_ln271)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 322 [1/1] (1.24ns) (out node of the LUT)   --->   "%results_exp_1 = select i1 %and_ln271, i8 127, i8 %results_exp" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 322 'select' 'results_exp_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 323 [1/1] (0.99ns) (out node of the LUT)   --->   "%results_sig_1 = select i1 %and_ln271, i23 0, i23 %results_sig" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 323 'select' 'results_sig_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 324 [1/1] (0.00ns)   --->   "%t_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %results_sign_2, i8 %results_exp_1, i23 %results_sig_1" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:287->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 324 'bitconcatenate' 't_2' <Predicate = true> <Delay = 0.00>

State 36 <SV = 35> <Delay = 6.23>
ST_36 : Operation 325 [12/16] (6.23ns)   --->   "%tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 325 'fsqrt' 'tmp_1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.23>
ST_37 : Operation 326 [11/16] (6.23ns)   --->   "%tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 326 'fsqrt' 'tmp_1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.23>
ST_38 : Operation 327 [10/16] (6.23ns)   --->   "%tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 327 'fsqrt' 'tmp_1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.23>
ST_39 : Operation 328 [9/16] (6.23ns)   --->   "%tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 328 'fsqrt' 'tmp_1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.23>
ST_40 : Operation 329 [8/16] (6.23ns)   --->   "%tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 329 'fsqrt' 'tmp_1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.23>
ST_41 : Operation 330 [7/16] (6.23ns)   --->   "%tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 330 'fsqrt' 'tmp_1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.23>
ST_42 : Operation 331 [6/16] (6.23ns)   --->   "%tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 331 'fsqrt' 'tmp_1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.23>
ST_43 : Operation 332 [5/16] (6.23ns)   --->   "%tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 332 'fsqrt' 'tmp_1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.23>
ST_44 : Operation 333 [4/16] (6.23ns)   --->   "%tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 333 'fsqrt' 'tmp_1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.23>
ST_45 : Operation 334 [3/16] (6.23ns)   --->   "%tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 334 'fsqrt' 'tmp_1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.23>
ST_46 : Operation 335 [2/16] (6.23ns)   --->   "%tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 335 'fsqrt' 'tmp_1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.23>
ST_47 : Operation 336 [1/16] (6.23ns)   --->   "%tmp_1 = fsqrt i32 @llvm.sqrt.f32, i32 %mul_i" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 336 'fsqrt' 'tmp_1' <Predicate = true> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.70>
ST_48 : Operation 337 [1/1] (0.00ns)   --->   "%bitcast_ln327 = bitcast i32 %t_2" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:287->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 337 'bitcast' 'bitcast_ln327' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 338 [4/4] (5.70ns)   --->   "%z0 = fmul i32 %tmp_1, i32 %bitcast_ln327" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 338 'fmul' 'z0' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.70>
ST_49 : Operation 339 [3/4] (5.70ns)   --->   "%z0 = fmul i32 %tmp_1, i32 %bitcast_ln327" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 339 'fmul' 'z0' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.70>
ST_50 : Operation 340 [2/4] (5.70ns)   --->   "%z0 = fmul i32 %tmp_1, i32 %bitcast_ln327" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 340 'fmul' 'z0' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.70>
ST_51 : Operation 341 [1/4] (5.70ns)   --->   "%z0 = fmul i32 %tmp_1, i32 %bitcast_ln327" [../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 341 'fmul' 'z0' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.70>
ST_52 : Operation 342 [4/4] (5.70ns)   --->   "%noise = fmul i32 %z0, i32 1.5" [../src/encoding.cpp:36->../src/encoding.cpp:99]   --->   Operation 342 'fmul' 'noise' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.70>
ST_53 : Operation 343 [3/4] (5.70ns)   --->   "%noise = fmul i32 %z0, i32 1.5" [../src/encoding.cpp:36->../src/encoding.cpp:99]   --->   Operation 343 'fmul' 'noise' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.70>
ST_54 : Operation 344 [2/4] (5.70ns)   --->   "%noise = fmul i32 %z0, i32 1.5" [../src/encoding.cpp:36->../src/encoding.cpp:99]   --->   Operation 344 'fmul' 'noise' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.70>
ST_55 : Operation 345 [1/4] (5.70ns)   --->   "%noise = fmul i32 %z0, i32 1.5" [../src/encoding.cpp:36->../src/encoding.cpp:99]   --->   Operation 345 'fmul' 'noise' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 346 [5/5] (7.25ns)   --->   "%latency_float = fadd i32 %mu, i32 %noise" [../src/encoding.cpp:101]   --->   Operation 346 'fadd' 'latency_float' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 347 [4/5] (7.25ns)   --->   "%latency_float = fadd i32 %mu, i32 %noise" [../src/encoding.cpp:101]   --->   Operation 347 'fadd' 'latency_float' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 348 [3/5] (7.25ns)   --->   "%latency_float = fadd i32 %mu, i32 %noise" [../src/encoding.cpp:101]   --->   Operation 348 'fadd' 'latency_float' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 349 [2/5] (7.25ns)   --->   "%latency_float = fadd i32 %mu, i32 %noise" [../src/encoding.cpp:101]   --->   Operation 349 'fadd' 'latency_float' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 350 [1/5] (7.25ns)   --->   "%latency_float = fadd i32 %mu, i32 %noise" [../src/encoding.cpp:101]   --->   Operation 350 'fadd' 'latency_float' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 0.00>

State 62 <SV = 61> <Delay = 0.00>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 351 [5/5] (7.25ns)   --->   "%dc = fadd i32 %latency_float, i32 0.5" [../src/encoding.cpp:104]   --->   Operation 351 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 352 [4/5] (7.25ns)   --->   "%dc = fadd i32 %latency_float, i32 0.5" [../src/encoding.cpp:104]   --->   Operation 352 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 353 [3/5] (7.25ns)   --->   "%dc = fadd i32 %latency_float, i32 0.5" [../src/encoding.cpp:104]   --->   Operation 353 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 354 [2/5] (7.25ns)   --->   "%dc = fadd i32 %latency_float, i32 0.5" [../src/encoding.cpp:104]   --->   Operation 354 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.25>
ST_67 : Operation 355 [1/5] (7.25ns)   --->   "%dc = fadd i32 %latency_float, i32 0.5" [../src/encoding.cpp:104]   --->   Operation 355 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.88>
ST_68 : Operation 356 [1/1] (0.00ns)   --->   "%data = bitcast i32 %dc" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->../src/encoding.cpp:104]   --->   Operation 356 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 357 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->../src/encoding.cpp:104]   --->   Operation 357 'bitselect' 'xs_sign' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 358 [1/1] (0.00ns)   --->   "%xs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 23, i32 30" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->../src/encoding.cpp:104]   --->   Operation 358 'partselect' 'xs_exp' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln342 = trunc i32 %data" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:342->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->../src/encoding.cpp:104]   --->   Operation 359 'trunc' 'trunc_ln342' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln317 = zext i8 %xs_exp" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->../src/encoding.cpp:104]   --->   Operation 360 'zext' 'zext_ln317' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 361 [1/1] (1.91ns)   --->   "%add_ln317 = add i9 %zext_ln317, i9 385" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->../src/encoding.cpp:104]   --->   Operation 361 'add' 'add_ln317' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317, i32 8" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->../src/encoding.cpp:104]   --->   Operation 362 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 363 [1/1] (1.91ns)   --->   "%sub_ln18 = sub i8 127, i8 %xs_exp" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->../src/encoding.cpp:104]   --->   Operation 363 'sub' 'sub_ln18' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i8 %sub_ln18" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->../src/encoding.cpp:104]   --->   Operation 364 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 365 [1/1] (0.96ns)   --->   "%select_ln18 = select i1 %tmp_19, i9 %sext_ln18, i9 %add_ln317" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->../src/encoding.cpp:104]   --->   Operation 365 'select' 'select_ln18' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.11>
ST_69 : Operation 366 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln342, i1 0" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->../src/encoding.cpp:104]   --->   Operation 366 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->../src/encoding.cpp:104]   --->   Operation 367 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i9 %select_ln18" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->../src/encoding.cpp:104]   --->   Operation 368 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_1" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->../src/encoding.cpp:104]   --->   Operation 369 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 370 [1/1] (4.42ns)   --->   "%lshr_ln18 = lshr i79 %zext_ln15, i79 %zext_ln18" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->../src/encoding.cpp:104]   --->   Operation 370 'lshr' 'lshr_ln18' <Predicate = (tmp_19)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 371 [1/1] (4.42ns)   --->   "%shl_ln18 = shl i79 %zext_ln15, i79 %zext_ln18" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->../src/encoding.cpp:104]   --->   Operation 371 'shl' 'shl_ln18' <Predicate = (!tmp_19)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %lshr_ln18, i32 24, i32 55" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->../src/encoding.cpp:104]   --->   Operation 372 'partselect' 'tmp_8' <Predicate = (tmp_19)> <Delay = 0.00>
ST_69 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %shl_ln18, i32 24, i32 55" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->../src/encoding.cpp:104]   --->   Operation 373 'partselect' 'tmp_9' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_69 : Operation 374 [1/1] (0.69ns)   --->   "%val = select i1 %tmp_19, i32 %tmp_8, i32 %tmp_9" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->../src/encoding.cpp:104]   --->   Operation 374 'select' 'val' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.50>
ST_70 : Operation 375 [1/1] (2.55ns)   --->   "%result_4 = sub i32 0, i32 %val" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->../src/encoding.cpp:104]   --->   Operation 375 'sub' 'result_4' <Predicate = (xs_sign)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 376 [1/1] (0.69ns)   --->   "%result_5 = select i1 %xs_sign, i32 %result_4, i32 %val" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->../src/encoding.cpp:104]   --->   Operation 376 'select' 'result_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %result_5" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->../src/encoding.cpp:104]   --->   Operation 377 'trunc' 'trunc_ln58' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_5, i32 31" [../src/encoding.cpp:105]   --->   Operation 378 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 379 [1/1] (0.73ns)   --->   "%spike_time_1 = select i1 %tmp_20, i31 0, i31 %trunc_ln58" [../src/encoding.cpp:105]   --->   Operation 379 'select' 'spike_time_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i31 %spike_time_1" [../src/encoding.cpp:104]   --->   Operation 380 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 381 [1/1] (2.52ns)   --->   "%icmp_ln106 = icmp_ugt  i31 %spike_time_1, i31 24" [../src/encoding.cpp:106]   --->   Operation 381 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 1.21>
ST_71 : Operation 382 [1/1] (1.21ns)   --->   "%spike_time_2 = select i1 %icmp_ln106, i5 24, i5 %trunc_ln104" [../src/encoding.cpp:106]   --->   Operation 382 'select' 'spike_time_2' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 72 <SV = 71> <Delay = 0.00>

State 73 <SV = 72> <Delay = 5.63>
ST_73 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln108_1 = zext i5 %spike_time_2" [../src/encoding.cpp:108]   --->   Operation 383 'zext' 'zext_ln108_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 384 [1/1] (5.63ns)   --->   "%mul_ln108 = mul i15 %zext_ln108_1, i15 784" [../src/encoding.cpp:108]   --->   Operation 384 'mul' 'mul_ln108' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.16>
ST_74 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i10 %i_1" [../src/encoding.cpp:90]   --->   Operation 385 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln108_2 = zext i15 %mul_ln108" [../src/encoding.cpp:108]   --->   Operation 386 'zext' 'zext_ln108_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln108 = add i64 %zext_ln108_2, i64 %spikes_read" [../src/encoding.cpp:108]   --->   Operation 387 'add' 'add_ln108' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 388 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln108_1 = add i64 %add_ln108, i64 %zext_ln90" [../src/encoding.cpp:108]   --->   Operation 388 'add' 'add_ln108_1' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i64 %add_ln108_1" [../src/encoding.cpp:108]   --->   Operation 389 'trunc' 'trunc_ln108' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i2 %trunc_ln108" [../src/encoding.cpp:108]   --->   Operation 390 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 391 [1/1] (1.85ns)   --->   "%shl_ln108 = shl i4 1, i4 %zext_ln108" [../src/encoding.cpp:108]   --->   Operation 391 'shl' 'shl_ln108' <Predicate = true> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln108_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln108_1, i32 2, i32 63" [../src/encoding.cpp:108]   --->   Operation 392 'partselect' 'trunc_ln108_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i62 %trunc_ln108_1" [../src/encoding.cpp:108]   --->   Operation 393 'sext' 'sext_ln108' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 394 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln108" [../src/encoding.cpp:108]   --->   Operation 394 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 75 <SV = 74> <Delay = 0.00>

State 76 <SV = 75> <Delay = 7.30>
ST_76 : Operation 395 [1/1] (0.00ns)   --->   "%shl_ln108_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln108, i3 0" [../src/encoding.cpp:108]   --->   Operation 395 'bitconcatenate' 'shl_ln108_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln108_3 = zext i5 %shl_ln108_1" [../src/encoding.cpp:108]   --->   Operation 396 'zext' 'zext_ln108_3' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 397 [1/1] (2.66ns)   --->   "%shl_ln108_2 = shl i25 1, i25 %zext_ln108_3" [../src/encoding.cpp:108]   --->   Operation 397 'shl' 'shl_ln108_2' <Predicate = true> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 398 [1/1] (7.30ns)   --->   "%empty_38 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr_1, i64 1" [../src/encoding.cpp:108]   --->   Operation 398 'writereq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 7.30>
ST_77 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln108_4 = zext i25 %shl_ln108_2" [../src/encoding.cpp:108]   --->   Operation 399 'zext' 'zext_ln108_4' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 400 [1/1] (7.30ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr_1, i32 %zext_ln108_4, i4 %shl_ln108" [../src/encoding.cpp:108]   --->   Operation 400 'write' 'write_ln108' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 7.30>
ST_78 : Operation 401 [5/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [../src/encoding.cpp:108]   --->   Operation 401 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 7.30>
ST_79 : Operation 402 [4/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [../src/encoding.cpp:108]   --->   Operation 402 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 414 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 414 'ret' 'ret_ln0' <Predicate = (icmp_ln90)> <Delay = 1.58>

State 80 <SV = 79> <Delay = 7.30>
ST_80 : Operation 403 [3/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [../src/encoding.cpp:108]   --->   Operation 403 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 7.30>
ST_81 : Operation 404 [2/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [../src/encoding.cpp:108]   --->   Operation 404 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 7.30>
ST_82 : Operation 405 [1/1] (0.00ns)   --->   "%specpipeline_ln91 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_0" [../src/encoding.cpp:91]   --->   Operation 405 'specpipeline' 'specpipeline_ln91' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 406 [1/1] (0.00ns)   --->   "%speclooptripcount_ln90 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784" [../src/encoding.cpp:90]   --->   Operation 406 'speclooptripcount' 'speclooptripcount_ln90' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 407 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../src/encoding.cpp:90]   --->   Operation 407 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 408 [1/1] (0.00ns)   --->   "%specmemcore_ln375 = specmemcore void @_ssdm_op_SpecMemCore, i100 %ref_4oPi_table_100, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:375->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:239->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 408 'specmemcore' 'specmemcore_ln375' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 409 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i30 %second_order_float_sin_cos_K0, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:16->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 409 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 410 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i23 %second_order_float_sin_cos_K1, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:17->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 410 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 411 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i15 %second_order_float_sin_cos_K2, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:18->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:250->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99]   --->   Operation 411 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 412 [1/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [../src/encoding.cpp:108]   --->   Operation 412 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.body14" [../src/encoding.cpp:90]   --->   Operation 413 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln88]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln90]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ spikes]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ref_4oPi_table_100]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_cos_K0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_cos_K1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_cos_K2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                  (alloca           ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_i10_i12                         (alloca           ) [ 01111000000000000000000000000000000000000000000000000000000000000000000000000000000]
spikes_read                        (read             ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111100000000]
sext_ln90_read                     (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln88_read                     (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln90_cast                     (sext             ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln88_cast                     (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                  (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0                          (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln90                         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                                (load             ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111100000000]
specbitsmap_ln0                    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln90                          (icmp             ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111000]
add_ln90                           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln90                            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_i10_i12_load                    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln17                         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                              (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10                             (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11                             (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln                            (partselect       ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln18_3                         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln18_2                         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln18                           (xor              ) [ 01011000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12                             (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13                             (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14                             (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                              (partselect       ) [ 01011000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln18_4                         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln18_5                         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln18_1                         (xor              ) [ 01011000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln90                         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr                          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_read                     (read             ) [ 01001000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln                              (bitconcatenate   ) [ 01111111100000000000000000000000000000000000000000000000000000000000000000000000000]
intensity                          (bitcast          ) [ 01110111100000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln18_1                          (bitconcatenate   ) [ 01110111110000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln18                         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub                                (fsub             ) [ 01110000011110000000000000000000000000000000000000000000000000000000000000000000000]
conv_i_i                           (uitofp           ) [ 01110000011110000000000000000000000000000000000000000000000000000000000000000000000]
conv_i11_i                         (uitofp           ) [ 01110000001111000000000000000000000000000000000000000000000000000000000000000000000]
mu                                 (fmul             ) [ 01110000000001111111111111111111111111111111111111111111111110000000000000000000000]
u1                                 (fmul             ) [ 01100000000001100000000000000000000000000000000000000000000000000000000000000000000]
u2                                 (fmul             ) [ 01110000000000111100000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln31                       (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                              (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln31                         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln31                          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln31_1                        (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln31                            (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                              (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln31                           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
u1_1                               (select           ) [ 01110000000000011111111111110000000000000000000000000000000000000000000000000000000]
x_assign                           (fmul             ) [ 00010000000000000010000000000000000000000000000000000000000000000000000000000000000]
data_1                             (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
din_sign                           (bitselect        ) [ 01110000000000000001111111000000000000000000000000000000000000000000000000000000000]
din_exp                            (partselect       ) [ 01110000000000000001111111100000000000000000000000000000000000000000000000000000000]
din_sig                            (trunc            ) [ 01100000000000000001100000000000000000000000000000000000000000000000000000000000000]
closepath                          (icmp             ) [ 01110000000000000001111111100000000000000000000000000000000000000000000000000000000]
add_ln376                          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
addr                               (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln1                           (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln378                         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ref_4oPi_table_100_addr            (getelementptr    ) [ 01000000000000000001000000000000000000000000000000000000000000000000000000000000000]
trunc_ln379                        (trunc            ) [ 01000000000000000001000000000000000000000000000000000000000000000000000000000000000]
table_100                          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln379                         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln379                          (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Med                                (partselect       ) [ 01110000000000000000111110000000000000000000000000000000000000000000000000000000000]
X                                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln468                         (zext             ) [ 01110000000000000000011110000000000000000000000000000000000000000000000000000000000]
icmp_ln271_1                       (icmp             ) [ 01110000000000000000011111000000000000000000000000000000000000000000000000000000000]
h                                  (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Mx_bits                            (partselect       ) [ 01000000000000000000000001000000000000000000000000000000000000000000000000000000000]
k                                  (partselect       ) [ 01000000000000000000000001000000000000000000000000000000000000000000000000000000000]
k_1                                (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln491                        (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Mx_bits_1                          (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Mx_bits_2                          (select           ) [ 00100000000000000000000000100000000000000000000000000000000000000000000000000000000]
tmp_3_i8                           (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
t                                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_i                            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_i                            (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln75                          (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_i                            (cttz             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Mx_zeros                           (trunc            ) [ 00100000000000000000000000100000000000000000000000000000000000000000000000000000000]
sin_basis                          (sparsemux        ) [ 01110000000000000000000000111111111100000000000000000000000000000000000000000000000]
index                              (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11_i                           (sparsemux        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12_i                           (sparsemux        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
results_sign                       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln271                         (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln271                          (and              ) [ 01110000000000000000000000111111111100000000000000000000000000000000000000000000000]
icmp_ln282                         (icmp             ) [ 01110000000000000000000000111111111100000000000000000000000000000000000000000000000]
xor_ln282                          (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
results_sign_1                     (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
not_and_ln271_i_demorgan           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
not_and_ln271_i                    (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
results_sign_2                     (and              ) [ 01110000000000000000000000111111111100000000000000000000000000000000000000000000000]
Ex                                 (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln453                       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln504                         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln504                          (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Mx                                 (partselect       ) [ 00010000000000000000000000010000000000000000000000000000000000000000000000000000000]
zext_ln505                         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Ex_1                               (sub              ) [ 01110000000000000000000000011111111100000000000000000000000000000000000000000000000]
tmp_16                             (bitselect        ) [ 00010000000000000000000000010000000000000000000000000000000000000000000000000000000]
sub_ln506                          (sub              ) [ 00010000000000000000000000010000000000000000000000000000000000000000000000000000000]
tmp                                (flog             ) [ 01110000000000000000000000001111000000000000000000000000000000000000000000000000000]
select_ln506                       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln506                         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln506_1                       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln506                         (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln506                          (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln506_1                     (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
B                                  (trunc            ) [ 01110000000000000000000000001110000000000000000000000000000000000000000000000000000]
Mx_1                               (select           ) [ 01110000000000000000000000001111100000000000000000000000000000000000000000000000000]
tmp_7_i                            (partselect       ) [ 01000000000000000000000000001000000000000000000000000000000000000000000000000000000]
B_trunc                            (partselect       ) [ 01000000000000000000000000001000000000000000000000000000000000000000000000000000000]
zext_ln23                          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln23                           (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
B_squared                          (partselect       ) [ 00110000000000000000000000000110000000000000000000000000000000000000000000000000000]
A                                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln28                          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
second_order_float_sin_cos_K0_addr (getelementptr    ) [ 00100000000000000000000000000100000000000000000000000000000000000000000000000000000]
second_order_float_sin_cos_K1_addr (getelementptr    ) [ 00100000000000000000000000000100000000000000000000000000000000000000000000000000000]
second_order_float_sin_cos_K2_addr (getelementptr    ) [ 00100000000000000000000000000100000000000000000000000000000000000000000000000000000]
second_order_float_sin_cos_K0_load (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
t1                                 (partselect       ) [ 01010000000000000000000000000011000000000000000000000000000000000000000000000000000]
second_order_float_sin_cos_K1_load (load             ) [ 00010000000000000000000000000010000000000000000000000000000000000000000000000000000]
second_order_float_sin_cos_K2_load (load             ) [ 00010000000000000000000000000010000000000000000000000000000000000000000000000000000]
zext_ln23_1                        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln29                          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln29                          (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln29                           (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln4                          (partselect       ) [ 01000000000000000000000000000001000000000000000000000000000000000000000000000000000]
sext_ln30                          (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln30                           (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln5                          (partselect       ) [ 01000000000000000000000000000001000000000000000000000000000000000000000000000000000]
mul_i                              (fmul             ) [ 01110000000000000000000000000000111111111111111100000000000000000000000000000000000]
sext_ln32                          (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln32_1                        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln32                           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln32_2                        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln32_1                         (add              ) [ 00100000000000000000000000000000100000000000000000000000000000000000000000000000000]
sext_ln32_3                        (sext             ) [ 00010000000000000000000000000000010000000000000000000000000000000000000000000000000]
zext_ln32                          (zext             ) [ 00010000000000000000000000000000010000000000000000000000000000000000000000000000000]
mul_ln32                           (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result                             (partselect       ) [ 01000000000000000000000000000000001000000000000000000000000000000000000000000000000]
tmp_8_i                            (partselect       ) [ 01000000000000000000000000000000001000000000000000000000000000000000000000000000000]
tmp_9_i                            (partselect       ) [ 01000000000000000000000000000000001000000000000000000000000000000000000000000000000]
out_bits                           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_bits_2                         (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_i                            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c                                  (cttz             ) [ 00100000000000000000000000000000000100000000000000000000000000000000000000000000000]
tmp_10_i                           (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_1                                (cttz             ) [ 00100000000000000000000000000000000100000000000000000000000000000000000000000000000]
zext_ln291                         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln291                          (shl              ) [ 00100000000000000000000000000000000100000000000000000000000000000000000000000000000]
in_shift_1                         (trunc            ) [ 00100000000000000000000000000000000100000000000000000000000000000000000000000000000]
icmp_ln292                         (icmp             ) [ 00100000000000000000000000000000000100000000000000000000000000000000000000000000000]
shift_1                            (add              ) [ 00100000000000000000000000000000000100000000000000000000000000000000000000000000000]
icmp_ln306                         (icmp             ) [ 00100000000000000000000000000000000100000000000000000000000000000000000000000000000]
Ex_2                               (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln252                         (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln291_1                       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln291_1                        (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shift_2                            (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln300                          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln300                         (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
newexp                             (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17                             (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln306                           (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                              (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                              (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                              (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_37                           (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln282                       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln282                           (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
results_exp                        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln282_2                     (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
results_sig                        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
results_exp_1                      (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
results_sig_1                      (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
t_2                                (bitconcatenate   ) [ 01110000000000000000000000000000000011111111111110000000000000000000000000000000000]
tmp_1                              (fsqrt            ) [ 01110000000000000000000000000000000000000000000011110000000000000000000000000000000]
bitcast_ln327                      (bitcast          ) [ 01110000000000000000000000000000000000000000000001110000000000000000000000000000000]
z0                                 (fmul             ) [ 01110000000000000000000000000000000000000000000000001111000000000000000000000000000]
noise                              (fmul             ) [ 01110000000000000000000000000000000000000000000000000000111110000000000000000000000]
latency_float                      (fadd             ) [ 01110000000000000000000000000000000000000000000000000000000001111111000000000000000]
dc                                 (fadd             ) [ 00100000000000000000000000000000000000000000000000000000000000000000100000000000000]
data                               (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xs_sign                            (bitselect        ) [ 01010000000000000000000000000000000000000000000000000000000000000000011000000000000]
xs_exp                             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln342                        (trunc            ) [ 00010000000000000000000000000000000000000000000000000000000000000000010000000000000]
zext_ln317                         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln317                          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19                             (bitselect        ) [ 00010000000000000000000000000000000000000000000000000000000000000000010000000000000]
sub_ln18                           (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln18                          (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln18                        (select           ) [ 00010000000000000000000000000000000000000000000000000000000000000000010000000000000]
mantissa                           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15                          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln18_1                        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln18                          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln18                          (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln18                           (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                              (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                              (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val                                (select           ) [ 01000000000000000000000000000000000000000000000000000000000000000000001000000000000]
result_4                           (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_5                           (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln58                         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20                             (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spike_time_1                       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln104                        (trunc            ) [ 00100000000000000000000000000000000000000000000000000000000000000000000100000000000]
icmp_ln106                         (icmp             ) [ 00100000000000000000000000000000000000000000000000000000000000000000000100000000000]
spike_time_2                       (select           ) [ 01010000000000000000000000000000000000000000000000000000000000000000000011000000000]
zext_ln108_1                       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln108                          (mul              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000100000000]
zext_ln90                          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln108_2                       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln108                          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln108_1                        (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln108                        (trunc            ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000011000000]
zext_ln108                         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln108                          (shl              ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000011100000]
trunc_ln108_1                      (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln108                         (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1                        (getelementptr    ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000011111111]
shl_ln108_1                        (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln108_3                       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln108_2                        (shl              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000100000]
empty_38                           (writereq         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln108_4                       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln108                        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln91                  (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln90             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln90                  (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln375                  (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln16                   (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln17                   (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln18                   (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_39                           (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln90                            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln0                            (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln88">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln90">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln90"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="spikes">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spikes"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ref_4oPi_table_100">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_100"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="second_order_float_sin_cos_K0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_cos_K0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="second_order_float_sin_cos_K1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_cos_K1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="second_order_float_sin_cos_K2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_cos_K2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i1.i30"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.log.f32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i80.i100.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i29.i1"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i30"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i1.i30"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i1.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16i1.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f32"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i13.i19"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="332" class="1004" name="i_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="or_i10_i12_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="or_i10_i12/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="spikes_read_read_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="0" index="1" bw="64" slack="0"/>
<pin id="343" dir="1" index="2" bw="64" slack="73"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="spikes_read/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sext_ln90_read_read_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="62" slack="0"/>
<pin id="348" dir="0" index="1" bw="62" slack="0"/>
<pin id="349" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln90_read/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln88_read_read_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="0"/>
<pin id="355" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln88_read/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="gmem_addr_read_read_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_writeresp_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="2"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_38/76 empty_39/78 "/>
</bind>
</comp>

<comp id="370" class="1004" name="write_ln108_write_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="0" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="3"/>
<pin id="373" dir="0" index="2" bw="25" slack="0"/>
<pin id="374" dir="0" index="3" bw="4" slack="3"/>
<pin id="375" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/77 "/>
</bind>
</comp>

<comp id="378" class="1004" name="ref_4oPi_table_100_addr_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="100" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="4" slack="0"/>
<pin id="382" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_4oPi_table_100_addr/18 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_access_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="0" index="1" bw="100" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="3" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_100/18 "/>
</bind>
</comp>

<comp id="391" class="1004" name="second_order_float_sin_cos_K0_addr_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="30" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="8" slack="0"/>
<pin id="395" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_sin_cos_K0_addr/28 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_access_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="0" index="1" bw="30" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_sin_cos_K0_load/28 "/>
</bind>
</comp>

<comp id="404" class="1004" name="second_order_float_sin_cos_K1_addr_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="23" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="8" slack="0"/>
<pin id="408" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_sin_cos_K1_addr/28 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_access_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_sin_cos_K1_load/28 "/>
</bind>
</comp>

<comp id="417" class="1004" name="second_order_float_sin_cos_K2_addr_gep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="15" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="8" slack="0"/>
<pin id="421" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_sin_cos_K2_addr/28 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_access_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_sin_cos_K2_load/28 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="sub/4 latency_float/56 dc/63 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mu/9 u2/10 x_assign/14 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="u1/9 mul_i/28 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="z0/48 noise/52 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv_i_i/3 conv_i11_i/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="grp_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="1"/>
<pin id="465" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="tmp_1/32 "/>
</bind>
</comp>

<comp id="467" class="1004" name="grp_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="1"/>
<pin id="470" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="flog(506) " fcode="flog"/>
<opset="tmp/15 "/>
</bind>
</comp>

<comp id="472" class="1004" name="mul_ln29_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="23" slack="0"/>
<pin id="474" dir="0" index="1" bw="22" slack="0"/>
<pin id="475" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29/30 "/>
</bind>
</comp>

<comp id="476" class="1004" name="grp_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="30" slack="0"/>
<pin id="478" dir="0" index="1" bw="29" slack="0"/>
<pin id="479" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln32/32 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="80" slack="1"/>
<pin id="482" dir="0" index="1" bw="24" slack="0"/>
<pin id="483" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="h/20 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sext_ln90_cast_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="62" slack="0"/>
<pin id="486" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90_cast/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln88_cast_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="0"/>
<pin id="490" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88_cast/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="store_ln0_store_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="store_ln90_store_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="10" slack="0"/>
<pin id="500" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="i_1_load_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="1"/>
<pin id="504" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="icmp_ln90_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="10" slack="0"/>
<pin id="507" dir="0" index="1" bw="10" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln90_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="10" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="or_i10_i12_load_load_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="or_i10_i12_load/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="trunc_ln17_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_6_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="0" index="2" bw="3" slack="0"/>
<pin id="528" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_10_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="0" index="2" bw="3" slack="0"/>
<pin id="536" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_11_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="0"/>
<pin id="543" dir="0" index="2" bw="4" slack="0"/>
<pin id="544" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="lshr_ln_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="31" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="0" index="2" bw="1" slack="0"/>
<pin id="552" dir="0" index="3" bw="6" slack="0"/>
<pin id="553" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="xor_ln18_3_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_3/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="xor_ln18_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_2/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="xor_ln18_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_12_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="0" index="2" bw="4" slack="0"/>
<pin id="580" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_13_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="0"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_14_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="0"/>
<pin id="595" dir="0" index="2" bw="4" slack="0"/>
<pin id="596" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_4_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="30" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="0" index="2" bw="3" slack="0"/>
<pin id="604" dir="0" index="3" bw="6" slack="0"/>
<pin id="605" dir="1" index="4" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="xor_ln18_4_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_4/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="xor_ln18_5_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_5/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="xor_ln18_1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_1/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="store_ln90_store_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="10" slack="0"/>
<pin id="630" dir="0" index="1" bw="10" slack="1"/>
<pin id="631" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="gmem_addr_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="64" slack="0"/>
<pin id="635" dir="0" index="1" bw="64" slack="2"/>
<pin id="636" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="or_ln_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="1"/>
<pin id="642" dir="0" index="2" bw="31" slack="1"/>
<pin id="643" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="intensity_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="intensity/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="or_ln18_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="2"/>
<pin id="653" dir="0" index="2" bw="1" slack="2"/>
<pin id="654" dir="0" index="3" bw="30" slack="2"/>
<pin id="655" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln18_1/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="store_ln18_store_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="3"/>
<pin id="661" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="bitcast_ln31_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="2"/>
<pin id="665" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31/14 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="0"/>
<pin id="669" dir="0" index="2" bw="6" slack="0"/>
<pin id="670" dir="0" index="3" bw="6" slack="0"/>
<pin id="671" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/14 "/>
</bind>
</comp>

<comp id="676" class="1004" name="trunc_ln31_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/14 "/>
</bind>
</comp>

<comp id="680" class="1004" name="icmp_ln31_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="0"/>
<pin id="682" dir="0" index="1" bw="8" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/14 "/>
</bind>
</comp>

<comp id="686" class="1004" name="icmp_ln31_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="23" slack="0"/>
<pin id="688" dir="0" index="1" bw="23" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_1/14 "/>
</bind>
</comp>

<comp id="692" class="1004" name="or_ln31_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31/14 "/>
</bind>
</comp>

<comp id="698" class="1004" name="and_ln31_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31/14 "/>
</bind>
</comp>

<comp id="704" class="1004" name="u1_1_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="0"/>
<pin id="707" dir="0" index="2" bw="32" slack="2"/>
<pin id="708" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="u1_1/14 "/>
</bind>
</comp>

<comp id="711" class="1004" name="data_1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="1"/>
<pin id="713" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_1/18 "/>
</bind>
</comp>

<comp id="714" class="1004" name="din_sign_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="0"/>
<pin id="717" dir="0" index="2" bw="6" slack="0"/>
<pin id="718" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="din_sign/18 "/>
</bind>
</comp>

<comp id="722" class="1004" name="din_exp_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="0"/>
<pin id="724" dir="0" index="1" bw="32" slack="0"/>
<pin id="725" dir="0" index="2" bw="6" slack="0"/>
<pin id="726" dir="0" index="3" bw="6" slack="0"/>
<pin id="727" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="din_exp/18 "/>
</bind>
</comp>

<comp id="732" class="1004" name="din_sig_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="din_sig/18 "/>
</bind>
</comp>

<comp id="736" class="1004" name="closepath_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="0" index="1" bw="8" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="closepath/18 "/>
</bind>
</comp>

<comp id="742" class="1004" name="add_ln376_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="0"/>
<pin id="744" dir="0" index="1" bw="7" slack="0"/>
<pin id="745" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln376/18 "/>
</bind>
</comp>

<comp id="748" class="1004" name="addr_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="8" slack="0"/>
<pin id="751" dir="0" index="2" bw="8" slack="0"/>
<pin id="752" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr/18 "/>
</bind>
</comp>

<comp id="756" class="1004" name="lshr_ln1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="4" slack="0"/>
<pin id="758" dir="0" index="1" bw="8" slack="0"/>
<pin id="759" dir="0" index="2" bw="4" slack="0"/>
<pin id="760" dir="0" index="3" bw="4" slack="0"/>
<pin id="761" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/18 "/>
</bind>
</comp>

<comp id="766" class="1004" name="zext_ln378_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="4" slack="0"/>
<pin id="768" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln378/18 "/>
</bind>
</comp>

<comp id="771" class="1004" name="trunc_ln379_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="0"/>
<pin id="773" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln379/18 "/>
</bind>
</comp>

<comp id="775" class="1004" name="zext_ln379_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="4" slack="1"/>
<pin id="777" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln379/19 "/>
</bind>
</comp>

<comp id="778" class="1004" name="shl_ln379_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="100" slack="0"/>
<pin id="780" dir="0" index="1" bw="4" slack="0"/>
<pin id="781" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln379/19 "/>
</bind>
</comp>

<comp id="784" class="1004" name="Med_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="80" slack="0"/>
<pin id="786" dir="0" index="1" bw="100" slack="0"/>
<pin id="787" dir="0" index="2" bw="6" slack="0"/>
<pin id="788" dir="0" index="3" bw="8" slack="0"/>
<pin id="789" dir="1" index="4" bw="80" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Med/19 "/>
</bind>
</comp>

<comp id="794" class="1004" name="X_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="24" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="0" index="2" bw="23" slack="2"/>
<pin id="798" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="X/20 "/>
</bind>
</comp>

<comp id="801" class="1004" name="zext_ln468_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="24" slack="0"/>
<pin id="803" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln468/20 "/>
</bind>
</comp>

<comp id="806" class="1004" name="icmp_ln271_1_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="23" slack="2"/>
<pin id="808" dir="0" index="1" bw="23" slack="0"/>
<pin id="809" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln271_1/20 "/>
</bind>
</comp>

<comp id="811" class="1004" name="Mx_bits_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="58" slack="0"/>
<pin id="813" dir="0" index="1" bw="80" slack="0"/>
<pin id="814" dir="0" index="2" bw="6" slack="0"/>
<pin id="815" dir="0" index="3" bw="8" slack="0"/>
<pin id="816" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_bits/24 "/>
</bind>
</comp>

<comp id="821" class="1004" name="k_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="3" slack="0"/>
<pin id="823" dir="0" index="1" bw="80" slack="0"/>
<pin id="824" dir="0" index="2" bw="8" slack="0"/>
<pin id="825" dir="0" index="3" bw="8" slack="0"/>
<pin id="826" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="k/24 "/>
</bind>
</comp>

<comp id="831" class="1004" name="k_1_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="7"/>
<pin id="833" dir="0" index="1" bw="3" slack="0"/>
<pin id="834" dir="0" index="2" bw="3" slack="1"/>
<pin id="835" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_1/25 "/>
</bind>
</comp>

<comp id="837" class="1004" name="trunc_ln491_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="3" slack="0"/>
<pin id="839" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln491/25 "/>
</bind>
</comp>

<comp id="841" class="1004" name="Mx_bits_1_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="58" slack="1"/>
<pin id="844" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Mx_bits_1/25 "/>
</bind>
</comp>

<comp id="846" class="1004" name="Mx_bits_2_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="0"/>
<pin id="848" dir="0" index="1" bw="58" slack="0"/>
<pin id="849" dir="0" index="2" bw="58" slack="1"/>
<pin id="850" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_bits_2/25 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_3_i8_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="29" slack="0"/>
<pin id="855" dir="0" index="1" bw="58" slack="0"/>
<pin id="856" dir="0" index="2" bw="6" slack="0"/>
<pin id="857" dir="0" index="3" bw="7" slack="0"/>
<pin id="858" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3_i8/25 "/>
</bind>
</comp>

<comp id="863" class="1004" name="t_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="30" slack="0"/>
<pin id="865" dir="0" index="1" bw="29" slack="0"/>
<pin id="866" dir="0" index="2" bw="1" slack="0"/>
<pin id="867" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/25 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_4_i_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="30" slack="0"/>
<pin id="873" dir="0" index="1" bw="30" slack="0"/>
<pin id="874" dir="0" index="2" bw="6" slack="0"/>
<pin id="875" dir="0" index="3" bw="1" slack="0"/>
<pin id="876" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4_i/25 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp_5_i_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="31" slack="0"/>
<pin id="883" dir="0" index="1" bw="1" slack="0"/>
<pin id="884" dir="0" index="2" bw="30" slack="0"/>
<pin id="885" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5_i/25 "/>
</bind>
</comp>

<comp id="889" class="1004" name="sext_ln75_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="31" slack="0"/>
<pin id="891" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75/25 "/>
</bind>
</comp>

<comp id="893" class="1004" name="tmp_6_i_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="0"/>
<pin id="895" dir="0" index="1" bw="31" slack="0"/>
<pin id="896" dir="0" index="2" bw="1" slack="0"/>
<pin id="897" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_6_i/25 "/>
</bind>
</comp>

<comp id="901" class="1004" name="Mx_zeros_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="0"/>
<pin id="903" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Mx_zeros/25 "/>
</bind>
</comp>

<comp id="905" class="1004" name="sin_basis_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="3" slack="0"/>
<pin id="908" dir="0" index="2" bw="1" slack="0"/>
<pin id="909" dir="0" index="3" bw="3" slack="0"/>
<pin id="910" dir="0" index="4" bw="1" slack="0"/>
<pin id="911" dir="0" index="5" bw="3" slack="0"/>
<pin id="912" dir="0" index="6" bw="1" slack="0"/>
<pin id="913" dir="0" index="7" bw="3" slack="0"/>
<pin id="914" dir="0" index="8" bw="1" slack="0"/>
<pin id="915" dir="0" index="9" bw="3" slack="0"/>
<pin id="916" dir="0" index="10" bw="1" slack="0"/>
<pin id="917" dir="0" index="11" bw="3" slack="0"/>
<pin id="918" dir="0" index="12" bw="1" slack="0"/>
<pin id="919" dir="0" index="13" bw="3" slack="0"/>
<pin id="920" dir="0" index="14" bw="1" slack="0"/>
<pin id="921" dir="0" index="15" bw="3" slack="0"/>
<pin id="922" dir="0" index="16" bw="1" slack="0"/>
<pin id="923" dir="0" index="17" bw="1" slack="0"/>
<pin id="924" dir="0" index="18" bw="3" slack="0"/>
<pin id="925" dir="1" index="19" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sin_basis/25 "/>
</bind>
</comp>

<comp id="945" class="1004" name="index_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="4" slack="0"/>
<pin id="947" dir="0" index="1" bw="1" slack="7"/>
<pin id="948" dir="0" index="2" bw="3" slack="0"/>
<pin id="949" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="index/25 "/>
</bind>
</comp>

<comp id="952" class="1004" name="tmp_11_i_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="4" slack="0"/>
<pin id="955" dir="0" index="2" bw="1" slack="0"/>
<pin id="956" dir="0" index="3" bw="4" slack="0"/>
<pin id="957" dir="0" index="4" bw="1" slack="0"/>
<pin id="958" dir="0" index="5" bw="4" slack="0"/>
<pin id="959" dir="0" index="6" bw="1" slack="0"/>
<pin id="960" dir="0" index="7" bw="4" slack="0"/>
<pin id="961" dir="0" index="8" bw="1" slack="0"/>
<pin id="962" dir="0" index="9" bw="4" slack="0"/>
<pin id="963" dir="0" index="10" bw="1" slack="0"/>
<pin id="964" dir="0" index="11" bw="4" slack="0"/>
<pin id="965" dir="0" index="12" bw="1" slack="0"/>
<pin id="966" dir="0" index="13" bw="4" slack="0"/>
<pin id="967" dir="0" index="14" bw="1" slack="0"/>
<pin id="968" dir="0" index="15" bw="4" slack="0"/>
<pin id="969" dir="0" index="16" bw="1" slack="0"/>
<pin id="970" dir="0" index="17" bw="4" slack="0"/>
<pin id="971" dir="0" index="18" bw="1" slack="0"/>
<pin id="972" dir="0" index="19" bw="4" slack="0"/>
<pin id="973" dir="0" index="20" bw="1" slack="0"/>
<pin id="974" dir="0" index="21" bw="4" slack="0"/>
<pin id="975" dir="0" index="22" bw="1" slack="0"/>
<pin id="976" dir="0" index="23" bw="4" slack="0"/>
<pin id="977" dir="0" index="24" bw="1" slack="0"/>
<pin id="978" dir="0" index="25" bw="4" slack="0"/>
<pin id="979" dir="0" index="26" bw="1" slack="0"/>
<pin id="980" dir="0" index="27" bw="4" slack="0"/>
<pin id="981" dir="0" index="28" bw="1" slack="0"/>
<pin id="982" dir="0" index="29" bw="4" slack="0"/>
<pin id="983" dir="0" index="30" bw="1" slack="0"/>
<pin id="984" dir="0" index="31" bw="4" slack="0"/>
<pin id="985" dir="0" index="32" bw="1" slack="0"/>
<pin id="986" dir="0" index="33" bw="1" slack="0"/>
<pin id="987" dir="0" index="34" bw="4" slack="0"/>
<pin id="988" dir="1" index="35" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_11_i/25 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tmp_12_i_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="0"/>
<pin id="1026" dir="0" index="1" bw="4" slack="0"/>
<pin id="1027" dir="0" index="2" bw="1" slack="0"/>
<pin id="1028" dir="0" index="3" bw="4" slack="0"/>
<pin id="1029" dir="0" index="4" bw="1" slack="0"/>
<pin id="1030" dir="0" index="5" bw="4" slack="0"/>
<pin id="1031" dir="0" index="6" bw="1" slack="0"/>
<pin id="1032" dir="0" index="7" bw="4" slack="0"/>
<pin id="1033" dir="0" index="8" bw="1" slack="0"/>
<pin id="1034" dir="0" index="9" bw="4" slack="0"/>
<pin id="1035" dir="0" index="10" bw="1" slack="0"/>
<pin id="1036" dir="0" index="11" bw="4" slack="0"/>
<pin id="1037" dir="0" index="12" bw="1" slack="0"/>
<pin id="1038" dir="0" index="13" bw="4" slack="0"/>
<pin id="1039" dir="0" index="14" bw="1" slack="0"/>
<pin id="1040" dir="0" index="15" bw="4" slack="0"/>
<pin id="1041" dir="0" index="16" bw="1" slack="0"/>
<pin id="1042" dir="0" index="17" bw="4" slack="0"/>
<pin id="1043" dir="0" index="18" bw="1" slack="0"/>
<pin id="1044" dir="0" index="19" bw="4" slack="0"/>
<pin id="1045" dir="0" index="20" bw="1" slack="0"/>
<pin id="1046" dir="0" index="21" bw="4" slack="0"/>
<pin id="1047" dir="0" index="22" bw="1" slack="0"/>
<pin id="1048" dir="0" index="23" bw="4" slack="0"/>
<pin id="1049" dir="0" index="24" bw="1" slack="0"/>
<pin id="1050" dir="0" index="25" bw="4" slack="0"/>
<pin id="1051" dir="0" index="26" bw="1" slack="0"/>
<pin id="1052" dir="0" index="27" bw="4" slack="0"/>
<pin id="1053" dir="0" index="28" bw="1" slack="0"/>
<pin id="1054" dir="0" index="29" bw="4" slack="0"/>
<pin id="1055" dir="0" index="30" bw="1" slack="0"/>
<pin id="1056" dir="0" index="31" bw="4" slack="0"/>
<pin id="1057" dir="0" index="32" bw="1" slack="0"/>
<pin id="1058" dir="0" index="33" bw="1" slack="0"/>
<pin id="1059" dir="0" index="34" bw="4" slack="0"/>
<pin id="1060" dir="1" index="35" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_12_i/25 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="results_sign_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="0"/>
<pin id="1098" dir="0" index="1" bw="1" slack="0"/>
<pin id="1099" dir="0" index="2" bw="1" slack="0"/>
<pin id="1100" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sign/25 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="icmp_ln271_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="8" slack="7"/>
<pin id="1106" dir="0" index="1" bw="8" slack="0"/>
<pin id="1107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln271/25 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="and_ln271_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="0"/>
<pin id="1111" dir="0" index="1" bw="1" slack="5"/>
<pin id="1112" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln271/25 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="icmp_ln282_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="7"/>
<pin id="1116" dir="0" index="1" bw="8" slack="0"/>
<pin id="1117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln282/25 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="xor_ln282_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln282/25 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="results_sign_1_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="results_sign_1/25 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="not_and_ln271_i_demorgan_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="1" slack="0"/>
<pin id="1133" dir="0" index="1" bw="1" slack="5"/>
<pin id="1134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="not_and_ln271_i_demorgan/25 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="not_and_ln271_i_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="1" slack="0"/>
<pin id="1138" dir="0" index="1" bw="1" slack="0"/>
<pin id="1139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_and_ln271_i/25 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="results_sign_2_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="0"/>
<pin id="1144" dir="0" index="1" bw="1" slack="0"/>
<pin id="1145" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="results_sign_2/25 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="Ex_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="8" slack="8"/>
<pin id="1150" dir="0" index="1" bw="8" slack="0"/>
<pin id="1151" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Ex/26 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="select_ln453_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="8"/>
<pin id="1155" dir="0" index="1" bw="8" slack="0"/>
<pin id="1156" dir="0" index="2" bw="8" slack="0"/>
<pin id="1157" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453/26 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="zext_ln504_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="6" slack="1"/>
<pin id="1162" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln504/26 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="shl_ln504_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="58" slack="1"/>
<pin id="1165" dir="0" index="1" bw="6" slack="0"/>
<pin id="1166" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln504/26 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="Mx_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="29" slack="0"/>
<pin id="1170" dir="0" index="1" bw="58" slack="0"/>
<pin id="1171" dir="0" index="2" bw="6" slack="0"/>
<pin id="1172" dir="0" index="3" bw="7" slack="0"/>
<pin id="1173" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx/26 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="zext_ln505_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="6" slack="1"/>
<pin id="1180" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln505/26 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="Ex_1_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="8" slack="0"/>
<pin id="1183" dir="0" index="1" bw="6" slack="0"/>
<pin id="1184" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Ex_1/26 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="tmp_16_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="0"/>
<pin id="1189" dir="0" index="1" bw="8" slack="0"/>
<pin id="1190" dir="0" index="2" bw="4" slack="0"/>
<pin id="1191" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/26 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="sub_ln506_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="1" slack="0"/>
<pin id="1197" dir="0" index="1" bw="8" slack="0"/>
<pin id="1198" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln506/26 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="select_ln506_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="1" slack="1"/>
<pin id="1203" dir="0" index="1" bw="8" slack="1"/>
<pin id="1204" dir="0" index="2" bw="8" slack="1"/>
<pin id="1205" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln506/27 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="zext_ln506_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="8" slack="0"/>
<pin id="1208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln506/27 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="zext_ln506_1_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="29" slack="1"/>
<pin id="1212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln506_1/27 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="lshr_ln506_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="29" slack="0"/>
<pin id="1215" dir="0" index="1" bw="8" slack="0"/>
<pin id="1216" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln506/27 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="shl_ln506_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="29" slack="0"/>
<pin id="1221" dir="0" index="1" bw="8" slack="0"/>
<pin id="1222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln506/27 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="select_ln506_1_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="1"/>
<pin id="1227" dir="0" index="1" bw="32" slack="0"/>
<pin id="1228" dir="0" index="2" bw="32" slack="0"/>
<pin id="1229" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln506_1/27 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="B_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="32" slack="0"/>
<pin id="1234" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="B/27 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="Mx_1_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="1" slack="2"/>
<pin id="1238" dir="0" index="1" bw="29" slack="1"/>
<pin id="1239" dir="0" index="2" bw="29" slack="0"/>
<pin id="1240" dir="1" index="3" bw="29" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_1/27 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="tmp_7_i_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="7" slack="0"/>
<pin id="1244" dir="0" index="1" bw="32" slack="0"/>
<pin id="1245" dir="0" index="2" bw="6" slack="0"/>
<pin id="1246" dir="0" index="3" bw="6" slack="0"/>
<pin id="1247" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7_i/27 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="B_trunc_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="15" slack="0"/>
<pin id="1254" dir="0" index="1" bw="32" slack="0"/>
<pin id="1255" dir="0" index="2" bw="4" slack="0"/>
<pin id="1256" dir="0" index="3" bw="6" slack="0"/>
<pin id="1257" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_trunc/27 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="zext_ln23_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="15" slack="1"/>
<pin id="1264" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/28 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="mul_ln23_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="15" slack="0"/>
<pin id="1267" dir="0" index="1" bw="15" slack="0"/>
<pin id="1268" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln23/28 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="B_squared_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="15" slack="0"/>
<pin id="1273" dir="0" index="1" bw="30" slack="0"/>
<pin id="1274" dir="0" index="2" bw="5" slack="0"/>
<pin id="1275" dir="0" index="3" bw="6" slack="0"/>
<pin id="1276" dir="1" index="4" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_squared/28 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="A_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="8" slack="0"/>
<pin id="1283" dir="0" index="1" bw="1" slack="3"/>
<pin id="1284" dir="0" index="2" bw="7" slack="1"/>
<pin id="1285" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="A/28 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="zext_ln28_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="8" slack="0"/>
<pin id="1289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/28 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="t1_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="29" slack="0"/>
<pin id="1296" dir="0" index="1" bw="30" slack="0"/>
<pin id="1297" dir="0" index="2" bw="1" slack="0"/>
<pin id="1298" dir="0" index="3" bw="6" slack="0"/>
<pin id="1299" dir="1" index="4" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t1/29 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="zext_ln23_1_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="15" slack="2"/>
<pin id="1306" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/30 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="zext_ln29_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="22" slack="3"/>
<pin id="1309" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/30 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="sext_ln29_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="23" slack="1"/>
<pin id="1313" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/30 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="trunc_ln4_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="22" slack="0"/>
<pin id="1317" dir="0" index="1" bw="45" slack="0"/>
<pin id="1318" dir="0" index="2" bw="6" slack="0"/>
<pin id="1319" dir="0" index="3" bw="7" slack="0"/>
<pin id="1320" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/30 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="sext_ln30_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="15" slack="1"/>
<pin id="1327" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/30 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="mul_ln30_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="15" slack="0"/>
<pin id="1330" dir="0" index="1" bw="15" slack="0"/>
<pin id="1331" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30/30 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="trunc_ln5_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="14" slack="0"/>
<pin id="1336" dir="0" index="1" bw="30" slack="0"/>
<pin id="1337" dir="0" index="2" bw="6" slack="0"/>
<pin id="1338" dir="0" index="3" bw="6" slack="0"/>
<pin id="1339" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/30 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="sext_ln32_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="29" slack="2"/>
<pin id="1346" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/31 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="sext_ln32_1_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="22" slack="1"/>
<pin id="1349" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_1/31 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="add_ln32_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="29" slack="0"/>
<pin id="1352" dir="0" index="1" bw="22" slack="0"/>
<pin id="1353" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/31 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="sext_ln32_2_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="14" slack="1"/>
<pin id="1358" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_2/31 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="add_ln32_1_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="30" slack="0"/>
<pin id="1361" dir="0" index="1" bw="14" slack="0"/>
<pin id="1362" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/31 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="sext_ln32_3_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="30" slack="1"/>
<pin id="1367" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_3/32 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="zext_ln32_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="29" slack="5"/>
<pin id="1371" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/32 "/>
</bind>
</comp>

<comp id="1373" class="1004" name="result_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="29" slack="0"/>
<pin id="1375" dir="0" index="1" bw="58" slack="0"/>
<pin id="1376" dir="0" index="2" bw="6" slack="0"/>
<pin id="1377" dir="0" index="3" bw="7" slack="0"/>
<pin id="1378" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result/33 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="tmp_8_i_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="16" slack="0"/>
<pin id="1385" dir="0" index="1" bw="58" slack="0"/>
<pin id="1386" dir="0" index="2" bw="7" slack="0"/>
<pin id="1387" dir="0" index="3" bw="7" slack="0"/>
<pin id="1388" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8_i/33 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="tmp_9_i_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="13" slack="0"/>
<pin id="1395" dir="0" index="1" bw="58" slack="0"/>
<pin id="1396" dir="0" index="2" bw="6" slack="0"/>
<pin id="1397" dir="0" index="3" bw="7" slack="0"/>
<pin id="1398" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9_i/33 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="out_bits_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="32" slack="0"/>
<pin id="1405" dir="0" index="1" bw="16" slack="1"/>
<pin id="1406" dir="0" index="2" bw="16" slack="0"/>
<pin id="1407" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_bits/34 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="out_bits_2_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="32" slack="0"/>
<pin id="1412" dir="0" index="1" bw="13" slack="1"/>
<pin id="1413" dir="0" index="2" bw="19" slack="0"/>
<pin id="1414" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_bits_2/34 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="tmp_1_i_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="32" slack="0"/>
<pin id="1419" dir="0" index="1" bw="32" slack="0"/>
<pin id="1420" dir="0" index="2" bw="6" slack="0"/>
<pin id="1421" dir="0" index="3" bw="1" slack="0"/>
<pin id="1422" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1_i/34 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="c_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="32" slack="0"/>
<pin id="1429" dir="0" index="1" bw="32" slack="0"/>
<pin id="1430" dir="0" index="2" bw="1" slack="0"/>
<pin id="1431" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="c/34 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="tmp_10_i_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="32" slack="0"/>
<pin id="1437" dir="0" index="1" bw="32" slack="0"/>
<pin id="1438" dir="0" index="2" bw="6" slack="0"/>
<pin id="1439" dir="0" index="3" bw="1" slack="0"/>
<pin id="1440" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10_i/34 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="c_1_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="32" slack="0"/>
<pin id="1447" dir="0" index="1" bw="32" slack="0"/>
<pin id="1448" dir="0" index="2" bw="1" slack="0"/>
<pin id="1449" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="c_1/34 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="zext_ln291_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="29" slack="1"/>
<pin id="1455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291/34 "/>
</bind>
</comp>

<comp id="1456" class="1004" name="shl_ln291_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="29" slack="0"/>
<pin id="1458" dir="0" index="1" bw="32" slack="0"/>
<pin id="1459" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln291/34 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="in_shift_1_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="32" slack="0"/>
<pin id="1464" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in_shift_1/34 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="icmp_ln292_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="32" slack="0"/>
<pin id="1468" dir="0" index="1" bw="32" slack="0"/>
<pin id="1469" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln292/34 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="shift_1_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="32" slack="0"/>
<pin id="1474" dir="0" index="1" bw="6" slack="0"/>
<pin id="1475" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_1/34 "/>
</bind>
</comp>

<comp id="1478" class="1004" name="icmp_ln306_fu_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="29" slack="1"/>
<pin id="1480" dir="0" index="1" bw="29" slack="0"/>
<pin id="1481" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306/34 "/>
</bind>
</comp>

<comp id="1483" class="1004" name="Ex_2_fu_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="1" slack="10"/>
<pin id="1485" dir="0" index="1" bw="8" slack="9"/>
<pin id="1486" dir="0" index="2" bw="8" slack="0"/>
<pin id="1487" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ex_2/35 "/>
</bind>
</comp>

<comp id="1489" class="1004" name="sext_ln252_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="8" slack="0"/>
<pin id="1491" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln252/35 "/>
</bind>
</comp>

<comp id="1493" class="1004" name="zext_ln291_1_fu_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="28" slack="1"/>
<pin id="1495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291_1/35 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="shl_ln291_1_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="28" slack="0"/>
<pin id="1498" dir="0" index="1" bw="32" slack="1"/>
<pin id="1499" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln291_1/35 "/>
</bind>
</comp>

<comp id="1501" class="1004" name="shift_2_fu_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="1" slack="1"/>
<pin id="1503" dir="0" index="1" bw="32" slack="1"/>
<pin id="1504" dir="0" index="2" bw="32" slack="1"/>
<pin id="1505" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_2/35 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="add_ln300_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="8" slack="0"/>
<pin id="1508" dir="0" index="1" bw="8" slack="0"/>
<pin id="1509" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln300/35 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="sext_ln300_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="9" slack="0"/>
<pin id="1514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln300/35 "/>
</bind>
</comp>

<comp id="1516" class="1004" name="newexp_fu_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="9" slack="0"/>
<pin id="1518" dir="0" index="1" bw="32" slack="0"/>
<pin id="1519" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/35 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="tmp_17_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="1" slack="0"/>
<pin id="1524" dir="0" index="1" bw="32" slack="0"/>
<pin id="1525" dir="0" index="2" bw="6" slack="0"/>
<pin id="1526" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/35 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="or_ln306_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="1" slack="0"/>
<pin id="1532" dir="0" index="1" bw="1" slack="1"/>
<pin id="1533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln306/35 "/>
</bind>
</comp>

<comp id="1535" class="1004" name="empty_fu_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="32" slack="0"/>
<pin id="1537" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/35 "/>
</bind>
</comp>

<comp id="1539" class="1004" name="tmp_5_fu_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="23" slack="0"/>
<pin id="1541" dir="0" index="1" bw="32" slack="0"/>
<pin id="1542" dir="0" index="2" bw="4" slack="0"/>
<pin id="1543" dir="0" index="3" bw="6" slack="0"/>
<pin id="1544" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/35 "/>
</bind>
</comp>

<comp id="1549" class="1004" name="tmp_7_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="23" slack="0"/>
<pin id="1551" dir="0" index="1" bw="32" slack="1"/>
<pin id="1552" dir="0" index="2" bw="4" slack="0"/>
<pin id="1553" dir="0" index="3" bw="6" slack="0"/>
<pin id="1554" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/35 "/>
</bind>
</comp>

<comp id="1558" class="1004" name="empty_37_fu_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="1" slack="1"/>
<pin id="1560" dir="0" index="1" bw="23" slack="0"/>
<pin id="1561" dir="0" index="2" bw="23" slack="0"/>
<pin id="1562" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_37/35 "/>
</bind>
</comp>

<comp id="1565" class="1004" name="select_ln282_fu_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="1" slack="10"/>
<pin id="1567" dir="0" index="1" bw="8" slack="0"/>
<pin id="1568" dir="0" index="2" bw="8" slack="0"/>
<pin id="1569" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln282/35 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="or_ln282_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="1" slack="10"/>
<pin id="1574" dir="0" index="1" bw="1" slack="0"/>
<pin id="1575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln282/35 "/>
</bind>
</comp>

<comp id="1577" class="1004" name="results_exp_fu_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="1" slack="0"/>
<pin id="1579" dir="0" index="1" bw="8" slack="0"/>
<pin id="1580" dir="0" index="2" bw="8" slack="0"/>
<pin id="1581" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_exp/35 "/>
</bind>
</comp>

<comp id="1585" class="1004" name="select_ln282_2_fu_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="1" slack="10"/>
<pin id="1587" dir="0" index="1" bw="23" slack="0"/>
<pin id="1588" dir="0" index="2" bw="23" slack="0"/>
<pin id="1589" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln282_2/35 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="results_sig_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="1" slack="0"/>
<pin id="1594" dir="0" index="1" bw="23" slack="0"/>
<pin id="1595" dir="0" index="2" bw="23" slack="0"/>
<pin id="1596" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sig/35 "/>
</bind>
</comp>

<comp id="1600" class="1004" name="results_exp_1_fu_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="1" slack="10"/>
<pin id="1602" dir="0" index="1" bw="8" slack="0"/>
<pin id="1603" dir="0" index="2" bw="8" slack="0"/>
<pin id="1604" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_exp_1/35 "/>
</bind>
</comp>

<comp id="1607" class="1004" name="results_sig_1_fu_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="1" slack="10"/>
<pin id="1609" dir="0" index="1" bw="23" slack="0"/>
<pin id="1610" dir="0" index="2" bw="23" slack="0"/>
<pin id="1611" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sig_1/35 "/>
</bind>
</comp>

<comp id="1614" class="1004" name="t_2_fu_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="32" slack="0"/>
<pin id="1616" dir="0" index="1" bw="1" slack="10"/>
<pin id="1617" dir="0" index="2" bw="8" slack="0"/>
<pin id="1618" dir="0" index="3" bw="23" slack="0"/>
<pin id="1619" dir="1" index="4" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_2/35 "/>
</bind>
</comp>

<comp id="1623" class="1004" name="bitcast_ln327_fu_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="32" slack="13"/>
<pin id="1625" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln327/48 "/>
</bind>
</comp>

<comp id="1627" class="1004" name="data_fu_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="32" slack="1"/>
<pin id="1629" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/68 "/>
</bind>
</comp>

<comp id="1630" class="1004" name="xs_sign_fu_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="1" slack="0"/>
<pin id="1632" dir="0" index="1" bw="32" slack="0"/>
<pin id="1633" dir="0" index="2" bw="6" slack="0"/>
<pin id="1634" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign/68 "/>
</bind>
</comp>

<comp id="1638" class="1004" name="xs_exp_fu_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="8" slack="0"/>
<pin id="1640" dir="0" index="1" bw="32" slack="0"/>
<pin id="1641" dir="0" index="2" bw="6" slack="0"/>
<pin id="1642" dir="0" index="3" bw="6" slack="0"/>
<pin id="1643" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp/68 "/>
</bind>
</comp>

<comp id="1648" class="1004" name="trunc_ln342_fu_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="32" slack="0"/>
<pin id="1650" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln342/68 "/>
</bind>
</comp>

<comp id="1652" class="1004" name="zext_ln317_fu_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="8" slack="0"/>
<pin id="1654" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln317/68 "/>
</bind>
</comp>

<comp id="1656" class="1004" name="add_ln317_fu_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="8" slack="0"/>
<pin id="1658" dir="0" index="1" bw="8" slack="0"/>
<pin id="1659" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln317/68 "/>
</bind>
</comp>

<comp id="1662" class="1004" name="tmp_19_fu_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="1" slack="0"/>
<pin id="1664" dir="0" index="1" bw="9" slack="0"/>
<pin id="1665" dir="0" index="2" bw="5" slack="0"/>
<pin id="1666" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/68 "/>
</bind>
</comp>

<comp id="1670" class="1004" name="sub_ln18_fu_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="8" slack="0"/>
<pin id="1672" dir="0" index="1" bw="8" slack="0"/>
<pin id="1673" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/68 "/>
</bind>
</comp>

<comp id="1676" class="1004" name="sext_ln18_fu_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="8" slack="0"/>
<pin id="1678" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/68 "/>
</bind>
</comp>

<comp id="1680" class="1004" name="select_ln18_fu_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="1" slack="0"/>
<pin id="1682" dir="0" index="1" bw="9" slack="0"/>
<pin id="1683" dir="0" index="2" bw="9" slack="0"/>
<pin id="1684" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/68 "/>
</bind>
</comp>

<comp id="1688" class="1004" name="mantissa_fu_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="25" slack="0"/>
<pin id="1690" dir="0" index="1" bw="1" slack="0"/>
<pin id="1691" dir="0" index="2" bw="23" slack="1"/>
<pin id="1692" dir="0" index="3" bw="1" slack="0"/>
<pin id="1693" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/69 "/>
</bind>
</comp>

<comp id="1697" class="1004" name="zext_ln15_fu_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="25" slack="0"/>
<pin id="1699" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/69 "/>
</bind>
</comp>

<comp id="1701" class="1004" name="sext_ln18_1_fu_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="9" slack="1"/>
<pin id="1703" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_1/69 "/>
</bind>
</comp>

<comp id="1704" class="1004" name="zext_ln18_fu_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="9" slack="0"/>
<pin id="1706" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/69 "/>
</bind>
</comp>

<comp id="1708" class="1004" name="lshr_ln18_fu_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="25" slack="0"/>
<pin id="1710" dir="0" index="1" bw="32" slack="0"/>
<pin id="1711" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18/69 "/>
</bind>
</comp>

<comp id="1714" class="1004" name="shl_ln18_fu_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="25" slack="0"/>
<pin id="1716" dir="0" index="1" bw="32" slack="0"/>
<pin id="1717" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18/69 "/>
</bind>
</comp>

<comp id="1720" class="1004" name="tmp_8_fu_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="32" slack="0"/>
<pin id="1722" dir="0" index="1" bw="79" slack="0"/>
<pin id="1723" dir="0" index="2" bw="6" slack="0"/>
<pin id="1724" dir="0" index="3" bw="7" slack="0"/>
<pin id="1725" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/69 "/>
</bind>
</comp>

<comp id="1730" class="1004" name="tmp_9_fu_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="32" slack="0"/>
<pin id="1732" dir="0" index="1" bw="79" slack="0"/>
<pin id="1733" dir="0" index="2" bw="6" slack="0"/>
<pin id="1734" dir="0" index="3" bw="7" slack="0"/>
<pin id="1735" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/69 "/>
</bind>
</comp>

<comp id="1740" class="1004" name="val_fu_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="1" slack="1"/>
<pin id="1742" dir="0" index="1" bw="32" slack="0"/>
<pin id="1743" dir="0" index="2" bw="32" slack="0"/>
<pin id="1744" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/69 "/>
</bind>
</comp>

<comp id="1747" class="1004" name="result_4_fu_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="1" slack="0"/>
<pin id="1749" dir="0" index="1" bw="32" slack="1"/>
<pin id="1750" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_4/70 "/>
</bind>
</comp>

<comp id="1752" class="1004" name="result_5_fu_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="1" slack="2"/>
<pin id="1754" dir="0" index="1" bw="32" slack="0"/>
<pin id="1755" dir="0" index="2" bw="32" slack="1"/>
<pin id="1756" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_5/70 "/>
</bind>
</comp>

<comp id="1758" class="1004" name="trunc_ln58_fu_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="32" slack="0"/>
<pin id="1760" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58/70 "/>
</bind>
</comp>

<comp id="1762" class="1004" name="tmp_20_fu_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="1" slack="0"/>
<pin id="1764" dir="0" index="1" bw="32" slack="0"/>
<pin id="1765" dir="0" index="2" bw="6" slack="0"/>
<pin id="1766" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/70 "/>
</bind>
</comp>

<comp id="1770" class="1004" name="spike_time_1_fu_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="1" slack="0"/>
<pin id="1772" dir="0" index="1" bw="31" slack="0"/>
<pin id="1773" dir="0" index="2" bw="31" slack="0"/>
<pin id="1774" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="spike_time_1/70 "/>
</bind>
</comp>

<comp id="1778" class="1004" name="trunc_ln104_fu_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="31" slack="0"/>
<pin id="1780" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln104/70 "/>
</bind>
</comp>

<comp id="1782" class="1004" name="icmp_ln106_fu_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="31" slack="0"/>
<pin id="1784" dir="0" index="1" bw="31" slack="0"/>
<pin id="1785" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/70 "/>
</bind>
</comp>

<comp id="1788" class="1004" name="spike_time_2_fu_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="1" slack="1"/>
<pin id="1790" dir="0" index="1" bw="5" slack="0"/>
<pin id="1791" dir="0" index="2" bw="5" slack="1"/>
<pin id="1792" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="spike_time_2/71 "/>
</bind>
</comp>

<comp id="1794" class="1004" name="zext_ln108_1_fu_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="5" slack="2"/>
<pin id="1796" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108_1/73 "/>
</bind>
</comp>

<comp id="1797" class="1004" name="mul_ln108_fu_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="5" slack="0"/>
<pin id="1799" dir="0" index="1" bw="11" slack="0"/>
<pin id="1800" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln108/73 "/>
</bind>
</comp>

<comp id="1803" class="1004" name="zext_ln90_fu_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="10" slack="72"/>
<pin id="1805" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/74 "/>
</bind>
</comp>

<comp id="1806" class="1004" name="zext_ln108_2_fu_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="15" slack="1"/>
<pin id="1808" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108_2/74 "/>
</bind>
</comp>

<comp id="1809" class="1004" name="add_ln108_fu_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="15" slack="0"/>
<pin id="1811" dir="0" index="1" bw="64" slack="73"/>
<pin id="1812" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/74 "/>
</bind>
</comp>

<comp id="1814" class="1004" name="add_ln108_1_fu_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="64" slack="0"/>
<pin id="1816" dir="0" index="1" bw="10" slack="0"/>
<pin id="1817" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_1/74 "/>
</bind>
</comp>

<comp id="1820" class="1004" name="trunc_ln108_fu_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="64" slack="0"/>
<pin id="1822" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln108/74 "/>
</bind>
</comp>

<comp id="1824" class="1004" name="zext_ln108_fu_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="2" slack="0"/>
<pin id="1826" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/74 "/>
</bind>
</comp>

<comp id="1828" class="1004" name="shl_ln108_fu_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="1" slack="0"/>
<pin id="1830" dir="0" index="1" bw="2" slack="0"/>
<pin id="1831" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln108/74 "/>
</bind>
</comp>

<comp id="1834" class="1004" name="trunc_ln108_1_fu_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="62" slack="0"/>
<pin id="1836" dir="0" index="1" bw="64" slack="0"/>
<pin id="1837" dir="0" index="2" bw="3" slack="0"/>
<pin id="1838" dir="0" index="3" bw="7" slack="0"/>
<pin id="1839" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln108_1/74 "/>
</bind>
</comp>

<comp id="1844" class="1004" name="sext_ln108_fu_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="62" slack="0"/>
<pin id="1846" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108/74 "/>
</bind>
</comp>

<comp id="1848" class="1004" name="gmem_addr_1_fu_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="64" slack="0"/>
<pin id="1850" dir="0" index="1" bw="64" slack="0"/>
<pin id="1851" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/74 "/>
</bind>
</comp>

<comp id="1854" class="1004" name="shl_ln108_1_fu_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="5" slack="0"/>
<pin id="1856" dir="0" index="1" bw="2" slack="2"/>
<pin id="1857" dir="0" index="2" bw="1" slack="0"/>
<pin id="1858" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln108_1/76 "/>
</bind>
</comp>

<comp id="1861" class="1004" name="zext_ln108_3_fu_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="5" slack="0"/>
<pin id="1863" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108_3/76 "/>
</bind>
</comp>

<comp id="1865" class="1004" name="shl_ln108_2_fu_1865">
<pin_list>
<pin id="1866" dir="0" index="0" bw="1" slack="0"/>
<pin id="1867" dir="0" index="1" bw="5" slack="0"/>
<pin id="1868" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln108_2/76 "/>
</bind>
</comp>

<comp id="1871" class="1004" name="zext_ln108_4_fu_1871">
<pin_list>
<pin id="1872" dir="0" index="0" bw="25" slack="1"/>
<pin id="1873" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108_4/77 "/>
</bind>
</comp>

<comp id="1875" class="1005" name="i_reg_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="10" slack="0"/>
<pin id="1877" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1882" class="1005" name="or_i10_i12_reg_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="32" slack="0"/>
<pin id="1884" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="or_i10_i12 "/>
</bind>
</comp>

<comp id="1889" class="1005" name="spikes_read_reg_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="64" slack="73"/>
<pin id="1891" dir="1" index="1" bw="64" slack="73"/>
</pin_list>
<bind>
<opset="spikes_read "/>
</bind>
</comp>

<comp id="1894" class="1005" name="sext_ln90_cast_reg_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="64" slack="2"/>
<pin id="1896" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln90_cast "/>
</bind>
</comp>

<comp id="1899" class="1005" name="i_1_reg_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="10" slack="72"/>
<pin id="1901" dir="1" index="1" bw="10" slack="72"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1904" class="1005" name="icmp_ln90_reg_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="1" slack="1"/>
<pin id="1906" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="1908" class="1005" name="lshr_ln_reg_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="31" slack="1"/>
<pin id="1910" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="1913" class="1005" name="xor_ln18_reg_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="1" slack="1"/>
<pin id="1915" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln18 "/>
</bind>
</comp>

<comp id="1919" class="1005" name="tmp_4_reg_1919">
<pin_list>
<pin id="1920" dir="0" index="0" bw="30" slack="2"/>
<pin id="1921" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1924" class="1005" name="xor_ln18_1_reg_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="1" slack="2"/>
<pin id="1926" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln18_1 "/>
</bind>
</comp>

<comp id="1929" class="1005" name="gmem_addr_read_reg_1929">
<pin_list>
<pin id="1930" dir="0" index="0" bw="32" slack="1"/>
<pin id="1931" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1934" class="1005" name="or_ln_reg_1934">
<pin_list>
<pin id="1935" dir="0" index="0" bw="32" slack="1"/>
<pin id="1936" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1939" class="1005" name="intensity_reg_1939">
<pin_list>
<pin id="1940" dir="0" index="0" bw="32" slack="1"/>
<pin id="1941" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="intensity "/>
</bind>
</comp>

<comp id="1944" class="1005" name="or_ln18_1_reg_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="32" slack="1"/>
<pin id="1946" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln18_1 "/>
</bind>
</comp>

<comp id="1949" class="1005" name="sub_reg_1949">
<pin_list>
<pin id="1950" dir="0" index="0" bw="32" slack="1"/>
<pin id="1951" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="1954" class="1005" name="conv_i_i_reg_1954">
<pin_list>
<pin id="1955" dir="0" index="0" bw="32" slack="1"/>
<pin id="1956" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_i_i "/>
</bind>
</comp>

<comp id="1959" class="1005" name="conv_i11_i_reg_1959">
<pin_list>
<pin id="1960" dir="0" index="0" bw="32" slack="1"/>
<pin id="1961" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_i11_i "/>
</bind>
</comp>

<comp id="1964" class="1005" name="mu_reg_1964">
<pin_list>
<pin id="1965" dir="0" index="0" bw="32" slack="44"/>
<pin id="1966" dir="1" index="1" bw="32" slack="44"/>
</pin_list>
<bind>
<opset="mu "/>
</bind>
</comp>

<comp id="1969" class="1005" name="u1_reg_1969">
<pin_list>
<pin id="1970" dir="0" index="0" bw="32" slack="1"/>
<pin id="1971" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u1 "/>
</bind>
</comp>

<comp id="1976" class="1005" name="u2_reg_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="32" slack="1"/>
<pin id="1978" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u2 "/>
</bind>
</comp>

<comp id="1981" class="1005" name="u1_1_reg_1981">
<pin_list>
<pin id="1982" dir="0" index="0" bw="32" slack="1"/>
<pin id="1983" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u1_1 "/>
</bind>
</comp>

<comp id="1986" class="1005" name="x_assign_reg_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="32" slack="1"/>
<pin id="1988" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="1991" class="1005" name="din_sign_reg_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="1" slack="7"/>
<pin id="1993" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="din_sign "/>
</bind>
</comp>

<comp id="1996" class="1005" name="din_exp_reg_1996">
<pin_list>
<pin id="1997" dir="0" index="0" bw="8" slack="7"/>
<pin id="1998" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="din_exp "/>
</bind>
</comp>

<comp id="2003" class="1005" name="din_sig_reg_2003">
<pin_list>
<pin id="2004" dir="0" index="0" bw="23" slack="2"/>
<pin id="2005" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="din_sig "/>
</bind>
</comp>

<comp id="2009" class="1005" name="closepath_reg_2009">
<pin_list>
<pin id="2010" dir="0" index="0" bw="1" slack="6"/>
<pin id="2011" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="closepath "/>
</bind>
</comp>

<comp id="2015" class="1005" name="ref_4oPi_table_100_addr_reg_2015">
<pin_list>
<pin id="2016" dir="0" index="0" bw="4" slack="1"/>
<pin id="2017" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ref_4oPi_table_100_addr "/>
</bind>
</comp>

<comp id="2020" class="1005" name="trunc_ln379_reg_2020">
<pin_list>
<pin id="2021" dir="0" index="0" bw="4" slack="1"/>
<pin id="2022" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln379 "/>
</bind>
</comp>

<comp id="2025" class="1005" name="Med_reg_2025">
<pin_list>
<pin id="2026" dir="0" index="0" bw="80" slack="1"/>
<pin id="2027" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="Med "/>
</bind>
</comp>

<comp id="2030" class="1005" name="zext_ln468_reg_2030">
<pin_list>
<pin id="2031" dir="0" index="0" bw="80" slack="1"/>
<pin id="2032" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln468 "/>
</bind>
</comp>

<comp id="2035" class="1005" name="icmp_ln271_1_reg_2035">
<pin_list>
<pin id="2036" dir="0" index="0" bw="1" slack="5"/>
<pin id="2037" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln271_1 "/>
</bind>
</comp>

<comp id="2041" class="1005" name="Mx_bits_reg_2041">
<pin_list>
<pin id="2042" dir="0" index="0" bw="58" slack="1"/>
<pin id="2043" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="Mx_bits "/>
</bind>
</comp>

<comp id="2047" class="1005" name="k_reg_2047">
<pin_list>
<pin id="2048" dir="0" index="0" bw="3" slack="1"/>
<pin id="2049" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="2052" class="1005" name="Mx_bits_2_reg_2052">
<pin_list>
<pin id="2053" dir="0" index="0" bw="58" slack="1"/>
<pin id="2054" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="Mx_bits_2 "/>
</bind>
</comp>

<comp id="2057" class="1005" name="Mx_zeros_reg_2057">
<pin_list>
<pin id="2058" dir="0" index="0" bw="6" slack="1"/>
<pin id="2059" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Mx_zeros "/>
</bind>
</comp>

<comp id="2063" class="1005" name="sin_basis_reg_2063">
<pin_list>
<pin id="2064" dir="0" index="0" bw="1" slack="2"/>
<pin id="2065" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sin_basis "/>
</bind>
</comp>

<comp id="2070" class="1005" name="and_ln271_reg_2070">
<pin_list>
<pin id="2071" dir="0" index="0" bw="1" slack="9"/>
<pin id="2072" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="and_ln271 "/>
</bind>
</comp>

<comp id="2076" class="1005" name="icmp_ln282_reg_2076">
<pin_list>
<pin id="2077" dir="0" index="0" bw="1" slack="10"/>
<pin id="2078" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="icmp_ln282 "/>
</bind>
</comp>

<comp id="2083" class="1005" name="results_sign_2_reg_2083">
<pin_list>
<pin id="2084" dir="0" index="0" bw="1" slack="10"/>
<pin id="2085" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="results_sign_2 "/>
</bind>
</comp>

<comp id="2088" class="1005" name="Mx_reg_2088">
<pin_list>
<pin id="2089" dir="0" index="0" bw="29" slack="1"/>
<pin id="2090" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="Mx "/>
</bind>
</comp>

<comp id="2094" class="1005" name="Ex_1_reg_2094">
<pin_list>
<pin id="2095" dir="0" index="0" bw="8" slack="1"/>
<pin id="2096" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Ex_1 "/>
</bind>
</comp>

<comp id="2100" class="1005" name="tmp_16_reg_2100">
<pin_list>
<pin id="2101" dir="0" index="0" bw="1" slack="1"/>
<pin id="2102" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="2106" class="1005" name="sub_ln506_reg_2106">
<pin_list>
<pin id="2107" dir="0" index="0" bw="8" slack="1"/>
<pin id="2108" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln506 "/>
</bind>
</comp>

<comp id="2111" class="1005" name="tmp_reg_2111">
<pin_list>
<pin id="2112" dir="0" index="0" bw="32" slack="1"/>
<pin id="2113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="2116" class="1005" name="B_reg_2116">
<pin_list>
<pin id="2117" dir="0" index="0" bw="22" slack="3"/>
<pin id="2118" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="2121" class="1005" name="Mx_1_reg_2121">
<pin_list>
<pin id="2122" dir="0" index="0" bw="29" slack="5"/>
<pin id="2123" dir="1" index="1" bw="29" slack="5"/>
</pin_list>
<bind>
<opset="Mx_1 "/>
</bind>
</comp>

<comp id="2126" class="1005" name="tmp_7_i_reg_2126">
<pin_list>
<pin id="2127" dir="0" index="0" bw="7" slack="1"/>
<pin id="2128" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i "/>
</bind>
</comp>

<comp id="2131" class="1005" name="B_trunc_reg_2131">
<pin_list>
<pin id="2132" dir="0" index="0" bw="15" slack="1"/>
<pin id="2133" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="B_trunc "/>
</bind>
</comp>

<comp id="2136" class="1005" name="B_squared_reg_2136">
<pin_list>
<pin id="2137" dir="0" index="0" bw="15" slack="2"/>
<pin id="2138" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="B_squared "/>
</bind>
</comp>

<comp id="2141" class="1005" name="second_order_float_sin_cos_K0_addr_reg_2141">
<pin_list>
<pin id="2142" dir="0" index="0" bw="8" slack="1"/>
<pin id="2143" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_cos_K0_addr "/>
</bind>
</comp>

<comp id="2146" class="1005" name="second_order_float_sin_cos_K1_addr_reg_2146">
<pin_list>
<pin id="2147" dir="0" index="0" bw="8" slack="1"/>
<pin id="2148" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_cos_K1_addr "/>
</bind>
</comp>

<comp id="2151" class="1005" name="second_order_float_sin_cos_K2_addr_reg_2151">
<pin_list>
<pin id="2152" dir="0" index="0" bw="8" slack="1"/>
<pin id="2153" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_cos_K2_addr "/>
</bind>
</comp>

<comp id="2156" class="1005" name="t1_reg_2156">
<pin_list>
<pin id="2157" dir="0" index="0" bw="29" slack="2"/>
<pin id="2158" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="t1 "/>
</bind>
</comp>

<comp id="2161" class="1005" name="second_order_float_sin_cos_K1_load_reg_2161">
<pin_list>
<pin id="2162" dir="0" index="0" bw="23" slack="1"/>
<pin id="2163" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_cos_K1_load "/>
</bind>
</comp>

<comp id="2166" class="1005" name="second_order_float_sin_cos_K2_load_reg_2166">
<pin_list>
<pin id="2167" dir="0" index="0" bw="15" slack="1"/>
<pin id="2168" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_cos_K2_load "/>
</bind>
</comp>

<comp id="2171" class="1005" name="trunc_ln4_reg_2171">
<pin_list>
<pin id="2172" dir="0" index="0" bw="22" slack="1"/>
<pin id="2173" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="2176" class="1005" name="trunc_ln5_reg_2176">
<pin_list>
<pin id="2177" dir="0" index="0" bw="14" slack="1"/>
<pin id="2178" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="2181" class="1005" name="mul_i_reg_2181">
<pin_list>
<pin id="2182" dir="0" index="0" bw="32" slack="1"/>
<pin id="2183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="2186" class="1005" name="add_ln32_1_reg_2186">
<pin_list>
<pin id="2187" dir="0" index="0" bw="30" slack="1"/>
<pin id="2188" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32_1 "/>
</bind>
</comp>

<comp id="2191" class="1005" name="sext_ln32_3_reg_2191">
<pin_list>
<pin id="2192" dir="0" index="0" bw="58" slack="1"/>
<pin id="2193" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln32_3 "/>
</bind>
</comp>

<comp id="2196" class="1005" name="zext_ln32_reg_2196">
<pin_list>
<pin id="2197" dir="0" index="0" bw="58" slack="1"/>
<pin id="2198" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln32 "/>
</bind>
</comp>

<comp id="2201" class="1005" name="result_reg_2201">
<pin_list>
<pin id="2202" dir="0" index="0" bw="29" slack="1"/>
<pin id="2203" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="2207" class="1005" name="tmp_8_i_reg_2207">
<pin_list>
<pin id="2208" dir="0" index="0" bw="16" slack="1"/>
<pin id="2209" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i "/>
</bind>
</comp>

<comp id="2212" class="1005" name="tmp_9_i_reg_2212">
<pin_list>
<pin id="2213" dir="0" index="0" bw="13" slack="1"/>
<pin id="2214" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i "/>
</bind>
</comp>

<comp id="2217" class="1005" name="c_reg_2217">
<pin_list>
<pin id="2218" dir="0" index="0" bw="32" slack="1"/>
<pin id="2219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="2222" class="1005" name="c_1_reg_2222">
<pin_list>
<pin id="2223" dir="0" index="0" bw="32" slack="1"/>
<pin id="2224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="2227" class="1005" name="shl_ln291_reg_2227">
<pin_list>
<pin id="2228" dir="0" index="0" bw="32" slack="1"/>
<pin id="2229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln291 "/>
</bind>
</comp>

<comp id="2232" class="1005" name="in_shift_1_reg_2232">
<pin_list>
<pin id="2233" dir="0" index="0" bw="28" slack="1"/>
<pin id="2234" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="in_shift_1 "/>
</bind>
</comp>

<comp id="2237" class="1005" name="icmp_ln292_reg_2237">
<pin_list>
<pin id="2238" dir="0" index="0" bw="1" slack="1"/>
<pin id="2239" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln292 "/>
</bind>
</comp>

<comp id="2243" class="1005" name="shift_1_reg_2243">
<pin_list>
<pin id="2244" dir="0" index="0" bw="32" slack="1"/>
<pin id="2245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_1 "/>
</bind>
</comp>

<comp id="2248" class="1005" name="icmp_ln306_reg_2248">
<pin_list>
<pin id="2249" dir="0" index="0" bw="1" slack="1"/>
<pin id="2250" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln306 "/>
</bind>
</comp>

<comp id="2253" class="1005" name="t_2_reg_2253">
<pin_list>
<pin id="2254" dir="0" index="0" bw="32" slack="13"/>
<pin id="2255" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="t_2 "/>
</bind>
</comp>

<comp id="2258" class="1005" name="tmp_1_reg_2258">
<pin_list>
<pin id="2259" dir="0" index="0" bw="32" slack="1"/>
<pin id="2260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="2263" class="1005" name="bitcast_ln327_reg_2263">
<pin_list>
<pin id="2264" dir="0" index="0" bw="32" slack="1"/>
<pin id="2265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln327 "/>
</bind>
</comp>

<comp id="2268" class="1005" name="z0_reg_2268">
<pin_list>
<pin id="2269" dir="0" index="0" bw="32" slack="1"/>
<pin id="2270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z0 "/>
</bind>
</comp>

<comp id="2273" class="1005" name="noise_reg_2273">
<pin_list>
<pin id="2274" dir="0" index="0" bw="32" slack="1"/>
<pin id="2275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="noise "/>
</bind>
</comp>

<comp id="2278" class="1005" name="latency_float_reg_2278">
<pin_list>
<pin id="2279" dir="0" index="0" bw="32" slack="3"/>
<pin id="2280" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="latency_float "/>
</bind>
</comp>

<comp id="2283" class="1005" name="dc_reg_2283">
<pin_list>
<pin id="2284" dir="0" index="0" bw="32" slack="1"/>
<pin id="2285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="2288" class="1005" name="xs_sign_reg_2288">
<pin_list>
<pin id="2289" dir="0" index="0" bw="1" slack="2"/>
<pin id="2290" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="xs_sign "/>
</bind>
</comp>

<comp id="2293" class="1005" name="trunc_ln342_reg_2293">
<pin_list>
<pin id="2294" dir="0" index="0" bw="23" slack="1"/>
<pin id="2295" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln342 "/>
</bind>
</comp>

<comp id="2298" class="1005" name="tmp_19_reg_2298">
<pin_list>
<pin id="2299" dir="0" index="0" bw="1" slack="1"/>
<pin id="2300" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="2303" class="1005" name="select_ln18_reg_2303">
<pin_list>
<pin id="2304" dir="0" index="0" bw="9" slack="1"/>
<pin id="2305" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18 "/>
</bind>
</comp>

<comp id="2308" class="1005" name="val_reg_2308">
<pin_list>
<pin id="2309" dir="0" index="0" bw="32" slack="1"/>
<pin id="2310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="2314" class="1005" name="trunc_ln104_reg_2314">
<pin_list>
<pin id="2315" dir="0" index="0" bw="5" slack="1"/>
<pin id="2316" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln104 "/>
</bind>
</comp>

<comp id="2319" class="1005" name="icmp_ln106_reg_2319">
<pin_list>
<pin id="2320" dir="0" index="0" bw="1" slack="1"/>
<pin id="2321" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln106 "/>
</bind>
</comp>

<comp id="2324" class="1005" name="spike_time_2_reg_2324">
<pin_list>
<pin id="2325" dir="0" index="0" bw="5" slack="2"/>
<pin id="2326" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="spike_time_2 "/>
</bind>
</comp>

<comp id="2329" class="1005" name="mul_ln108_reg_2329">
<pin_list>
<pin id="2330" dir="0" index="0" bw="15" slack="1"/>
<pin id="2331" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln108 "/>
</bind>
</comp>

<comp id="2334" class="1005" name="trunc_ln108_reg_2334">
<pin_list>
<pin id="2335" dir="0" index="0" bw="2" slack="2"/>
<pin id="2336" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln108 "/>
</bind>
</comp>

<comp id="2339" class="1005" name="shl_ln108_reg_2339">
<pin_list>
<pin id="2340" dir="0" index="0" bw="4" slack="3"/>
<pin id="2341" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="shl_ln108 "/>
</bind>
</comp>

<comp id="2344" class="1005" name="gmem_addr_1_reg_2344">
<pin_list>
<pin id="2345" dir="0" index="0" bw="32" slack="2"/>
<pin id="2346" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="2350" class="1005" name="shl_ln108_2_reg_2350">
<pin_list>
<pin id="2351" dir="0" index="0" bw="25" slack="1"/>
<pin id="2352" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln108_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="335"><net_src comp="16" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="16" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="18" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="6" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="20" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="4" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="22" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="0" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="68" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="306" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="308" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="376"><net_src comp="310" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="312" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="383"><net_src comp="8" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="106" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="378" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="396"><net_src comp="10" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="106" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="403"><net_src comp="391" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="409"><net_src comp="12" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="106" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="416"><net_src comp="404" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="422"><net_src comp="14" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="106" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="429"><net_src comp="417" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="72" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="274" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="76" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="78" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="446"><net_src comp="78" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="92" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="448"><net_src comp="222" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="453"><net_src comp="272" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="461"><net_src comp="80" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="238" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="94" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="487"><net_src comp="346" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="352" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="488" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="501"><net_src comp="42" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="509"><net_src comp="502" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="46" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="502" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="48" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="523"><net_src comp="517" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="50" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="517" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="52" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="537"><net_src comp="50" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="517" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="54" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="545"><net_src comp="50" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="517" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="56" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="554"><net_src comp="58" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="517" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="556"><net_src comp="16" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="557"><net_src comp="60" pin="0"/><net_sink comp="548" pin=3"/></net>

<net id="562"><net_src comp="532" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="540" pin="3"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="558" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="524" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="520" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="581"><net_src comp="50" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="517" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="62" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="589"><net_src comp="50" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="517" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="16" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="597"><net_src comp="50" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="517" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="64" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="606"><net_src comp="66" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="517" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="54" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="609"><net_src comp="60" pin="0"/><net_sink comp="600" pin=3"/></net>

<net id="614"><net_src comp="524" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="576" pin="3"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="584" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="592" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="616" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="610" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="511" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="637"><net_src comp="2" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="633" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="644"><net_src comp="70" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="639" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="649"><net_src comp="646" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="656"><net_src comp="74" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="650" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="662"><net_src comp="650" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="672"><net_src comp="82" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="663" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="674"><net_src comp="84" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="675"><net_src comp="86" pin="0"/><net_sink comp="666" pin=3"/></net>

<net id="679"><net_src comp="663" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="666" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="88" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="676" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="90" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="686" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="680" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="692" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="457" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="709"><net_src comp="698" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="80" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="719"><net_src comp="50" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="711" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="60" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="728"><net_src comp="82" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="711" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="730"><net_src comp="84" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="731"><net_src comp="86" pin="0"/><net_sink comp="722" pin=3"/></net>

<net id="735"><net_src comp="711" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="722" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="96" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="722" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="98" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="753"><net_src comp="736" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="100" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="742" pin="2"/><net_sink comp="748" pin=2"/></net>

<net id="762"><net_src comp="102" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="748" pin="3"/><net_sink comp="756" pin=1"/></net>

<net id="764"><net_src comp="62" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="765"><net_src comp="104" pin="0"/><net_sink comp="756" pin=3"/></net>

<net id="769"><net_src comp="756" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="774"><net_src comp="748" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="782"><net_src comp="385" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="775" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="790"><net_src comp="108" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="778" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="792"><net_src comp="110" pin="0"/><net_sink comp="784" pin=2"/></net>

<net id="793"><net_src comp="112" pin="0"/><net_sink comp="784" pin=3"/></net>

<net id="799"><net_src comp="114" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="116" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="794" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="810"><net_src comp="90" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="817"><net_src comp="118" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="480" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="819"><net_src comp="120" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="820"><net_src comp="122" pin="0"/><net_sink comp="811" pin=3"/></net>

<net id="827"><net_src comp="124" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="480" pin="2"/><net_sink comp="821" pin=1"/></net>

<net id="829"><net_src comp="126" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="830"><net_src comp="128" pin="0"/><net_sink comp="821" pin=3"/></net>

<net id="836"><net_src comp="130" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="840"><net_src comp="831" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="845"><net_src comp="132" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="851"><net_src comp="837" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="852"><net_src comp="841" pin="2"/><net_sink comp="846" pin=1"/></net>

<net id="859"><net_src comp="134" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="860"><net_src comp="846" pin="3"/><net_sink comp="853" pin=1"/></net>

<net id="861"><net_src comp="136" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="862"><net_src comp="138" pin="0"/><net_sink comp="853" pin=3"/></net>

<net id="868"><net_src comp="140" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="869"><net_src comp="853" pin="4"/><net_sink comp="863" pin=1"/></net>

<net id="870"><net_src comp="116" pin="0"/><net_sink comp="863" pin=2"/></net>

<net id="877"><net_src comp="142" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="863" pin="3"/><net_sink comp="871" pin=1"/></net>

<net id="879"><net_src comp="136" pin="0"/><net_sink comp="871" pin=2"/></net>

<net id="880"><net_src comp="28" pin="0"/><net_sink comp="871" pin=3"/></net>

<net id="886"><net_src comp="144" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="887"><net_src comp="116" pin="0"/><net_sink comp="881" pin=1"/></net>

<net id="888"><net_src comp="871" pin="4"/><net_sink comp="881" pin=2"/></net>

<net id="892"><net_src comp="881" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="898"><net_src comp="146" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="899"><net_src comp="889" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="900"><net_src comp="116" pin="0"/><net_sink comp="893" pin=2"/></net>

<net id="904"><net_src comp="893" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="926"><net_src comp="148" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="927"><net_src comp="130" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="928"><net_src comp="150" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="929"><net_src comp="152" pin="0"/><net_sink comp="905" pin=3"/></net>

<net id="930"><net_src comp="116" pin="0"/><net_sink comp="905" pin=4"/></net>

<net id="931"><net_src comp="154" pin="0"/><net_sink comp="905" pin=5"/></net>

<net id="932"><net_src comp="116" pin="0"/><net_sink comp="905" pin=6"/></net>

<net id="933"><net_src comp="156" pin="0"/><net_sink comp="905" pin=7"/></net>

<net id="934"><net_src comp="150" pin="0"/><net_sink comp="905" pin=8"/></net>

<net id="935"><net_src comp="158" pin="0"/><net_sink comp="905" pin=9"/></net>

<net id="936"><net_src comp="150" pin="0"/><net_sink comp="905" pin=10"/></net>

<net id="937"><net_src comp="160" pin="0"/><net_sink comp="905" pin=11"/></net>

<net id="938"><net_src comp="116" pin="0"/><net_sink comp="905" pin=12"/></net>

<net id="939"><net_src comp="162" pin="0"/><net_sink comp="905" pin=13"/></net>

<net id="940"><net_src comp="116" pin="0"/><net_sink comp="905" pin=14"/></net>

<net id="941"><net_src comp="164" pin="0"/><net_sink comp="905" pin=15"/></net>

<net id="942"><net_src comp="150" pin="0"/><net_sink comp="905" pin=16"/></net>

<net id="943"><net_src comp="166" pin="0"/><net_sink comp="905" pin=17"/></net>

<net id="944"><net_src comp="831" pin="3"/><net_sink comp="905" pin=18"/></net>

<net id="950"><net_src comp="168" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="951"><net_src comp="831" pin="3"/><net_sink comp="945" pin=2"/></net>

<net id="989"><net_src comp="170" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="990"><net_src comp="172" pin="0"/><net_sink comp="952" pin=1"/></net>

<net id="991"><net_src comp="150" pin="0"/><net_sink comp="952" pin=2"/></net>

<net id="992"><net_src comp="174" pin="0"/><net_sink comp="952" pin=3"/></net>

<net id="993"><net_src comp="150" pin="0"/><net_sink comp="952" pin=4"/></net>

<net id="994"><net_src comp="176" pin="0"/><net_sink comp="952" pin=5"/></net>

<net id="995"><net_src comp="116" pin="0"/><net_sink comp="952" pin=6"/></net>

<net id="996"><net_src comp="178" pin="0"/><net_sink comp="952" pin=7"/></net>

<net id="997"><net_src comp="150" pin="0"/><net_sink comp="952" pin=8"/></net>

<net id="998"><net_src comp="180" pin="0"/><net_sink comp="952" pin=9"/></net>

<net id="999"><net_src comp="116" pin="0"/><net_sink comp="952" pin=10"/></net>

<net id="1000"><net_src comp="182" pin="0"/><net_sink comp="952" pin=11"/></net>

<net id="1001"><net_src comp="116" pin="0"/><net_sink comp="952" pin=12"/></net>

<net id="1002"><net_src comp="184" pin="0"/><net_sink comp="952" pin=13"/></net>

<net id="1003"><net_src comp="150" pin="0"/><net_sink comp="952" pin=14"/></net>

<net id="1004"><net_src comp="186" pin="0"/><net_sink comp="952" pin=15"/></net>

<net id="1005"><net_src comp="116" pin="0"/><net_sink comp="952" pin=16"/></net>

<net id="1006"><net_src comp="188" pin="0"/><net_sink comp="952" pin=17"/></net>

<net id="1007"><net_src comp="116" pin="0"/><net_sink comp="952" pin=18"/></net>

<net id="1008"><net_src comp="190" pin="0"/><net_sink comp="952" pin=19"/></net>

<net id="1009"><net_src comp="150" pin="0"/><net_sink comp="952" pin=20"/></net>

<net id="1010"><net_src comp="192" pin="0"/><net_sink comp="952" pin=21"/></net>

<net id="1011"><net_src comp="116" pin="0"/><net_sink comp="952" pin=22"/></net>

<net id="1012"><net_src comp="194" pin="0"/><net_sink comp="952" pin=23"/></net>

<net id="1013"><net_src comp="116" pin="0"/><net_sink comp="952" pin=24"/></net>

<net id="1014"><net_src comp="196" pin="0"/><net_sink comp="952" pin=25"/></net>

<net id="1015"><net_src comp="150" pin="0"/><net_sink comp="952" pin=26"/></net>

<net id="1016"><net_src comp="198" pin="0"/><net_sink comp="952" pin=27"/></net>

<net id="1017"><net_src comp="116" pin="0"/><net_sink comp="952" pin=28"/></net>

<net id="1018"><net_src comp="200" pin="0"/><net_sink comp="952" pin=29"/></net>

<net id="1019"><net_src comp="150" pin="0"/><net_sink comp="952" pin=30"/></net>

<net id="1020"><net_src comp="202" pin="0"/><net_sink comp="952" pin=31"/></net>

<net id="1021"><net_src comp="150" pin="0"/><net_sink comp="952" pin=32"/></net>

<net id="1022"><net_src comp="166" pin="0"/><net_sink comp="952" pin=33"/></net>

<net id="1023"><net_src comp="945" pin="3"/><net_sink comp="952" pin=34"/></net>

<net id="1061"><net_src comp="170" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1062"><net_src comp="172" pin="0"/><net_sink comp="1024" pin=1"/></net>

<net id="1063"><net_src comp="150" pin="0"/><net_sink comp="1024" pin=2"/></net>

<net id="1064"><net_src comp="174" pin="0"/><net_sink comp="1024" pin=3"/></net>

<net id="1065"><net_src comp="150" pin="0"/><net_sink comp="1024" pin=4"/></net>

<net id="1066"><net_src comp="176" pin="0"/><net_sink comp="1024" pin=5"/></net>

<net id="1067"><net_src comp="150" pin="0"/><net_sink comp="1024" pin=6"/></net>

<net id="1068"><net_src comp="178" pin="0"/><net_sink comp="1024" pin=7"/></net>

<net id="1069"><net_src comp="116" pin="0"/><net_sink comp="1024" pin=8"/></net>

<net id="1070"><net_src comp="180" pin="0"/><net_sink comp="1024" pin=9"/></net>

<net id="1071"><net_src comp="116" pin="0"/><net_sink comp="1024" pin=10"/></net>

<net id="1072"><net_src comp="182" pin="0"/><net_sink comp="1024" pin=11"/></net>

<net id="1073"><net_src comp="116" pin="0"/><net_sink comp="1024" pin=12"/></net>

<net id="1074"><net_src comp="184" pin="0"/><net_sink comp="1024" pin=13"/></net>

<net id="1075"><net_src comp="116" pin="0"/><net_sink comp="1024" pin=14"/></net>

<net id="1076"><net_src comp="186" pin="0"/><net_sink comp="1024" pin=15"/></net>

<net id="1077"><net_src comp="150" pin="0"/><net_sink comp="1024" pin=16"/></net>

<net id="1078"><net_src comp="188" pin="0"/><net_sink comp="1024" pin=17"/></net>

<net id="1079"><net_src comp="150" pin="0"/><net_sink comp="1024" pin=18"/></net>

<net id="1080"><net_src comp="190" pin="0"/><net_sink comp="1024" pin=19"/></net>

<net id="1081"><net_src comp="116" pin="0"/><net_sink comp="1024" pin=20"/></net>

<net id="1082"><net_src comp="192" pin="0"/><net_sink comp="1024" pin=21"/></net>

<net id="1083"><net_src comp="116" pin="0"/><net_sink comp="1024" pin=22"/></net>

<net id="1084"><net_src comp="194" pin="0"/><net_sink comp="1024" pin=23"/></net>

<net id="1085"><net_src comp="116" pin="0"/><net_sink comp="1024" pin=24"/></net>

<net id="1086"><net_src comp="196" pin="0"/><net_sink comp="1024" pin=25"/></net>

<net id="1087"><net_src comp="116" pin="0"/><net_sink comp="1024" pin=26"/></net>

<net id="1088"><net_src comp="198" pin="0"/><net_sink comp="1024" pin=27"/></net>

<net id="1089"><net_src comp="150" pin="0"/><net_sink comp="1024" pin=28"/></net>

<net id="1090"><net_src comp="200" pin="0"/><net_sink comp="1024" pin=29"/></net>

<net id="1091"><net_src comp="150" pin="0"/><net_sink comp="1024" pin=30"/></net>

<net id="1092"><net_src comp="202" pin="0"/><net_sink comp="1024" pin=31"/></net>

<net id="1093"><net_src comp="150" pin="0"/><net_sink comp="1024" pin=32"/></net>

<net id="1094"><net_src comp="166" pin="0"/><net_sink comp="1024" pin=33"/></net>

<net id="1095"><net_src comp="945" pin="3"/><net_sink comp="1024" pin=34"/></net>

<net id="1101"><net_src comp="905" pin="19"/><net_sink comp="1096" pin=0"/></net>

<net id="1102"><net_src comp="952" pin="35"/><net_sink comp="1096" pin=1"/></net>

<net id="1103"><net_src comp="1024" pin="35"/><net_sink comp="1096" pin=2"/></net>

<net id="1108"><net_src comp="204" pin="0"/><net_sink comp="1104" pin=1"/></net>

<net id="1113"><net_src comp="1104" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1118"><net_src comp="88" pin="0"/><net_sink comp="1114" pin=1"/></net>

<net id="1123"><net_src comp="1114" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="116" pin="0"/><net_sink comp="1119" pin=1"/></net>

<net id="1129"><net_src comp="1096" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1130"><net_src comp="1119" pin="2"/><net_sink comp="1125" pin=1"/></net>

<net id="1135"><net_src comp="1104" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1140"><net_src comp="1131" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="116" pin="0"/><net_sink comp="1136" pin=1"/></net>

<net id="1146"><net_src comp="1125" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="1136" pin="2"/><net_sink comp="1142" pin=1"/></net>

<net id="1152"><net_src comp="206" pin="0"/><net_sink comp="1148" pin=1"/></net>

<net id="1158"><net_src comp="1148" pin="2"/><net_sink comp="1153" pin=1"/></net>

<net id="1159"><net_src comp="204" pin="0"/><net_sink comp="1153" pin=2"/></net>

<net id="1167"><net_src comp="1160" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1174"><net_src comp="134" pin="0"/><net_sink comp="1168" pin=0"/></net>

<net id="1175"><net_src comp="1163" pin="2"/><net_sink comp="1168" pin=1"/></net>

<net id="1176"><net_src comp="136" pin="0"/><net_sink comp="1168" pin=2"/></net>

<net id="1177"><net_src comp="138" pin="0"/><net_sink comp="1168" pin=3"/></net>

<net id="1185"><net_src comp="1153" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1186"><net_src comp="1178" pin="1"/><net_sink comp="1181" pin=1"/></net>

<net id="1192"><net_src comp="208" pin="0"/><net_sink comp="1187" pin=0"/></net>

<net id="1193"><net_src comp="1181" pin="2"/><net_sink comp="1187" pin=1"/></net>

<net id="1194"><net_src comp="104" pin="0"/><net_sink comp="1187" pin=2"/></net>

<net id="1199"><net_src comp="204" pin="0"/><net_sink comp="1195" pin=0"/></net>

<net id="1200"><net_src comp="1181" pin="2"/><net_sink comp="1195" pin=1"/></net>

<net id="1209"><net_src comp="1201" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1217"><net_src comp="1210" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1218"><net_src comp="1206" pin="1"/><net_sink comp="1213" pin=1"/></net>

<net id="1223"><net_src comp="1210" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1224"><net_src comp="1206" pin="1"/><net_sink comp="1219" pin=1"/></net>

<net id="1230"><net_src comp="1213" pin="2"/><net_sink comp="1225" pin=1"/></net>

<net id="1231"><net_src comp="1219" pin="2"/><net_sink comp="1225" pin=2"/></net>

<net id="1235"><net_src comp="1225" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1241"><net_src comp="210" pin="0"/><net_sink comp="1236" pin=2"/></net>

<net id="1248"><net_src comp="212" pin="0"/><net_sink comp="1242" pin=0"/></net>

<net id="1249"><net_src comp="1225" pin="3"/><net_sink comp="1242" pin=1"/></net>

<net id="1250"><net_src comp="214" pin="0"/><net_sink comp="1242" pin=2"/></net>

<net id="1251"><net_src comp="216" pin="0"/><net_sink comp="1242" pin=3"/></net>

<net id="1258"><net_src comp="218" pin="0"/><net_sink comp="1252" pin=0"/></net>

<net id="1259"><net_src comp="1225" pin="3"/><net_sink comp="1252" pin=1"/></net>

<net id="1260"><net_src comp="104" pin="0"/><net_sink comp="1252" pin=2"/></net>

<net id="1261"><net_src comp="220" pin="0"/><net_sink comp="1252" pin=3"/></net>

<net id="1269"><net_src comp="1262" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1270"><net_src comp="1262" pin="1"/><net_sink comp="1265" pin=1"/></net>

<net id="1277"><net_src comp="224" pin="0"/><net_sink comp="1271" pin=0"/></net>

<net id="1278"><net_src comp="1265" pin="2"/><net_sink comp="1271" pin=1"/></net>

<net id="1279"><net_src comp="226" pin="0"/><net_sink comp="1271" pin=2"/></net>

<net id="1280"><net_src comp="136" pin="0"/><net_sink comp="1271" pin=3"/></net>

<net id="1286"><net_src comp="228" pin="0"/><net_sink comp="1281" pin=0"/></net>

<net id="1290"><net_src comp="1281" pin="3"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="1292"><net_src comp="1287" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1293"><net_src comp="1287" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="1300"><net_src comp="230" pin="0"/><net_sink comp="1294" pin=0"/></net>

<net id="1301"><net_src comp="398" pin="3"/><net_sink comp="1294" pin=1"/></net>

<net id="1302"><net_src comp="16" pin="0"/><net_sink comp="1294" pin=2"/></net>

<net id="1303"><net_src comp="136" pin="0"/><net_sink comp="1294" pin=3"/></net>

<net id="1310"><net_src comp="1307" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="1314"><net_src comp="1311" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1321"><net_src comp="232" pin="0"/><net_sink comp="1315" pin=0"/></net>

<net id="1322"><net_src comp="472" pin="2"/><net_sink comp="1315" pin=1"/></net>

<net id="1323"><net_src comp="84" pin="0"/><net_sink comp="1315" pin=2"/></net>

<net id="1324"><net_src comp="234" pin="0"/><net_sink comp="1315" pin=3"/></net>

<net id="1332"><net_src comp="1304" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1333"><net_src comp="1325" pin="1"/><net_sink comp="1328" pin=1"/></net>

<net id="1340"><net_src comp="236" pin="0"/><net_sink comp="1334" pin=0"/></net>

<net id="1341"><net_src comp="1328" pin="2"/><net_sink comp="1334" pin=1"/></net>

<net id="1342"><net_src comp="38" pin="0"/><net_sink comp="1334" pin=2"/></net>

<net id="1343"><net_src comp="136" pin="0"/><net_sink comp="1334" pin=3"/></net>

<net id="1354"><net_src comp="1344" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="1355"><net_src comp="1347" pin="1"/><net_sink comp="1350" pin=1"/></net>

<net id="1363"><net_src comp="1350" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1364"><net_src comp="1356" pin="1"/><net_sink comp="1359" pin=1"/></net>

<net id="1368"><net_src comp="1365" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1372"><net_src comp="1369" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="1379"><net_src comp="134" pin="0"/><net_sink comp="1373" pin=0"/></net>

<net id="1380"><net_src comp="476" pin="2"/><net_sink comp="1373" pin=1"/></net>

<net id="1381"><net_src comp="136" pin="0"/><net_sink comp="1373" pin=2"/></net>

<net id="1382"><net_src comp="138" pin="0"/><net_sink comp="1373" pin=3"/></net>

<net id="1389"><net_src comp="240" pin="0"/><net_sink comp="1383" pin=0"/></net>

<net id="1390"><net_src comp="476" pin="2"/><net_sink comp="1383" pin=1"/></net>

<net id="1391"><net_src comp="242" pin="0"/><net_sink comp="1383" pin=2"/></net>

<net id="1392"><net_src comp="138" pin="0"/><net_sink comp="1383" pin=3"/></net>

<net id="1399"><net_src comp="244" pin="0"/><net_sink comp="1393" pin=0"/></net>

<net id="1400"><net_src comp="476" pin="2"/><net_sink comp="1393" pin=1"/></net>

<net id="1401"><net_src comp="136" pin="0"/><net_sink comp="1393" pin=2"/></net>

<net id="1402"><net_src comp="246" pin="0"/><net_sink comp="1393" pin=3"/></net>

<net id="1408"><net_src comp="248" pin="0"/><net_sink comp="1403" pin=0"/></net>

<net id="1409"><net_src comp="250" pin="0"/><net_sink comp="1403" pin=2"/></net>

<net id="1415"><net_src comp="252" pin="0"/><net_sink comp="1410" pin=0"/></net>

<net id="1416"><net_src comp="254" pin="0"/><net_sink comp="1410" pin=2"/></net>

<net id="1423"><net_src comp="256" pin="0"/><net_sink comp="1417" pin=0"/></net>

<net id="1424"><net_src comp="1403" pin="3"/><net_sink comp="1417" pin=1"/></net>

<net id="1425"><net_src comp="60" pin="0"/><net_sink comp="1417" pin=2"/></net>

<net id="1426"><net_src comp="28" pin="0"/><net_sink comp="1417" pin=3"/></net>

<net id="1432"><net_src comp="146" pin="0"/><net_sink comp="1427" pin=0"/></net>

<net id="1433"><net_src comp="1417" pin="4"/><net_sink comp="1427" pin=1"/></net>

<net id="1434"><net_src comp="116" pin="0"/><net_sink comp="1427" pin=2"/></net>

<net id="1441"><net_src comp="256" pin="0"/><net_sink comp="1435" pin=0"/></net>

<net id="1442"><net_src comp="1410" pin="3"/><net_sink comp="1435" pin=1"/></net>

<net id="1443"><net_src comp="60" pin="0"/><net_sink comp="1435" pin=2"/></net>

<net id="1444"><net_src comp="28" pin="0"/><net_sink comp="1435" pin=3"/></net>

<net id="1450"><net_src comp="146" pin="0"/><net_sink comp="1445" pin=0"/></net>

<net id="1451"><net_src comp="1435" pin="4"/><net_sink comp="1445" pin=1"/></net>

<net id="1452"><net_src comp="116" pin="0"/><net_sink comp="1445" pin=2"/></net>

<net id="1460"><net_src comp="1453" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="1461"><net_src comp="1427" pin="3"/><net_sink comp="1456" pin=1"/></net>

<net id="1465"><net_src comp="1456" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1470"><net_src comp="1427" pin="3"/><net_sink comp="1466" pin=0"/></net>

<net id="1471"><net_src comp="38" pin="0"/><net_sink comp="1466" pin=1"/></net>

<net id="1476"><net_src comp="1445" pin="3"/><net_sink comp="1472" pin=0"/></net>

<net id="1477"><net_src comp="38" pin="0"/><net_sink comp="1472" pin=1"/></net>

<net id="1482"><net_src comp="258" pin="0"/><net_sink comp="1478" pin=1"/></net>

<net id="1488"><net_src comp="204" pin="0"/><net_sink comp="1483" pin=2"/></net>

<net id="1492"><net_src comp="1483" pin="3"/><net_sink comp="1489" pin=0"/></net>

<net id="1500"><net_src comp="1493" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="1510"><net_src comp="1489" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="1511"><net_src comp="260" pin="0"/><net_sink comp="1506" pin=1"/></net>

<net id="1515"><net_src comp="1506" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1520"><net_src comp="1512" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="1521"><net_src comp="1501" pin="3"/><net_sink comp="1516" pin=1"/></net>

<net id="1527"><net_src comp="50" pin="0"/><net_sink comp="1522" pin=0"/></net>

<net id="1528"><net_src comp="1516" pin="2"/><net_sink comp="1522" pin=1"/></net>

<net id="1529"><net_src comp="60" pin="0"/><net_sink comp="1522" pin=2"/></net>

<net id="1534"><net_src comp="1522" pin="3"/><net_sink comp="1530" pin=0"/></net>

<net id="1538"><net_src comp="1516" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1545"><net_src comp="262" pin="0"/><net_sink comp="1539" pin=0"/></net>

<net id="1546"><net_src comp="1496" pin="2"/><net_sink comp="1539" pin=1"/></net>

<net id="1547"><net_src comp="56" pin="0"/><net_sink comp="1539" pin=2"/></net>

<net id="1548"><net_src comp="264" pin="0"/><net_sink comp="1539" pin=3"/></net>

<net id="1555"><net_src comp="262" pin="0"/><net_sink comp="1549" pin=0"/></net>

<net id="1556"><net_src comp="56" pin="0"/><net_sink comp="1549" pin=2"/></net>

<net id="1557"><net_src comp="264" pin="0"/><net_sink comp="1549" pin=3"/></net>

<net id="1563"><net_src comp="1539" pin="4"/><net_sink comp="1558" pin=1"/></net>

<net id="1564"><net_src comp="1549" pin="4"/><net_sink comp="1558" pin=2"/></net>

<net id="1570"><net_src comp="88" pin="0"/><net_sink comp="1565" pin=1"/></net>

<net id="1571"><net_src comp="204" pin="0"/><net_sink comp="1565" pin=2"/></net>

<net id="1576"><net_src comp="1530" pin="2"/><net_sink comp="1572" pin=1"/></net>

<net id="1582"><net_src comp="1572" pin="2"/><net_sink comp="1577" pin=0"/></net>

<net id="1583"><net_src comp="1565" pin="3"/><net_sink comp="1577" pin=1"/></net>

<net id="1584"><net_src comp="1535" pin="1"/><net_sink comp="1577" pin=2"/></net>

<net id="1590"><net_src comp="266" pin="0"/><net_sink comp="1585" pin=1"/></net>

<net id="1591"><net_src comp="90" pin="0"/><net_sink comp="1585" pin=2"/></net>

<net id="1597"><net_src comp="1572" pin="2"/><net_sink comp="1592" pin=0"/></net>

<net id="1598"><net_src comp="1585" pin="3"/><net_sink comp="1592" pin=1"/></net>

<net id="1599"><net_src comp="1558" pin="3"/><net_sink comp="1592" pin=2"/></net>

<net id="1605"><net_src comp="268" pin="0"/><net_sink comp="1600" pin=1"/></net>

<net id="1606"><net_src comp="1577" pin="3"/><net_sink comp="1600" pin=2"/></net>

<net id="1612"><net_src comp="90" pin="0"/><net_sink comp="1607" pin=1"/></net>

<net id="1613"><net_src comp="1592" pin="3"/><net_sink comp="1607" pin=2"/></net>

<net id="1620"><net_src comp="270" pin="0"/><net_sink comp="1614" pin=0"/></net>

<net id="1621"><net_src comp="1600" pin="3"/><net_sink comp="1614" pin=2"/></net>

<net id="1622"><net_src comp="1607" pin="3"/><net_sink comp="1614" pin=3"/></net>

<net id="1626"><net_src comp="1623" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="1635"><net_src comp="50" pin="0"/><net_sink comp="1630" pin=0"/></net>

<net id="1636"><net_src comp="1627" pin="1"/><net_sink comp="1630" pin=1"/></net>

<net id="1637"><net_src comp="60" pin="0"/><net_sink comp="1630" pin=2"/></net>

<net id="1644"><net_src comp="82" pin="0"/><net_sink comp="1638" pin=0"/></net>

<net id="1645"><net_src comp="1627" pin="1"/><net_sink comp="1638" pin=1"/></net>

<net id="1646"><net_src comp="84" pin="0"/><net_sink comp="1638" pin=2"/></net>

<net id="1647"><net_src comp="86" pin="0"/><net_sink comp="1638" pin=3"/></net>

<net id="1651"><net_src comp="1627" pin="1"/><net_sink comp="1648" pin=0"/></net>

<net id="1655"><net_src comp="1638" pin="4"/><net_sink comp="1652" pin=0"/></net>

<net id="1660"><net_src comp="1652" pin="1"/><net_sink comp="1656" pin=0"/></net>

<net id="1661"><net_src comp="276" pin="0"/><net_sink comp="1656" pin=1"/></net>

<net id="1667"><net_src comp="278" pin="0"/><net_sink comp="1662" pin=0"/></net>

<net id="1668"><net_src comp="1656" pin="2"/><net_sink comp="1662" pin=1"/></net>

<net id="1669"><net_src comp="280" pin="0"/><net_sink comp="1662" pin=2"/></net>

<net id="1674"><net_src comp="268" pin="0"/><net_sink comp="1670" pin=0"/></net>

<net id="1675"><net_src comp="1638" pin="4"/><net_sink comp="1670" pin=1"/></net>

<net id="1679"><net_src comp="1670" pin="2"/><net_sink comp="1676" pin=0"/></net>

<net id="1685"><net_src comp="1662" pin="3"/><net_sink comp="1680" pin=0"/></net>

<net id="1686"><net_src comp="1676" pin="1"/><net_sink comp="1680" pin=1"/></net>

<net id="1687"><net_src comp="1656" pin="2"/><net_sink comp="1680" pin=2"/></net>

<net id="1694"><net_src comp="282" pin="0"/><net_sink comp="1688" pin=0"/></net>

<net id="1695"><net_src comp="116" pin="0"/><net_sink comp="1688" pin=1"/></net>

<net id="1696"><net_src comp="150" pin="0"/><net_sink comp="1688" pin=3"/></net>

<net id="1700"><net_src comp="1688" pin="4"/><net_sink comp="1697" pin=0"/></net>

<net id="1707"><net_src comp="1701" pin="1"/><net_sink comp="1704" pin=0"/></net>

<net id="1712"><net_src comp="1697" pin="1"/><net_sink comp="1708" pin=0"/></net>

<net id="1713"><net_src comp="1704" pin="1"/><net_sink comp="1708" pin=1"/></net>

<net id="1718"><net_src comp="1697" pin="1"/><net_sink comp="1714" pin=0"/></net>

<net id="1719"><net_src comp="1704" pin="1"/><net_sink comp="1714" pin=1"/></net>

<net id="1726"><net_src comp="284" pin="0"/><net_sink comp="1720" pin=0"/></net>

<net id="1727"><net_src comp="1708" pin="2"/><net_sink comp="1720" pin=1"/></net>

<net id="1728"><net_src comp="286" pin="0"/><net_sink comp="1720" pin=2"/></net>

<net id="1729"><net_src comp="288" pin="0"/><net_sink comp="1720" pin=3"/></net>

<net id="1736"><net_src comp="284" pin="0"/><net_sink comp="1730" pin=0"/></net>

<net id="1737"><net_src comp="1714" pin="2"/><net_sink comp="1730" pin=1"/></net>

<net id="1738"><net_src comp="286" pin="0"/><net_sink comp="1730" pin=2"/></net>

<net id="1739"><net_src comp="288" pin="0"/><net_sink comp="1730" pin=3"/></net>

<net id="1745"><net_src comp="1720" pin="4"/><net_sink comp="1740" pin=1"/></net>

<net id="1746"><net_src comp="1730" pin="4"/><net_sink comp="1740" pin=2"/></net>

<net id="1751"><net_src comp="28" pin="0"/><net_sink comp="1747" pin=0"/></net>

<net id="1757"><net_src comp="1747" pin="2"/><net_sink comp="1752" pin=1"/></net>

<net id="1761"><net_src comp="1752" pin="3"/><net_sink comp="1758" pin=0"/></net>

<net id="1767"><net_src comp="50" pin="0"/><net_sink comp="1762" pin=0"/></net>

<net id="1768"><net_src comp="1752" pin="3"/><net_sink comp="1762" pin=1"/></net>

<net id="1769"><net_src comp="60" pin="0"/><net_sink comp="1762" pin=2"/></net>

<net id="1775"><net_src comp="1762" pin="3"/><net_sink comp="1770" pin=0"/></net>

<net id="1776"><net_src comp="290" pin="0"/><net_sink comp="1770" pin=1"/></net>

<net id="1777"><net_src comp="1758" pin="1"/><net_sink comp="1770" pin=2"/></net>

<net id="1781"><net_src comp="1770" pin="3"/><net_sink comp="1778" pin=0"/></net>

<net id="1786"><net_src comp="1770" pin="3"/><net_sink comp="1782" pin=0"/></net>

<net id="1787"><net_src comp="292" pin="0"/><net_sink comp="1782" pin=1"/></net>

<net id="1793"><net_src comp="294" pin="0"/><net_sink comp="1788" pin=1"/></net>

<net id="1801"><net_src comp="1794" pin="1"/><net_sink comp="1797" pin=0"/></net>

<net id="1802"><net_src comp="296" pin="0"/><net_sink comp="1797" pin=1"/></net>

<net id="1813"><net_src comp="1806" pin="1"/><net_sink comp="1809" pin=0"/></net>

<net id="1818"><net_src comp="1809" pin="2"/><net_sink comp="1814" pin=0"/></net>

<net id="1819"><net_src comp="1803" pin="1"/><net_sink comp="1814" pin=1"/></net>

<net id="1823"><net_src comp="1814" pin="2"/><net_sink comp="1820" pin=0"/></net>

<net id="1827"><net_src comp="1820" pin="1"/><net_sink comp="1824" pin=0"/></net>

<net id="1832"><net_src comp="174" pin="0"/><net_sink comp="1828" pin=0"/></net>

<net id="1833"><net_src comp="1824" pin="1"/><net_sink comp="1828" pin=1"/></net>

<net id="1840"><net_src comp="298" pin="0"/><net_sink comp="1834" pin=0"/></net>

<net id="1841"><net_src comp="1814" pin="2"/><net_sink comp="1834" pin=1"/></net>

<net id="1842"><net_src comp="54" pin="0"/><net_sink comp="1834" pin=2"/></net>

<net id="1843"><net_src comp="300" pin="0"/><net_sink comp="1834" pin=3"/></net>

<net id="1847"><net_src comp="1834" pin="4"/><net_sink comp="1844" pin=0"/></net>

<net id="1852"><net_src comp="2" pin="0"/><net_sink comp="1848" pin=0"/></net>

<net id="1853"><net_src comp="1844" pin="1"/><net_sink comp="1848" pin=1"/></net>

<net id="1859"><net_src comp="302" pin="0"/><net_sink comp="1854" pin=0"/></net>

<net id="1860"><net_src comp="130" pin="0"/><net_sink comp="1854" pin=2"/></net>

<net id="1864"><net_src comp="1854" pin="3"/><net_sink comp="1861" pin=0"/></net>

<net id="1869"><net_src comp="304" pin="0"/><net_sink comp="1865" pin=0"/></net>

<net id="1870"><net_src comp="1861" pin="1"/><net_sink comp="1865" pin=1"/></net>

<net id="1874"><net_src comp="1871" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="1878"><net_src comp="332" pin="1"/><net_sink comp="1875" pin=0"/></net>

<net id="1879"><net_src comp="1875" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="1880"><net_src comp="1875" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="1881"><net_src comp="1875" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="1885"><net_src comp="336" pin="1"/><net_sink comp="1882" pin=0"/></net>

<net id="1886"><net_src comp="1882" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="1887"><net_src comp="1882" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1888"><net_src comp="1882" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="1892"><net_src comp="340" pin="2"/><net_sink comp="1889" pin=0"/></net>

<net id="1893"><net_src comp="1889" pin="1"/><net_sink comp="1809" pin=1"/></net>

<net id="1897"><net_src comp="484" pin="1"/><net_sink comp="1894" pin=0"/></net>

<net id="1898"><net_src comp="1894" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="1902"><net_src comp="502" pin="1"/><net_sink comp="1899" pin=0"/></net>

<net id="1903"><net_src comp="1899" pin="1"/><net_sink comp="1803" pin=0"/></net>

<net id="1907"><net_src comp="505" pin="2"/><net_sink comp="1904" pin=0"/></net>

<net id="1911"><net_src comp="548" pin="4"/><net_sink comp="1908" pin=0"/></net>

<net id="1912"><net_src comp="1908" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="1916"><net_src comp="570" pin="2"/><net_sink comp="1913" pin=0"/></net>

<net id="1917"><net_src comp="1913" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="1918"><net_src comp="1913" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="1922"><net_src comp="600" pin="4"/><net_sink comp="1919" pin=0"/></net>

<net id="1923"><net_src comp="1919" pin="1"/><net_sink comp="650" pin=3"/></net>

<net id="1927"><net_src comp="622" pin="2"/><net_sink comp="1924" pin=0"/></net>

<net id="1928"><net_src comp="1924" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="1932"><net_src comp="358" pin="2"/><net_sink comp="1929" pin=0"/></net>

<net id="1933"><net_src comp="1929" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1937"><net_src comp="639" pin="3"/><net_sink comp="1934" pin=0"/></net>

<net id="1938"><net_src comp="1934" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="1942"><net_src comp="646" pin="1"/><net_sink comp="1939" pin=0"/></net>

<net id="1943"><net_src comp="1939" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="1947"><net_src comp="650" pin="4"/><net_sink comp="1944" pin=0"/></net>

<net id="1948"><net_src comp="1944" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="1952"><net_src comp="430" pin="2"/><net_sink comp="1949" pin=0"/></net>

<net id="1953"><net_src comp="1949" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="1957"><net_src comp="454" pin="1"/><net_sink comp="1954" pin=0"/></net>

<net id="1958"><net_src comp="1954" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="1962"><net_src comp="454" pin="1"/><net_sink comp="1959" pin=0"/></net>

<net id="1963"><net_src comp="1959" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="1967"><net_src comp="436" pin="2"/><net_sink comp="1964" pin=0"/></net>

<net id="1968"><net_src comp="1964" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="1972"><net_src comp="441" pin="2"/><net_sink comp="1969" pin=0"/></net>

<net id="1973"><net_src comp="1969" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1974"><net_src comp="1969" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="1975"><net_src comp="1969" pin="1"/><net_sink comp="704" pin=2"/></net>

<net id="1979"><net_src comp="436" pin="2"/><net_sink comp="1976" pin=0"/></net>

<net id="1980"><net_src comp="1976" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="1984"><net_src comp="704" pin="3"/><net_sink comp="1981" pin=0"/></net>

<net id="1985"><net_src comp="1981" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="1989"><net_src comp="436" pin="2"/><net_sink comp="1986" pin=0"/></net>

<net id="1990"><net_src comp="1986" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="1994"><net_src comp="714" pin="3"/><net_sink comp="1991" pin=0"/></net>

<net id="1995"><net_src comp="1991" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="1999"><net_src comp="722" pin="4"/><net_sink comp="1996" pin=0"/></net>

<net id="2000"><net_src comp="1996" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="2001"><net_src comp="1996" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="2002"><net_src comp="1996" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="2006"><net_src comp="732" pin="1"/><net_sink comp="2003" pin=0"/></net>

<net id="2007"><net_src comp="2003" pin="1"/><net_sink comp="794" pin=2"/></net>

<net id="2008"><net_src comp="2003" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="2012"><net_src comp="736" pin="2"/><net_sink comp="2009" pin=0"/></net>

<net id="2013"><net_src comp="2009" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="2014"><net_src comp="2009" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="2018"><net_src comp="378" pin="3"/><net_sink comp="2015" pin=0"/></net>

<net id="2019"><net_src comp="2015" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="2023"><net_src comp="771" pin="1"/><net_sink comp="2020" pin=0"/></net>

<net id="2024"><net_src comp="2020" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="2028"><net_src comp="784" pin="4"/><net_sink comp="2025" pin=0"/></net>

<net id="2029"><net_src comp="2025" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="2033"><net_src comp="801" pin="1"/><net_sink comp="2030" pin=0"/></net>

<net id="2034"><net_src comp="2030" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="2038"><net_src comp="806" pin="2"/><net_sink comp="2035" pin=0"/></net>

<net id="2039"><net_src comp="2035" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="2040"><net_src comp="2035" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="2044"><net_src comp="811" pin="4"/><net_sink comp="2041" pin=0"/></net>

<net id="2045"><net_src comp="2041" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="2046"><net_src comp="2041" pin="1"/><net_sink comp="846" pin=2"/></net>

<net id="2050"><net_src comp="821" pin="4"/><net_sink comp="2047" pin=0"/></net>

<net id="2051"><net_src comp="2047" pin="1"/><net_sink comp="831" pin=2"/></net>

<net id="2055"><net_src comp="846" pin="3"/><net_sink comp="2052" pin=0"/></net>

<net id="2056"><net_src comp="2052" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="2060"><net_src comp="901" pin="1"/><net_sink comp="2057" pin=0"/></net>

<net id="2061"><net_src comp="2057" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="2062"><net_src comp="2057" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="2066"><net_src comp="905" pin="19"/><net_sink comp="2063" pin=0"/></net>

<net id="2067"><net_src comp="2063" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="2068"><net_src comp="2063" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="2069"><net_src comp="2063" pin="1"/><net_sink comp="1483" pin=0"/></net>

<net id="2073"><net_src comp="1109" pin="2"/><net_sink comp="2070" pin=0"/></net>

<net id="2074"><net_src comp="2070" pin="1"/><net_sink comp="1600" pin=0"/></net>

<net id="2075"><net_src comp="2070" pin="1"/><net_sink comp="1607" pin=0"/></net>

<net id="2079"><net_src comp="1114" pin="2"/><net_sink comp="2076" pin=0"/></net>

<net id="2080"><net_src comp="2076" pin="1"/><net_sink comp="1565" pin=0"/></net>

<net id="2081"><net_src comp="2076" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="2082"><net_src comp="2076" pin="1"/><net_sink comp="1585" pin=0"/></net>

<net id="2086"><net_src comp="1142" pin="2"/><net_sink comp="2083" pin=0"/></net>

<net id="2087"><net_src comp="2083" pin="1"/><net_sink comp="1614" pin=1"/></net>

<net id="2091"><net_src comp="1168" pin="4"/><net_sink comp="2088" pin=0"/></net>

<net id="2092"><net_src comp="2088" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="2093"><net_src comp="2088" pin="1"/><net_sink comp="1236" pin=1"/></net>

<net id="2097"><net_src comp="1181" pin="2"/><net_sink comp="2094" pin=0"/></net>

<net id="2098"><net_src comp="2094" pin="1"/><net_sink comp="1201" pin=2"/></net>

<net id="2099"><net_src comp="2094" pin="1"/><net_sink comp="1483" pin=1"/></net>

<net id="2103"><net_src comp="1187" pin="3"/><net_sink comp="2100" pin=0"/></net>

<net id="2104"><net_src comp="2100" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="2105"><net_src comp="2100" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="2109"><net_src comp="1195" pin="2"/><net_sink comp="2106" pin=0"/></net>

<net id="2110"><net_src comp="2106" pin="1"/><net_sink comp="1201" pin=1"/></net>

<net id="2114"><net_src comp="467" pin="2"/><net_sink comp="2111" pin=0"/></net>

<net id="2115"><net_src comp="2111" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="2119"><net_src comp="1232" pin="1"/><net_sink comp="2116" pin=0"/></net>

<net id="2120"><net_src comp="2116" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="2124"><net_src comp="1236" pin="3"/><net_sink comp="2121" pin=0"/></net>

<net id="2125"><net_src comp="2121" pin="1"/><net_sink comp="1369" pin=0"/></net>

<net id="2129"><net_src comp="1242" pin="4"/><net_sink comp="2126" pin=0"/></net>

<net id="2130"><net_src comp="2126" pin="1"/><net_sink comp="1281" pin=2"/></net>

<net id="2134"><net_src comp="1252" pin="4"/><net_sink comp="2131" pin=0"/></net>

<net id="2135"><net_src comp="2131" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="2139"><net_src comp="1271" pin="4"/><net_sink comp="2136" pin=0"/></net>

<net id="2140"><net_src comp="2136" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="2144"><net_src comp="391" pin="3"/><net_sink comp="2141" pin=0"/></net>

<net id="2145"><net_src comp="2141" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="2149"><net_src comp="404" pin="3"/><net_sink comp="2146" pin=0"/></net>

<net id="2150"><net_src comp="2146" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="2154"><net_src comp="417" pin="3"/><net_sink comp="2151" pin=0"/></net>

<net id="2155"><net_src comp="2151" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="2159"><net_src comp="1294" pin="4"/><net_sink comp="2156" pin=0"/></net>

<net id="2160"><net_src comp="2156" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="2164"><net_src comp="411" pin="3"/><net_sink comp="2161" pin=0"/></net>

<net id="2165"><net_src comp="2161" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="2169"><net_src comp="424" pin="3"/><net_sink comp="2166" pin=0"/></net>

<net id="2170"><net_src comp="2166" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="2174"><net_src comp="1315" pin="4"/><net_sink comp="2171" pin=0"/></net>

<net id="2175"><net_src comp="2171" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="2179"><net_src comp="1334" pin="4"/><net_sink comp="2176" pin=0"/></net>

<net id="2180"><net_src comp="2176" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="2184"><net_src comp="441" pin="2"/><net_sink comp="2181" pin=0"/></net>

<net id="2185"><net_src comp="2181" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="2189"><net_src comp="1359" pin="2"/><net_sink comp="2186" pin=0"/></net>

<net id="2190"><net_src comp="2186" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="2194"><net_src comp="1365" pin="1"/><net_sink comp="2191" pin=0"/></net>

<net id="2195"><net_src comp="2191" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="2199"><net_src comp="1369" pin="1"/><net_sink comp="2196" pin=0"/></net>

<net id="2200"><net_src comp="2196" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="2204"><net_src comp="1373" pin="4"/><net_sink comp="2201" pin=0"/></net>

<net id="2205"><net_src comp="2201" pin="1"/><net_sink comp="1453" pin=0"/></net>

<net id="2206"><net_src comp="2201" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="2210"><net_src comp="1383" pin="4"/><net_sink comp="2207" pin=0"/></net>

<net id="2211"><net_src comp="2207" pin="1"/><net_sink comp="1403" pin=1"/></net>

<net id="2215"><net_src comp="1393" pin="4"/><net_sink comp="2212" pin=0"/></net>

<net id="2216"><net_src comp="2212" pin="1"/><net_sink comp="1410" pin=1"/></net>

<net id="2220"><net_src comp="1427" pin="3"/><net_sink comp="2217" pin=0"/></net>

<net id="2221"><net_src comp="2217" pin="1"/><net_sink comp="1501" pin=2"/></net>

<net id="2225"><net_src comp="1445" pin="3"/><net_sink comp="2222" pin=0"/></net>

<net id="2226"><net_src comp="2222" pin="1"/><net_sink comp="1496" pin=1"/></net>

<net id="2230"><net_src comp="1456" pin="2"/><net_sink comp="2227" pin=0"/></net>

<net id="2231"><net_src comp="2227" pin="1"/><net_sink comp="1549" pin=1"/></net>

<net id="2235"><net_src comp="1462" pin="1"/><net_sink comp="2232" pin=0"/></net>

<net id="2236"><net_src comp="2232" pin="1"/><net_sink comp="1493" pin=0"/></net>

<net id="2240"><net_src comp="1466" pin="2"/><net_sink comp="2237" pin=0"/></net>

<net id="2241"><net_src comp="2237" pin="1"/><net_sink comp="1501" pin=0"/></net>

<net id="2242"><net_src comp="2237" pin="1"/><net_sink comp="1558" pin=0"/></net>

<net id="2246"><net_src comp="1472" pin="2"/><net_sink comp="2243" pin=0"/></net>

<net id="2247"><net_src comp="2243" pin="1"/><net_sink comp="1501" pin=1"/></net>

<net id="2251"><net_src comp="1478" pin="2"/><net_sink comp="2248" pin=0"/></net>

<net id="2252"><net_src comp="2248" pin="1"/><net_sink comp="1530" pin=1"/></net>

<net id="2256"><net_src comp="1614" pin="4"/><net_sink comp="2253" pin=0"/></net>

<net id="2257"><net_src comp="2253" pin="1"/><net_sink comp="1623" pin=0"/></net>

<net id="2261"><net_src comp="462" pin="2"/><net_sink comp="2258" pin=0"/></net>

<net id="2262"><net_src comp="2258" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="2266"><net_src comp="1623" pin="1"/><net_sink comp="2263" pin=0"/></net>

<net id="2267"><net_src comp="2263" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="2271"><net_src comp="449" pin="2"/><net_sink comp="2268" pin=0"/></net>

<net id="2272"><net_src comp="2268" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="2276"><net_src comp="449" pin="2"/><net_sink comp="2273" pin=0"/></net>

<net id="2277"><net_src comp="2273" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="2281"><net_src comp="430" pin="2"/><net_sink comp="2278" pin=0"/></net>

<net id="2282"><net_src comp="2278" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="2286"><net_src comp="430" pin="2"/><net_sink comp="2283" pin=0"/></net>

<net id="2287"><net_src comp="2283" pin="1"/><net_sink comp="1627" pin=0"/></net>

<net id="2291"><net_src comp="1630" pin="3"/><net_sink comp="2288" pin=0"/></net>

<net id="2292"><net_src comp="2288" pin="1"/><net_sink comp="1752" pin=0"/></net>

<net id="2296"><net_src comp="1648" pin="1"/><net_sink comp="2293" pin=0"/></net>

<net id="2297"><net_src comp="2293" pin="1"/><net_sink comp="1688" pin=2"/></net>

<net id="2301"><net_src comp="1662" pin="3"/><net_sink comp="2298" pin=0"/></net>

<net id="2302"><net_src comp="2298" pin="1"/><net_sink comp="1740" pin=0"/></net>

<net id="2306"><net_src comp="1680" pin="3"/><net_sink comp="2303" pin=0"/></net>

<net id="2307"><net_src comp="2303" pin="1"/><net_sink comp="1701" pin=0"/></net>

<net id="2311"><net_src comp="1740" pin="3"/><net_sink comp="2308" pin=0"/></net>

<net id="2312"><net_src comp="2308" pin="1"/><net_sink comp="1747" pin=1"/></net>

<net id="2313"><net_src comp="2308" pin="1"/><net_sink comp="1752" pin=2"/></net>

<net id="2317"><net_src comp="1778" pin="1"/><net_sink comp="2314" pin=0"/></net>

<net id="2318"><net_src comp="2314" pin="1"/><net_sink comp="1788" pin=2"/></net>

<net id="2322"><net_src comp="1782" pin="2"/><net_sink comp="2319" pin=0"/></net>

<net id="2323"><net_src comp="2319" pin="1"/><net_sink comp="1788" pin=0"/></net>

<net id="2327"><net_src comp="1788" pin="3"/><net_sink comp="2324" pin=0"/></net>

<net id="2328"><net_src comp="2324" pin="1"/><net_sink comp="1794" pin=0"/></net>

<net id="2332"><net_src comp="1797" pin="2"/><net_sink comp="2329" pin=0"/></net>

<net id="2333"><net_src comp="2329" pin="1"/><net_sink comp="1806" pin=0"/></net>

<net id="2337"><net_src comp="1820" pin="1"/><net_sink comp="2334" pin=0"/></net>

<net id="2338"><net_src comp="2334" pin="1"/><net_sink comp="1854" pin=1"/></net>

<net id="2342"><net_src comp="1828" pin="2"/><net_sink comp="2339" pin=0"/></net>

<net id="2343"><net_src comp="2339" pin="1"/><net_sink comp="370" pin=3"/></net>

<net id="2347"><net_src comp="1848" pin="2"/><net_sink comp="2344" pin=0"/></net>

<net id="2348"><net_src comp="2344" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="2349"><net_src comp="2344" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="2353"><net_src comp="1865" pin="2"/><net_sink comp="2350" pin=0"/></net>

<net id="2354"><net_src comp="2350" pin="1"/><net_sink comp="1871" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {76 77 78 79 80 81 82 }
	Port: ref_4oPi_table_100 | {}
	Port: second_order_float_sin_cos_K0 | {}
	Port: second_order_float_sin_cos_K1 | {}
	Port: second_order_float_sin_cos_K2 | {}
 - Input state : 
	Port: latency_encoding_Pipeline_PIXEL_LOOP : zext_ln88 | {1 }
	Port: latency_encoding_Pipeline_PIXEL_LOOP : gmem | {3 }
	Port: latency_encoding_Pipeline_PIXEL_LOOP : sext_ln90 | {1 }
	Port: latency_encoding_Pipeline_PIXEL_LOOP : spikes | {1 }
	Port: latency_encoding_Pipeline_PIXEL_LOOP : ref_4oPi_table_100 | {18 19 }
	Port: latency_encoding_Pipeline_PIXEL_LOOP : second_order_float_sin_cos_K0 | {28 29 }
	Port: latency_encoding_Pipeline_PIXEL_LOOP : second_order_float_sin_cos_K1 | {28 29 }
	Port: latency_encoding_Pipeline_PIXEL_LOOP : second_order_float_sin_cos_K2 | {28 29 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln90 : 1
	State 2
		icmp_ln90 : 1
		add_ln90 : 1
		br_ln90 : 2
		trunc_ln17 : 1
		tmp_6 : 1
		tmp_10 : 1
		tmp_11 : 1
		lshr_ln : 1
		xor_ln18_3 : 2
		xor_ln18_2 : 2
		xor_ln18 : 2
		tmp_12 : 1
		tmp_13 : 1
		tmp_14 : 1
		tmp_4 : 1
		xor_ln18_4 : 2
		xor_ln18_5 : 2
		xor_ln18_1 : 2
		store_ln90 : 2
	State 3
		gmem_addr_read : 1
		conv_i_i : 1
	State 4
		sub : 1
		conv_i11_i : 1
		store_ln18 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		tmp_2 : 1
		trunc_ln31 : 1
		icmp_ln31 : 2
		icmp_ln31_1 : 2
		or_ln31 : 3
		and_ln31 : 3
		u1_1 : 3
	State 15
	State 16
	State 17
	State 18
		din_sign : 1
		din_exp : 1
		din_sig : 1
		closepath : 2
		add_ln376 : 2
		addr : 3
		lshr_ln1 : 4
		zext_ln378 : 5
		ref_4oPi_table_100_addr : 6
		table_100 : 7
		trunc_ln379 : 4
	State 19
		shl_ln379 : 1
		Med : 2
	State 20
		zext_ln468 : 1
		h : 2
	State 21
	State 22
	State 23
	State 24
		Mx_bits : 1
		k : 1
	State 25
		trunc_ln491 : 1
		Mx_bits_2 : 2
		tmp_3_i8 : 3
		t : 4
		tmp_4_i : 5
		tmp_5_i : 6
		sext_ln75 : 7
		tmp_6_i : 8
		Mx_zeros : 9
		sin_basis : 1
		index : 1
		tmp_11_i : 2
		tmp_12_i : 2
		results_sign : 3
		and_ln271 : 1
		xor_ln282 : 1
		results_sign_1 : 4
		not_and_ln271_i_demorgan : 1
		not_and_ln271_i : 1
		results_sign_2 : 4
	State 26
		select_ln453 : 1
		shl_ln504 : 1
		Mx : 2
		Ex_1 : 2
		tmp_16 : 3
		sub_ln506 : 3
	State 27
		zext_ln506 : 1
		lshr_ln506 : 2
		shl_ln506 : 2
		select_ln506_1 : 3
		B : 4
		tmp_7_i : 4
		B_trunc : 4
	State 28
		mul_ln23 : 1
		B_squared : 2
		zext_ln28 : 1
		second_order_float_sin_cos_K0_addr : 2
		second_order_float_sin_cos_K0_load : 3
		second_order_float_sin_cos_K1_addr : 2
		second_order_float_sin_cos_K1_load : 3
		second_order_float_sin_cos_K2_addr : 2
		second_order_float_sin_cos_K2_load : 3
	State 29
		t1 : 1
	State 30
		mul_ln29 : 1
		trunc_ln4 : 2
		mul_ln30 : 1
		trunc_ln5 : 2
	State 31
		add_ln32 : 1
		add_ln32_1 : 2
	State 32
		mul_ln32 : 1
	State 33
		result : 1
		tmp_8_i : 1
		tmp_9_i : 1
	State 34
		tmp_1_i : 1
		c : 2
		tmp_10_i : 1
		c_1 : 2
		shl_ln291 : 3
		in_shift_1 : 4
		icmp_ln292 : 3
		shift_1 : 3
	State 35
		sext_ln252 : 1
		shl_ln291_1 : 1
		add_ln300 : 2
		sext_ln300 : 3
		newexp : 4
		tmp_17 : 5
		or_ln306 : 6
		empty : 5
		tmp_5 : 2
		empty_37 : 3
		or_ln282 : 6
		results_exp : 6
		results_sig : 6
		results_exp_1 : 7
		results_sig_1 : 7
		t_2 : 8
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
		z0 : 1
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
		xs_sign : 1
		xs_exp : 1
		trunc_ln342 : 1
		zext_ln317 : 2
		add_ln317 : 3
		tmp_19 : 4
		sub_ln18 : 2
		sext_ln18 : 3
		select_ln18 : 5
	State 69
		zext_ln15 : 1
		zext_ln18 : 1
		lshr_ln18 : 2
		shl_ln18 : 2
		tmp_8 : 3
		tmp_9 : 3
		val : 4
	State 70
		result_5 : 1
		trunc_ln58 : 2
		tmp_20 : 2
		spike_time_1 : 3
		trunc_ln104 : 4
		icmp_ln106 : 4
	State 71
	State 72
	State 73
		mul_ln108 : 1
	State 74
		add_ln108 : 1
		add_ln108_1 : 2
		trunc_ln108 : 3
		zext_ln108 : 4
		shl_ln108 : 5
		trunc_ln108_1 : 3
		sext_ln108 : 4
		gmem_addr_1 : 5
	State 75
	State 76
		zext_ln108_3 : 1
		shl_ln108_2 : 2
	State 77
		write_ln108 : 1
	State 78
	State 79
	State 80
	State 81
	State 82


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_436            |    3    |   143   |   321   |
|   fmul   |            grp_fu_441            |    3    |   143   |   321   |
|          |            grp_fu_449            |    3    |   143   |   321   |
|----------|----------------------------------|---------|---------|---------|
|   flog   |            grp_fu_467            |    13   |   485   |   614   |
|----------|----------------------------------|---------|---------|---------|
|          |          mul_ln29_fu_472         |    2    |    0    |    31   |
|          |            grp_fu_476            |    4    |   118   |    47   |
|    mul   |            grp_fu_480            |    5    |   441   |   256   |
|          |         mul_ln23_fu_1265         |    1    |    0    |    6    |
|          |         mul_ln30_fu_1328         |    1    |    0    |    6    |
|          |         mul_ln108_fu_1797        |    1    |    0    |    6    |
|----------|----------------------------------|---------|---------|---------|
|          |         shl_ln379_fu_778         |    0    |    0    |   325   |
|          |         shl_ln504_fu_1163        |    0    |    0    |   169   |
|          |         shl_ln506_fu_1219        |    0    |    0    |    88   |
|    shl   |         shl_ln291_fu_1456        |    0    |    0    |   100   |
|          |        shl_ln291_1_fu_1496       |    0    |    0    |   100   |
|          |         shl_ln18_fu_1714         |    0    |    0    |   100   |
|          |         shl_ln108_fu_1828        |    0    |    0    |    6    |
|          |        shl_ln108_2_fu_1865       |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_430            |    2    |   205   |   390   |
|----------|----------------------------------|---------|---------|---------|
|          |            u1_1_fu_704           |    0    |    0    |    32   |
|          |            addr_fu_748           |    0    |    0    |    8    |
|          |            k_1_fu_831            |    0    |    0    |    3    |
|          |         Mx_bits_2_fu_846         |    0    |    0    |    58   |
|          |       results_sign_fu_1096       |    0    |    0    |    2    |
|          |       select_ln453_fu_1153       |    0    |    0    |    8    |
|          |       select_ln506_fu_1201       |    0    |    0    |    8    |
|          |      select_ln506_1_fu_1225      |    0    |    0    |    32   |
|          |           Mx_1_fu_1236           |    0    |    0    |    29   |
|          |           Ex_2_fu_1483           |    0    |    0    |    8    |
|          |          shift_2_fu_1501         |    0    |    0    |    32   |
|  select  |         empty_37_fu_1558         |    0    |    0    |    23   |
|          |       select_ln282_fu_1565       |    0    |    0    |    8    |
|          |        results_exp_fu_1577       |    0    |    0    |    8    |
|          |      select_ln282_2_fu_1585      |    0    |    0    |    23   |
|          |        results_sig_fu_1592       |    0    |    0    |    23   |
|          |       results_exp_1_fu_1600      |    0    |    0    |    8    |
|          |       results_sig_1_fu_1607      |    0    |    0    |    23   |
|          |        select_ln18_fu_1680       |    0    |    0    |    9    |
|          |            val_fu_1740           |    0    |    0    |    32   |
|          |         result_5_fu_1752         |    0    |    0    |    32   |
|          |       spike_time_1_fu_1770       |    0    |    0    |    31   |
|          |       spike_time_2_fu_1788       |    0    |    0    |    5    |
|----------|----------------------------------|---------|---------|---------|
|          |          add_ln90_fu_511         |    0    |    0    |    13   |
|          |         add_ln376_fu_742         |    0    |    0    |    15   |
|          |            Ex_fu_1148            |    0    |    0    |    15   |
|          |         add_ln32_fu_1350         |    0    |    0    |    29   |
|    add   |        add_ln32_1_fu_1359        |    0    |    0    |    30   |
|          |          shift_1_fu_1472         |    0    |    0    |    39   |
|          |         add_ln300_fu_1506        |    0    |    0    |    15   |
|          |         add_ln317_fu_1656        |    0    |    0    |    15   |
|          |         add_ln108_fu_1809        |    0    |    0    |    64   |
|          |        add_ln108_1_fu_1814       |    0    |    0    |    64   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln90_fu_505         |    0    |    0    |    13   |
|          |         icmp_ln31_fu_680         |    0    |    0    |    15   |
|          |        icmp_ln31_1_fu_686        |    0    |    0    |    30   |
|          |         closepath_fu_736         |    0    |    0    |    15   |
|   icmp   |        icmp_ln271_1_fu_806       |    0    |    0    |    30   |
|          |        icmp_ln271_fu_1104        |    0    |    0    |    15   |
|          |        icmp_ln282_fu_1114        |    0    |    0    |    15   |
|          |        icmp_ln292_fu_1466        |    0    |    0    |    39   |
|          |        icmp_ln306_fu_1478        |    0    |    0    |    36   |
|          |        icmp_ln106_fu_1782        |    0    |    0    |    38   |
|----------|----------------------------------|---------|---------|---------|
|          |         Mx_bits_1_fu_841         |    0    |    0    |    65   |
|          |           Ex_1_fu_1181           |    0    |    0    |    15   |
|    sub   |         sub_ln506_fu_1195        |    0    |    0    |    15   |
|          |          newexp_fu_1516          |    0    |    0    |    39   |
|          |         sub_ln18_fu_1670         |    0    |    0    |    15   |
|          |         result_4_fu_1747         |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|   lshr   |        lshr_ln506_fu_1213        |    0    |    0    |    88   |
|          |         lshr_ln18_fu_1708        |    0    |    0    |   100   |
|----------|----------------------------------|---------|---------|---------|
|          |         sin_basis_fu_905         |    0    |    0    |    42   |
| sparsemux|          tmp_11_i_fu_952         |    0    |    0    |    65   |
|          |         tmp_12_i_fu_1024         |    0    |    0    |    65   |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_6_i_fu_893          |    0    |    0    |    44   |
|   cttz   |             c_fu_1427            |    0    |    0    |    46   |
|          |            c_1_fu_1445           |    0    |    0    |    46   |
|----------|----------------------------------|---------|---------|---------|
|          |         xor_ln18_3_fu_558        |    0    |    0    |    2    |
|          |         xor_ln18_2_fu_564        |    0    |    0    |    2    |
|          |          xor_ln18_fu_570         |    0    |    0    |    2    |
|    xor   |         xor_ln18_4_fu_610        |    0    |    0    |    2    |
|          |         xor_ln18_5_fu_616        |    0    |    0    |    2    |
|          |         xor_ln18_1_fu_622        |    0    |    0    |    2    |
|          |         xor_ln282_fu_1119        |    0    |    0    |    2    |
|          |      not_and_ln271_i_fu_1136     |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          and_ln31_fu_698         |    0    |    0    |    2    |
|          |         and_ln271_fu_1109        |    0    |    0    |    2    |
|    and   |      results_sign_1_fu_1125      |    0    |    0    |    2    |
|          | not_and_ln271_i_demorgan_fu_1131 |    0    |    0    |    2    |
|          |      results_sign_2_fu_1142      |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln31_fu_692          |    0    |    0    |    2    |
|    or    |         or_ln306_fu_1530         |    0    |    0    |    2    |
|          |         or_ln282_fu_1572         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |      spikes_read_read_fu_340     |    0    |    0    |    0    |
|   read   |    sext_ln90_read_read_fu_346    |    0    |    0    |    0    |
|          |    zext_ln88_read_read_fu_352    |    0    |    0    |    0    |
|          |    gmem_addr_read_read_fu_358    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_363       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |     write_ln108_write_fu_370     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  uitofp  |            grp_fu_454            |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   fcmp   |            grp_fu_457            |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   fsqrt  |            grp_fu_462            |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       sext_ln90_cast_fu_484      |    0    |    0    |    0    |
|          |         sext_ln75_fu_889         |    0    |    0    |    0    |
|          |         sext_ln29_fu_1311        |    0    |    0    |    0    |
|          |         sext_ln30_fu_1325        |    0    |    0    |    0    |
|          |         sext_ln32_fu_1344        |    0    |    0    |    0    |
|          |        sext_ln32_1_fu_1347       |    0    |    0    |    0    |
|   sext   |        sext_ln32_2_fu_1356       |    0    |    0    |    0    |
|          |        sext_ln32_3_fu_1365       |    0    |    0    |    0    |
|          |        sext_ln252_fu_1489        |    0    |    0    |    0    |
|          |        sext_ln300_fu_1512        |    0    |    0    |    0    |
|          |         sext_ln18_fu_1676        |    0    |    0    |    0    |
|          |        sext_ln18_1_fu_1701       |    0    |    0    |    0    |
|          |        sext_ln108_fu_1844        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       zext_ln88_cast_fu_488      |    0    |    0    |    0    |
|          |         zext_ln378_fu_766        |    0    |    0    |    0    |
|          |         zext_ln379_fu_775        |    0    |    0    |    0    |
|          |         zext_ln468_fu_801        |    0    |    0    |    0    |
|          |        zext_ln504_fu_1160        |    0    |    0    |    0    |
|          |        zext_ln505_fu_1178        |    0    |    0    |    0    |
|          |        zext_ln506_fu_1206        |    0    |    0    |    0    |
|          |       zext_ln506_1_fu_1210       |    0    |    0    |    0    |
|          |         zext_ln23_fu_1262        |    0    |    0    |    0    |
|          |         zext_ln28_fu_1287        |    0    |    0    |    0    |
|          |        zext_ln23_1_fu_1304       |    0    |    0    |    0    |
|   zext   |         zext_ln29_fu_1307        |    0    |    0    |    0    |
|          |         zext_ln32_fu_1369        |    0    |    0    |    0    |
|          |        zext_ln291_fu_1453        |    0    |    0    |    0    |
|          |       zext_ln291_1_fu_1493       |    0    |    0    |    0    |
|          |        zext_ln317_fu_1652        |    0    |    0    |    0    |
|          |         zext_ln15_fu_1697        |    0    |    0    |    0    |
|          |         zext_ln18_fu_1704        |    0    |    0    |    0    |
|          |       zext_ln108_1_fu_1794       |    0    |    0    |    0    |
|          |         zext_ln90_fu_1803        |    0    |    0    |    0    |
|          |       zext_ln108_2_fu_1806       |    0    |    0    |    0    |
|          |        zext_ln108_fu_1824        |    0    |    0    |    0    |
|          |       zext_ln108_3_fu_1861       |    0    |    0    |    0    |
|          |       zext_ln108_4_fu_1871       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         trunc_ln17_fu_520        |    0    |    0    |    0    |
|          |         trunc_ln31_fu_676        |    0    |    0    |    0    |
|          |          din_sig_fu_732          |    0    |    0    |    0    |
|          |        trunc_ln379_fu_771        |    0    |    0    |    0    |
|          |        trunc_ln491_fu_837        |    0    |    0    |    0    |
|          |          Mx_zeros_fu_901         |    0    |    0    |    0    |
|   trunc  |             B_fu_1232            |    0    |    0    |    0    |
|          |        in_shift_1_fu_1462        |    0    |    0    |    0    |
|          |           empty_fu_1535          |    0    |    0    |    0    |
|          |        trunc_ln342_fu_1648       |    0    |    0    |    0    |
|          |        trunc_ln58_fu_1758        |    0    |    0    |    0    |
|          |        trunc_ln104_fu_1778       |    0    |    0    |    0    |
|          |        trunc_ln108_fu_1820       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_6_fu_524           |    0    |    0    |    0    |
|          |           tmp_10_fu_532          |    0    |    0    |    0    |
|          |           tmp_11_fu_540          |    0    |    0    |    0    |
|          |           tmp_12_fu_576          |    0    |    0    |    0    |
|          |           tmp_13_fu_584          |    0    |    0    |    0    |
| bitselect|           tmp_14_fu_592          |    0    |    0    |    0    |
|          |          din_sign_fu_714         |    0    |    0    |    0    |
|          |          tmp_16_fu_1187          |    0    |    0    |    0    |
|          |          tmp_17_fu_1522          |    0    |    0    |    0    |
|          |          xs_sign_fu_1630         |    0    |    0    |    0    |
|          |          tmp_19_fu_1662          |    0    |    0    |    0    |
|          |          tmp_20_fu_1762          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          lshr_ln_fu_548          |    0    |    0    |    0    |
|          |           tmp_4_fu_600           |    0    |    0    |    0    |
|          |           tmp_2_fu_666           |    0    |    0    |    0    |
|          |          din_exp_fu_722          |    0    |    0    |    0    |
|          |          lshr_ln1_fu_756         |    0    |    0    |    0    |
|          |            Med_fu_784            |    0    |    0    |    0    |
|          |          Mx_bits_fu_811          |    0    |    0    |    0    |
|          |             k_fu_821             |    0    |    0    |    0    |
|          |          tmp_3_i8_fu_853         |    0    |    0    |    0    |
|          |          tmp_4_i_fu_871          |    0    |    0    |    0    |
|          |            Mx_fu_1168            |    0    |    0    |    0    |
|          |          tmp_7_i_fu_1242         |    0    |    0    |    0    |
|          |          B_trunc_fu_1252         |    0    |    0    |    0    |
|partselect|         B_squared_fu_1271        |    0    |    0    |    0    |
|          |            t1_fu_1294            |    0    |    0    |    0    |
|          |         trunc_ln4_fu_1315        |    0    |    0    |    0    |
|          |         trunc_ln5_fu_1334        |    0    |    0    |    0    |
|          |          result_fu_1373          |    0    |    0    |    0    |
|          |          tmp_8_i_fu_1383         |    0    |    0    |    0    |
|          |          tmp_9_i_fu_1393         |    0    |    0    |    0    |
|          |          tmp_1_i_fu_1417         |    0    |    0    |    0    |
|          |         tmp_10_i_fu_1435         |    0    |    0    |    0    |
|          |           tmp_5_fu_1539          |    0    |    0    |    0    |
|          |           tmp_7_fu_1549          |    0    |    0    |    0    |
|          |          xs_exp_fu_1638          |    0    |    0    |    0    |
|          |           tmp_8_fu_1720          |    0    |    0    |    0    |
|          |           tmp_9_fu_1730          |    0    |    0    |    0    |
|          |       trunc_ln108_1_fu_1834      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           or_ln_fu_639           |    0    |    0    |    0    |
|          |         or_ln18_1_fu_650         |    0    |    0    |    0    |
|          |             X_fu_794             |    0    |    0    |    0    |
|          |             t_fu_863             |    0    |    0    |    0    |
|          |          tmp_5_i_fu_881          |    0    |    0    |    0    |
|bitconcatenate|           index_fu_945           |    0    |    0    |    0    |
|          |             A_fu_1281            |    0    |    0    |    0    |
|          |         out_bits_fu_1403         |    0    |    0    |    0    |
|          |        out_bits_2_fu_1410        |    0    |    0    |    0    |
|          |            t_2_fu_1614           |    0    |    0    |    0    |
|          |         mantissa_fu_1688         |    0    |    0    |    0    |
|          |        shl_ln108_1_fu_1854       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    38   |   1678  |   4924  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------+--------+
|                                           |   FF   |
+-------------------------------------------+--------+
|                 B_reg_2116                |   22   |
|             B_squared_reg_2136            |   15   |
|              B_trunc_reg_2131             |   15   |
|               Ex_1_reg_2094               |    8   |
|                Med_reg_2025               |   80   |
|               Mx_1_reg_2121               |   29   |
|             Mx_bits_2_reg_2052            |   58   |
|              Mx_bits_reg_2041             |   58   |
|                Mx_reg_2088                |   29   |
|             Mx_zeros_reg_2057             |    6   |
|            add_ln32_1_reg_2186            |   30   |
|             and_ln271_reg_2070            |    1   |
|           bitcast_ln327_reg_2263          |   32   |
|                c_1_reg_2222               |   32   |
|                 c_reg_2217                |   32   |
|             closepath_reg_2009            |    1   |
|            conv_i11_i_reg_1959            |   32   |
|             conv_i_i_reg_1954             |   32   |
|                dc_reg_2283                |   32   |
|              din_exp_reg_1996             |    8   |
|              din_sig_reg_2003             |   23   |
|             din_sign_reg_1991             |    1   |
|            gmem_addr_1_reg_2344           |   32   |
|          gmem_addr_read_reg_1929          |   32   |
|                i_1_reg_1899               |   10   |
|                 i_reg_1875                |   10   |
|            icmp_ln106_reg_2319            |    1   |
|           icmp_ln271_1_reg_2035           |    1   |
|            icmp_ln282_reg_2076            |    1   |
|            icmp_ln292_reg_2237            |    1   |
|            icmp_ln306_reg_2248            |    1   |
|             icmp_ln90_reg_1904            |    1   |
|            in_shift_1_reg_2232            |   28   |
|             intensity_reg_1939            |   32   |
|                 k_reg_2047                |    3   |
|           latency_float_reg_2278          |   32   |
|              lshr_ln_reg_1908             |   31   |
|                mu_reg_1964                |   32   |
|               mul_i_reg_2181              |   32   |
|             mul_ln108_reg_2329            |   15   |
|               noise_reg_2273              |   32   |
|            or_i10_i12_reg_1882            |   32   |
|             or_ln18_1_reg_1944            |   32   |
|               or_ln_reg_1934              |   32   |
|      ref_4oPi_table_100_addr_reg_2015     |    4   |
|              result_reg_2201              |   29   |
|          results_sign_2_reg_2083          |    1   |
|second_order_float_sin_cos_K0_addr_reg_2141|    8   |
|second_order_float_sin_cos_K1_addr_reg_2146|    8   |
|second_order_float_sin_cos_K1_load_reg_2161|   23   |
|second_order_float_sin_cos_K2_addr_reg_2151|    8   |
|second_order_float_sin_cos_K2_load_reg_2166|   15   |
|            select_ln18_reg_2303           |    9   |
|            sext_ln32_3_reg_2191           |   58   |
|          sext_ln90_cast_reg_1894          |   64   |
|              shift_1_reg_2243             |   32   |
|            shl_ln108_2_reg_2350           |   25   |
|             shl_ln108_reg_2339            |    4   |
|             shl_ln291_reg_2227            |   32   |
|             sin_basis_reg_2063            |    1   |
|           spike_time_2_reg_2324           |    5   |
|            spikes_read_reg_1889           |   64   |
|             sub_ln506_reg_2106            |    8   |
|                sub_reg_1949               |   32   |
|                t1_reg_2156                |   29   |
|                t_2_reg_2253               |   32   |
|              tmp_16_reg_2100              |    1   |
|              tmp_19_reg_2298              |    1   |
|               tmp_1_reg_2258              |   32   |
|               tmp_4_reg_1919              |   30   |
|              tmp_7_i_reg_2126             |    7   |
|              tmp_8_i_reg_2207             |   16   |
|              tmp_9_i_reg_2212             |   13   |
|                tmp_reg_2111               |   32   |
|            trunc_ln104_reg_2314           |    5   |
|            trunc_ln108_reg_2334           |    2   |
|            trunc_ln342_reg_2293           |   23   |
|            trunc_ln379_reg_2020           |    4   |
|             trunc_ln4_reg_2171            |   22   |
|             trunc_ln5_reg_2176            |   14   |
|               u1_1_reg_1981               |   32   |
|                u1_reg_1969                |   32   |
|                u2_reg_1976                |   32   |
|                val_reg_2308               |   32   |
|             x_assign_reg_1986             |   32   |
|            xor_ln18_1_reg_1924            |    1   |
|             xor_ln18_reg_1913             |    1   |
|              xs_sign_reg_2288             |    1   |
|                z0_reg_2268                |   32   |
|             zext_ln32_reg_2196            |   58   |
|            zext_ln468_reg_2030            |   80   |
+-------------------------------------------+--------+
|                   Total                   |  2025  |
+-------------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------|------|------|------|--------||---------||---------||---------|
| grp_writeresp_fu_363 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_385  |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|   grp_access_fu_398  |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|   grp_access_fu_411  |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|   grp_access_fu_424  |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|      grp_fu_430      |  p0  |   3  |  32  |   96   ||    0    ||    14   |
|      grp_fu_430      |  p1  |   4  |  32  |   128  ||    0    ||    20   |
|      grp_fu_436      |  p0  |   3  |  32  |   96   ||    0    ||    14   |
|      grp_fu_436      |  p1  |   3  |  32  |   96   |
|      grp_fu_441      |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|      grp_fu_441      |  p1  |   2  |  32  |   64   |
|      grp_fu_449      |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|      grp_fu_449      |  p1  |   3  |  32  |   96   ||    0    ||    14   |
|      grp_fu_454      |  p0  |   4  |  32  |   128  ||    0    ||    20   |
|      grp_fu_476      |  p0  |   2  |  30  |   60   ||    0    ||    9    |
|      grp_fu_476      |  p1  |   2  |  29  |   58   ||    0    ||    9    |
|      grp_fu_480      |  p1  |   2  |  24  |   48   ||    0    ||    9    |
|----------------------|------|------|------|--------||---------||---------||---------|
|         Total        |      |      |      |  1056  || 27.9504 ||    0    ||   163   |
|----------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   38   |    -   |  1678  |  4924  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   27   |    0   |   163  |
|  Register |    -   |    -   |  2025  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   38   |   27   |  3703  |  5087  |
+-----------+--------+--------+--------+--------+
