// Seed: 1242350726
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4, id_5, id_6;
  module_2 modCall_1 ();
  assign modCall_1.id_4 = 0;
  integer id_7;
  assign module_1.type_5 = 0;
  final $display(1);
endmodule
module module_1 (
    output wand id_0,
    input  tri1 id_1
);
  id_3 :
  assert property (@(posedge id_3) id_3 < 1'b0 * id_3)
  else $display(1);
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2;
  wire id_1, id_2;
  uwire id_3 = 1, id_4;
endmodule
