------------------------------------------------
-- Radix-2 Butterfly
-- Lorenzo Lastrucci
------------------------------------------------
-- Entity Name       : RX_2
-- Architecture Name : RTL
------------------------------------------------

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use WORK.workpack.all;

entity RX_2 is
 	port    (    A,B : in COMPLEX;
		     X,Y : out COMPLEX);
end RX_2;

architecture RTL of RX_2 is
	signal T1R,T1I,T2R,T2I : signed(N downto 0);
begin
	T1R <= resize(A(0),T1R'length) + resize(B(0),T1R'length);
	T1I <= resize(A(1),T1R'length) + resize(B(1),T1R'length);
	T2R <= resize(A(0),T1R'length) - resize(B(0),T1R'length);
	T2I <= resize(A(1),T1R'length) - resize(B(1),T1R'length);

	X(0) <= T1R(N downto 1);
	X(1) <= T1I(N downto 1);
	Y(0) <= T2R(N downto 1);
	Y(1) <= T2I(N downto 1);
end RTL;
