Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 13c7beef8cba47ffa90589701ec6fe4f --debug typical --relax --mt 2 -L xbip_utils_v3_0_7 -L c_reg_fd_v12_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_3 -L xbip_dsp48_addsub_v3_0_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L axi_utils_v2_0_3 -L cordic_v6_0_11 -L xil_defaultlib -L floating_point_v7_0_13 -L xbip_dsp48_mult_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L div_gen_v5_1_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Nahid_tb_behav xil_defaultlib.Nahid_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_divisor_tdata [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:163]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port m_axis_dout_tdata [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:167]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port seladd4_1 [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/Nahid.sv:35]
WARNING: [VRFC 10-278] actual bit length 23 differs from formal bit length 24 for port y [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:49]
WARNING: [VRFC 10-278] actual bit length 23 differs from formal bit length 24 for port y [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:50]
WARNING: [VRFC 10-278] actual bit length 23 differs from formal bit length 24 for port y [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:51]
WARNING: [VRFC 10-278] actual bit length 23 differs from formal bit length 24 for port y [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:52]
WARNING: [VRFC 10-278] actual bit length 23 differs from formal bit length 24 for port y [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:53]
WARNING: [VRFC 10-278] actual bit length 23 differs from formal bit length 24 for port y [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:54]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 12 for port a [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:55]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 16 for port a [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:56]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 11 for port a [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:57]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 11 for port a [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:58]
WARNING: [VRFC 10-278] actual bit length 23 differs from formal bit length 24 for port y [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:59]
WARNING: [VRFC 10-278] actual bit length 23 differs from formal bit length 24 for port y [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:60]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 23 for port a [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:80]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 23 for port a [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:83]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 23 for port a [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:97]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 23 for port a [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:118]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 23 for port a [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:119]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 23 for port a [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:120]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 23 for port a [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:121]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 23 for port a [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:122]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 11 for port in [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:174]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 12 for port in [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:176]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 20 for port in [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:180]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 11 for port y [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:67]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 11 for port y [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:68]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 23 for port a [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:81]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 23 for port a [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:84]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 23 for port a [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:86]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 23 for port a [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:87]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 23 for port y [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:94]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 23 for port a [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:95]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 23 for port a [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:98]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 23 for port a [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:100]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 23 for port a [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:101]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 23 for port a [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:103]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 23 for port b [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:104]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 23 for port b [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:106]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 23 for port a [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:107]
WARNING: [VRFC 10-278] actual bit length 23 differs from formal bit length 24 for port c [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:134]
WARNING: [VRFC 10-278] actual bit length 20 differs from formal bit length 24 for port c [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:136]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 24 for port d [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:150]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/extend.sv:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package div_gen_v5_1_11.div_gen_v5_1_11_viv_comp
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_3.xbip_bram18k_v3_0_3_pkg
Compiling package div_gen_v5_1_11.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_11.pkg_addsub
Compiling package cordic_v6_0_11.cordic_v6_0_11_viv_comp
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package cordic_v6_0_11.cordic_pack
Compiling package cordic_v6_0_11.cordic_hdl_comps
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(WIDTH=12)
Compiling module xil_defaultlib.extend(WIDTH=16)
Compiling module xil_defaultlib.extend(WIDTH=20)
Compiling module xil_defaultlib.reduce
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux6
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2r
Compiling module xil_defaultlib.mux4r
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_11.c_addsub_lut6 [\c_addsub_lut6(c_width=13,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_11.c_addsub_viv [\c_addsub_viv(c_a_width=13,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_11.addsubreg_v [\addsubreg_v(c_bus_width=13,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_11.dividervdc_v [\dividervdc_v(bus_num=12,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_11.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_11.div_gen_v5_1_11_viv [\div_gen_v5_1_11_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_11.div_gen_v5_1_11 [\div_gen_v5_1_11(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="kintexuplus",add...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=2,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="kintexuplus",add...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=3,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="kintexuplus",add...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="kintexuplus",add...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="kintexuplus",add...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="kintexuplus",add...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=4,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="kintexuplus",add...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="kintexuplus",add...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="kintexuplus",add...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=1,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture synth of entity cordic_v6_0_11.addsub [\addsub(family="kintexuplus",add...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=5,family="kinte...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt_mod [\cordic_sqrt_mod(p_xdevicefamily...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay [\delay(delay_len=0,family="kinte...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=0,family="k...]
Compiling architecture struct_all of entity cordic_v6_0_11.delay_bit [\delay_bit(delay_len=5,family="k...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_sqrt [\cordic_sqrt(p_xdevicefamily="ki...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_synth [\cordic_v6_0_11_synth(c_architec...]
Compiling architecture synth of entity cordic_v6_0_11.cordic_v6_0_11_viv [\cordic_v6_0_11_viv(c_architectu...]
Compiling architecture xilinx of entity cordic_v6_0_11.cordic_v6_0_11 [\cordic_v6_0_11(c_architecture=2...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(WIDTH=11)
Compiling module xil_defaultlib.register(WIDTH=12)
Compiling module xil_defaultlib.register(WIDTH=20)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Nahid
Compiling module xil_defaultlib.Nahid_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Nahid_tb_behav
