INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/Lab/JK-FF-160_163/JK-FF-160_163.srcs/sources_1/new/jk_ff_160_163.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jk_ff_160_163
WARNING: [VRFC 10-3676] redeclaration of ansi port 'j' is not allowed [D:/HDL_PRAC/Lab/JK-FF-160_163/JK-FF-160_163.srcs/sources_1/new/jk_ff_160_163.v:31]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q_160_163' is not allowed [D:/HDL_PRAC/Lab/JK-FF-160_163/JK-FF-160_163.srcs/sources_1/new/jk_ff_160_163.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/Lab/JK-FF-160_163/JK-FF-160_163.srcs/sim_1/new/tb_jk_ff_160_163.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_jk_ff_160_163
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/Lab/JK-FF-160_163/JK-FF-160_163.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
