
*** Running vivado
    with args -log mdio_rw_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mdio_rw_test.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source mdio_rw_test.tcl -notrace
Command: synth_design -top mdio_rw_test -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10732 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 962.230 ; gain = 233.887
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mdio_rw_test' [D:/FPGA_Learning_Journey/Pro/ETH_MDIO_RW___/src/mdio_rw_test.v:2]
INFO: [Synth 8-6157] synthesizing module 'mdio_dri' [D:/FPGA_Learning_Journey/Pro/ETH_MDIO_RW___/src/mdio_dri.v:2]
	Parameter PHY_ADDR bound to: 5'b00100 
	Parameter CLK_DIV bound to: 6'b001010 
	Parameter st_idle bound to: 6'b000001 
	Parameter st_pre bound to: 6'b000010 
	Parameter st_start bound to: 6'b000100 
	Parameter st_addr bound to: 6'b001000 
	Parameter st_wr_data bound to: 6'b010000 
	Parameter st_rd_data bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'mdio_dri' (1#1) [D:/FPGA_Learning_Journey/Pro/ETH_MDIO_RW___/src/mdio_dri.v:2]
INFO: [Synth 8-6157] synthesizing module 'mdio_ctrl' [D:/FPGA_Learning_Journey/Pro/ETH_MDIO_RW___/src/mdio_ctrl.v:2]
	Parameter TIME_CNT bound to: 24'b000011110100001001000000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA_Learning_Journey/Pro/ETH_MDIO_RW___/src/mdio_ctrl.v:89]
INFO: [Synth 8-6155] done synthesizing module 'mdio_ctrl' (2#1) [D:/FPGA_Learning_Journey/Pro/ETH_MDIO_RW___/src/mdio_ctrl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mdio_rw_test' (3#1) [D:/FPGA_Learning_Journey/Pro/ETH_MDIO_RW___/src/mdio_rw_test.v:2]
WARNING: [Synth 8-3331] design mdio_ctrl has unconnected port op_rd_data[13]
WARNING: [Synth 8-3331] design mdio_ctrl has unconnected port op_rd_data[12]
WARNING: [Synth 8-3331] design mdio_ctrl has unconnected port op_rd_data[11]
WARNING: [Synth 8-3331] design mdio_ctrl has unconnected port op_rd_data[10]
WARNING: [Synth 8-3331] design mdio_ctrl has unconnected port op_rd_data[9]
WARNING: [Synth 8-3331] design mdio_ctrl has unconnected port op_rd_data[8]
WARNING: [Synth 8-3331] design mdio_ctrl has unconnected port op_rd_data[7]
WARNING: [Synth 8-3331] design mdio_ctrl has unconnected port op_rd_data[6]
WARNING: [Synth 8-3331] design mdio_ctrl has unconnected port op_rd_data[4]
WARNING: [Synth 8-3331] design mdio_ctrl has unconnected port op_rd_data[3]
WARNING: [Synth 8-3331] design mdio_ctrl has unconnected port op_rd_data[1]
WARNING: [Synth 8-3331] design mdio_ctrl has unconnected port op_rd_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1034.926 ; gain = 306.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1034.926 ; gain = 306.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1034.926 ; gain = 306.582
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1034.926 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/ETH_MDIO_RW___/project/project.srcs/constrs_1/new/ETH_MDIO.xdc]
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/ETH_MDIO_RW___/project/project.srcs/constrs_1/new/ETH_MDIO.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA_Learning_Journey/Pro/ETH_MDIO_RW___/project/project.srcs/constrs_1/new/ETH_MDIO.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mdio_rw_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mdio_rw_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1123.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1123.297 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1123.297 ; gain = 394.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1123.297 ; gain = 394.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1123.297 ; gain = 394.953
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'mdio_dri'
INFO: [Synth 8-5546] ROM "rd_data_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_rd_ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdio_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdio_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdio_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdio_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'flow_cnt_reg' in module 'mdio_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                           000001 |                           000001
                  st_pre |                           000010 |                           000010
                st_start |                           000100 |                           000100
                 st_addr |                           001000 |                           001000
              st_wr_data |                           010000 |                           010000
              st_rd_data |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'mdio_dri'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                  iSTATE |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'flow_cnt_reg' using encoding 'sequential' in module 'mdio_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1123.297 ; gain = 394.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	  22 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   6 Input      7 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	  22 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	  22 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mdio_dri 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  22 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   6 Input      7 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	  22 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	  22 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 10    
Module mdio_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "u_mdio_dri/op_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_mdio_dri/op_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_mdio_dri/st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_mdio_dri/st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_mdio_dri/st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_mdio_dri/op_rd_ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_mdio_dri/mdio_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_mdio_dri/mdio_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_mdio_dri/mdio_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_mdio_dri/mdio_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_mdio_dri/rd_data_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'u_mdio_ctrl/op_addr_reg[2]' (FDCE) to 'u_mdio_ctrl/op_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_mdio_ctrl/op_addr_reg[1]' (FDCE) to 'u_mdio_ctrl/op_addr_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_mdio_ctrl/op_addr_reg[3] )
INFO: [Synth 8-3886] merging instance 'u_mdio_ctrl/op_wr_data_reg[2]' (FDCE) to 'u_mdio_ctrl/op_wr_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_mdio_ctrl/op_wr_data_reg[3]' (FDCE) to 'u_mdio_ctrl/op_wr_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_mdio_ctrl/op_wr_data_reg[4]' (FDCE) to 'u_mdio_ctrl/op_wr_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_mdio_ctrl/op_wr_data_reg[5]' (FDCE) to 'u_mdio_ctrl/op_wr_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_mdio_ctrl/op_wr_data_reg[6]' (FDCE) to 'u_mdio_ctrl/op_wr_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_mdio_ctrl/op_wr_data_reg[7]' (FDCE) to 'u_mdio_ctrl/op_wr_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_mdio_ctrl/op_wr_data_reg[8]' (FDCE) to 'u_mdio_ctrl/op_wr_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_mdio_ctrl/op_wr_data_reg[9]' (FDCE) to 'u_mdio_ctrl/op_wr_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_mdio_ctrl/op_wr_data_reg[10]' (FDCE) to 'u_mdio_ctrl/op_wr_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_mdio_ctrl/op_wr_data_reg[11]' (FDCE) to 'u_mdio_ctrl/op_wr_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_mdio_ctrl/op_wr_data_reg[12]' (FDCE) to 'u_mdio_ctrl/op_wr_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_mdio_ctrl/op_wr_data_reg[13]' (FDCE) to 'u_mdio_ctrl/op_wr_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_mdio_ctrl/op_wr_data_reg[14]' (FDCE) to 'u_mdio_ctrl/op_wr_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_mdio_ctrl/op_wr_data_reg[0]' (FDCE) to 'u_mdio_ctrl/op_wr_data_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_mdio_ctrl/op_wr_data_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_mdio_dri/addr_t_reg[2]' (FDCE) to 'u_mdio_dri/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_mdio_dri/addr_t_reg[1]' (FDCE) to 'u_mdio_dri/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_mdio_dri/addr_t_reg[3]' (FDCE) to 'u_mdio_dri/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_mdio_dri/wr_data_t_reg[2]' (FDCE) to 'u_mdio_dri/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_mdio_dri/wr_data_t_reg[3]' (FDCE) to 'u_mdio_dri/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_mdio_dri/wr_data_t_reg[4]' (FDCE) to 'u_mdio_dri/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_mdio_dri/wr_data_t_reg[5]' (FDCE) to 'u_mdio_dri/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_mdio_dri/wr_data_t_reg[6]' (FDCE) to 'u_mdio_dri/wr_data_t_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_mdio_dri/wr_data_t_reg[7]' (FDCE) to 'u_mdio_dri/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_mdio_dri/wr_data_t_reg[8]' (FDCE) to 'u_mdio_dri/wr_data_t_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_mdio_dri/wr_data_t_reg[9]' (FDCE) to 'u_mdio_dri/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_mdio_dri/wr_data_t_reg[10]' (FDCE) to 'u_mdio_dri/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_mdio_dri/wr_data_t_reg[11]' (FDCE) to 'u_mdio_dri/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_mdio_dri/wr_data_t_reg[12]' (FDCE) to 'u_mdio_dri/wr_data_t_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_mdio_dri/wr_data_t_reg[13]' (FDCE) to 'u_mdio_dri/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_mdio_dri/wr_data_t_reg[14]' (FDCE) to 'u_mdio_dri/wr_data_t_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_mdio_dri/wr_data_t_reg[0]' (FDCE) to 'u_mdio_dri/wr_data_t_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1123.297 ; gain = 394.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1123.297 ; gain = 394.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1123.297 ; gain = 394.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1128.348 ; gain = 400.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1144.133 ; gain = 415.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1144.133 ; gain = 415.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1144.133 ; gain = 415.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1144.133 ; gain = 415.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1144.133 ; gain = 415.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1144.133 ; gain = 415.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     6|
|3     |LUT1   |     8|
|4     |LUT2   |    38|
|5     |LUT3   |     9|
|6     |LUT4   |    22|
|7     |LUT5   |    13|
|8     |LUT6   |    57|
|9     |FDCE   |    76|
|10    |FDPE   |     5|
|11    |IBUF   |     3|
|12    |IOBUF  |     1|
|13    |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+--------------+----------+------+
|      |Instance      |Module    |Cells |
+------+--------------+----------+------+
|1     |top           |          |   244|
|2     |  u_mdio_ctrl |mdio_ctrl |   105|
|3     |  u_mdio_dri  |mdio_dri  |   129|
+------+--------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1144.133 ; gain = 415.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1144.133 ; gain = 327.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1144.133 ; gain = 415.789
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1156.172 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1158.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1158.105 ; gain = 720.449
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1158.105 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_Learning_Journey/Pro/ETH_MDIO_RW___/project/project.runs/synth_1/mdio_rw_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mdio_rw_test_utilization_synth.rpt -pb mdio_rw_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  2 19:19:46 2025...
