<profile>

<section name = "Vitis HLS Report for 'kernel_matmul_Pipeline_VITIS_LOOP_17_1'" level="0">
<item name = "Date">Mon Sep 15 13:34:09 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">matmul_simple_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, 0, 0, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_17_1">?, ?, 11, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 135, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 54, -</column>
<column name="Register">-, -, 204, 32, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln17_fu_119_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln19_fu_137_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_block_pp0_stage0_11001_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001_grp2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln17_fu_113_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 10, 20</column>
<column name="gmem0_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem0_blk_n_R">9, 2, 1, 2</column>
<column name="i_fu_60">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp1_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp2_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="gmem0_addr_read_reg_198">32, 0, 32, 0</column>
<column name="gmem0_addr_reg_192">64, 0, 64, 0</column>
<column name="i_1_reg_183">10, 0, 10, 0</column>
<column name="i_fu_60">10, 0, 10, 0</column>
<column name="i_1_reg_183">64, 32, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, kernel_matmul_Pipeline_VITIS_LOOP_17_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, kernel_matmul_Pipeline_VITIS_LOOP_17_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, kernel_matmul_Pipeline_VITIS_LOOP_17_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, kernel_matmul_Pipeline_VITIS_LOOP_17_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, kernel_matmul_Pipeline_VITIS_LOOP_17_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, kernel_matmul_Pipeline_VITIS_LOOP_17_1, return value</column>
<column name="m_axi_gmem0_0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WDATA">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WSTRB">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RDATA">in, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RFIFONUM">in, 9, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="select_ln17_1">in, 32, ap_none, select_ln17_1, scalar</column>
<column name="i_vec">in, 64, ap_none, i_vec, scalar</column>
<column name="vec_local_address0">out, 10, ap_memory, vec_local, array</column>
<column name="vec_local_ce0">out, 1, ap_memory, vec_local, array</column>
<column name="vec_local_we0">out, 1, ap_memory, vec_local, array</column>
<column name="vec_local_d0">out, 32, ap_memory, vec_local, array</column>
</table>
</item>
</section>
</profile>
