{
	"route__net": 555,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 157,
	"route__wirelength__iter:1": 8276,
	"route__drc_errors__iter:2": 88,
	"route__wirelength__iter:2": 8208,
	"route__drc_errors__iter:3": 62,
	"route__wirelength__iter:3": 8170,
	"route__drc_errors__iter:4": 8,
	"route__wirelength__iter:4": 8152,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 8152,
	"route__drc_errors": 0,
	"route__wirelength": 8152,
	"route__vias": 3208,
	"route__vias__singlecut": 3208,
	"route__vias__multicut": 0,
	"design__io": 36,
	"design__die__area": 13659.1,
	"design__core__area": 9819.42,
	"design__instance__count": 677,
	"design__instance__area": 5039.83,
	"design__instance__count__stdcell": 677,
	"design__instance__area__stdcell": 5039.83,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.513252,
	"design__instance__utilization__stdcell": 0.513252,
	"design__instance__count__class:fill_cell": 72,
	"design__instance__count__class:tap_cell": 133,
	"design__instance__count__class:clock_buffer": 10,
	"design__instance__count__class:timing_repair_buffer": 74,
	"design__instance__count__class:inverter": 77,
	"design__instance__count__class:clock_inverter": 6,
	"design__instance__count__class:sequential_cell": 72,
	"design__instance__count__class:multi_input_combinational_cell": 305,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}