module FA(a, b, cin, sum, cout);

    input a, b, cin;
    output sum, cout;

    assign sum = a ^ b ^ cin;
    assign cout = (a & b) | (b & cin) | (cin & a);

endmodule

module CSAlike (result, carry, A, B, C);

    input [63:0] A, B, C;
    output [63:0] result, carry;
    wire [63:0] sum_temp;
    wire [63:0] carry_temp;

    genvar i;

    assign carry_temp[0] = 0;
    assign sum_temp[63] = 0;

    generate
        for (i = 0; i < 63; i = i + 1) begin
            FA fa(
                .a(A[i]), 
                .b(B[i]), 
                .cin(C[i]), 
                .sum(sum_temp[i]), 
                .cout(carry_temp[i+1])
            );
        end
    endgenerate

    assign result = sum_temp;
    assign carry = carry_temp;

endmodule

module addIntermedaiteWires(Res, carry, normalizedWires);

input [2047:0] normalizedWires;
output [63:0] Res, carry;

wire [63:0] wiresMultiplied[31:0];
wire [63:0] intermediateWiresStage1[21:0];
wire [63:0] intermediateWiresStage2[14:0];
wire [63:0] intermediateWiresStage3[9:0];
wire [63:0] intermediateWiresStage4[6:0];
wire [63:0] intermediateWiresStage5[4:0];
wire [63:0] intermediateWiresStage6[3:0];
wire [63:0] intermediateWiresStage7[2:0];

genvar i, j;
generate
    for (i = 0; i < 32; i = i + 1)
        for (j = 0; j < 64; j = j + 1)
            assign wiresMultiplied[i][j] = normalizedWires[i * 64 + j];
endgenerate

generate
    for (i = 0; i < 10; i = i + 1)
    begin
        CSAlike parallelAdderStage1(intermediateWiresStage1[2 * i + 0], intermediateWiresStage1[2 * i + 1], wiresMultiplied[3 * i + 0], wiresMultiplied[3 * i + 1], wiresMultiplied[3 * i + 2]);
    end
endgenerate

generate
    for (i = 0; i < 7; i = i + 1)
    begin
        CSAlike parallelAdderStage2(intermediateWiresStage2[2 * i + 0], intermediateWiresStage2[2 * i + 1], intermediateWiresStage1[3 * i + 0], intermediateWiresStage1[3 * i + 1], intermediateWiresStage1[3 * i + 2]);
    end
endgenerate

generate
    for (i = 0; i < 5; i = i + 1)
    begin
        CSAlike parallelAdderStage3(intermediateWiresStage3[2 * i + 0], intermediateWiresStage3[2 * i + 1], intermediateWiresStage2[3 * i + 0], intermediateWiresStage2[3 * i + 1], intermediateWiresStage2[3 * i + 2]);
    end
endgenerate

generate
    for (i = 0; i < 3; i = i + 1)
    begin
        CSAlike parallelAdderStage4(intermediateWiresStage4[2 * i + 0], intermediateWiresStage4[2 * i + 1], intermediateWiresStage3[3 * i + 0], intermediateWiresStage3[3 * i + 1], intermediateWiresStage3[3 * i + 2]);
    end
endgenerate

generate
    for (i = 0; i < 2; i = i + 1)
    begin
        CSAlike parallelAdderStage5(intermediateWiresStage5[2 * i + 0], intermediateWiresStage5[2 * i + 1], intermediateWiresStage4[3 * i + 0], intermediateWiresStage4[3 * i + 1], intermediateWiresStage4[3 * i + 2]);
    end
endgenerate

generate
    for (i = 0; i < 1; i = i + 1)
    begin
        CSAlike parallelAdderStage6(intermediateWiresStage6[2 * i + 0], intermediateWiresStage6[2 * i + 1], intermediateWiresStage5[3 * i + 0], intermediateWiresStage5[3 * i + 1], intermediateWiresStage5[3 * i + 2]);
    end
endgenerate

generate
    for (i = 0; i < 1; i = i + 1)
    begin
        CSAlike parallelAdderStage7(intermediateWiresStage7[2 * i + 0], intermediateWiresStage7[2 * i + 1], intermediateWiresStage6[3 * i + 0], intermediateWiresStage6[3 * i + 1], intermediateWiresStage6[3 * i + 2]);
    end
endgenerate

generate
    for (i = 0; i < 1; i = i + 1)
    begin
        CSAlike finalStage(Res, carry, intermediateWiresStage7[3 * i + 0], intermediateWiresStage7[3 * i + 1], intermediateWiresStage7[3 * i + 2]);
    end
endgenerate

assign intermediateWiresStage1[20] = wiresMultiplied[30];
assign intermediateWiresStage1[21] = wiresMultiplied[31];

assign intermediateWiresStage2[14] = intermediateWiresStage1[21];

assign intermediateWiresStage4[6] = intermediateWiresStage3[9];

assign intermediateWiresStage5[4] = intermediateWiresStage4[6];

assign intermediateWiresStage6[3] = intermediateWiresStage5[4];
assign intermediateWiresStage6[2] = intermediateWiresStage5[3];

assign intermediateWiresStage7[2] = intermediateWiresStage6[3];

endmodule

module addResWithCarry (Res_out, Res_in, carry_in);

    input [63:0] Res_in, carry_in;
    output [63:0] Res_out;

    assign Res_out = Res_in + carry_in;

endmodule

module multiplyAllBits(normalizedWires, A, B);

    input [31:0] A, B;
    output [2047:0] normalizedWires;

    wire [63:0] wiresMultiplied[31:0];

    genvar i, j;
    generate
        for (i = 0; i < 32; i = i + 1)
            assign wiresMultiplied[i] = ({32{B[i]}} & A) << i;
    endgenerate

    generate
        for (i = 0; i < 32; i = i + 1)
            for (j = 0; j < 64; j = j + 1)
                assign normalizedWires[i * 64 + j] = wiresMultiplied[i][j];
    endgenerate

endmodule

module csa_multiplier_with_stalled_output(Res, OVF, A, B, clk, reset, enable);

    input [31:0] A, B;
    input clk, reset, enable;
    
    output reg [63:0] Res;
    output wire OVF;

    reg [31:0] A_in, B_in;
    wire [2047:0] normalizedWires;
    wire [63:0] secondStage_Res, secondStage_carry;
    wire [31:0] A_imm, B_imm;
    wire [63:0] Res_imm, finalRes;
    wire doNegateRes;

    assign A_imm = (A_in[31]) ? ~A_in + 1 : A_in; // Correct negation for Verilog
    assign B_imm = (B_in[31]) ? ~B_in + 1 : B_in; // Correct negation for Verilog

    assign finalRes = (Res_imm != 0 && doNegateRes) ? ~Res_imm + 1 : Res_imm; // Correct negation for Verilog
    assign doNegateRes = A_in[31] ^ B_in[31];

    multiplyAllBits firstStage(normalizedWires, A_imm, B_imm);
    addIntermedaiteWires secondStage(secondStage_Res, secondStage_carry, normalizedWires);
    addResWithCarry thirdStage(Res_imm, secondStage_Res, secondStage_carry);

    assign OVF = (Res[63] ^ A[31]) & (Res[63] ^ B[31]);

    always @(posedge clk or posedge reset) begin
        if (reset) begin
            A_in <= 0;
            B_in <= 0;
            Res <= 0;
        end else if (clk & enable) begin
            A_in <= A;
            B_in <= B;
        end else if (!clk) begin
            Res <= finalRes;
        end else begin
            A_in <= A_in;
            B_in <= B_in;
        end
    end
endmodule