
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1;
1
set RST_NAME "reset";
reset
set TOP_MOD_NAME "part2";
part2
set SRC_FILE "../part2.sv";
../part2.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE [list "file1.sv" "file2.sv"];
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Compiling source file ../part2.sv
Warning:  ../part2.sv:37: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../part2.sv:38: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../part2.sv:40: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../part2.sv:42: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../part2.sv:61: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../part2.sv:64: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../part2.sv:69: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../part2.sv:98: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../part2.sv:101: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../part2.sv:106: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../part2.sv:113: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../part2.sv:114: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../part2.sv:115: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../part2.sv:116: The construct 'immediate assertion' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../part2.sv:113: delay controls are ignored for synthesis. (VER-176)
Warning:  ../part2.sv:114: delay controls are ignored for synthesis. (VER-176)
Warning:  ../part2.sv:115: delay controls are ignored for synthesis. (VER-176)
Warning:  ../part2.sv:116: delay controls are ignored for synthesis. (VER-176)
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine part2 line 23 in file
		'../part2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   enable_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part2 line 50 in file
		'../part2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      a_reg_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part2 line 87 in file
		'../part2.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        f_reg        | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  ../part2.sv:112: Netlist for always block is empty. (ELAB-985)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'part2'.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] valid_in}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] valid_in}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'part2'
 Implement Synthetic for 'part2'.

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02     527.7      0.13       0.4      17.7                           12423.9004
    0:00:02     527.2      0.13       0.4      17.7                           12409.5469
    0:00:02     527.2      0.13       0.4      17.7                           12409.5469
    0:00:02     526.1      0.13       0.4      16.3                           12376.9355
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'part2_DP_OP_11J1_122_5011_1'
Information: Added key list 'DesignWare' to design 'part2'. (DDB-72)
    0:00:02     460.4      0.03       0.0      17.8                           9733.7402



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02     460.4      0.03       0.0      17.8                           9733.7402
    0:00:02     460.4      0.03       0.0      17.8                           9733.7402
    0:00:02     460.4      0.03       0.0      17.8                           9733.7402
    0:00:02     460.4      0.03       0.0      17.8                           9733.7402
    0:00:02     482.8      0.00       0.0      18.6                           10482.4873
    0:00:02     482.8      0.00       0.0      18.6                           10482.4873
    0:00:02     482.8      0.00       0.0      18.6                           10482.4873
    0:00:02     482.8      0.00       0.0      18.6                           10482.4873
    0:00:02     482.8      0.00       0.0      18.6                           10482.4873
    0:00:02     482.8      0.00       0.0      18.6                           10482.4873
    0:00:02     482.8      0.00       0.0      18.6                           10482.4873
    0:00:02     482.8      0.00       0.0      18.6                           10482.4873
    0:00:02     482.8      0.00       0.0      18.6                           10482.4873

  Beginning Delay Optimization
  ----------------------------
    0:00:02     482.8      0.00       0.0      18.6                           10482.4873
    0:00:02     482.8      0.00       0.0      18.6                           10482.4873
    0:00:02     482.8      0.00       0.0      18.6                           10482.4873
    0:00:02     482.8      0.00       0.0      18.6                           10482.4873
    0:00:02     482.8      0.00       0.0      18.6                           10482.4873
    0:00:02     482.8      0.00       0.0      18.6                           10482.4873
    0:00:02     482.8      0.00       0.0      18.6                           10482.4873
    0:00:02     482.8      0.00       0.0      18.6                           10482.4873


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02     482.8      0.00       0.0      18.6                           10482.4873
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:02     483.3      0.00       0.0       0.0                           10503.6875
    0:00:02     483.3      0.00       0.0       0.0                           10503.6875

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02     483.3      0.00       0.0       0.0                           10503.6875
    0:00:03     472.7      0.00       0.0       0.0                           10187.9170


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     472.7      0.00       0.0       0.0                           10187.9170
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
    0:00:03     453.3      0.00       0.0       0.0                           9468.5156
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : part2
Version: J-2014.09-SP5-2
Date   : Tue Sep 24 03:23:59 2019
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           32
Number of nets:                           337
Number of cells:                          287
Number of combinational cells:            257
Number of sequential cells:                30
Number of macros/black boxes:               0
Number of buf/inv:                         48
Number of references:                      16

Combinational area:                317.604001
Buf/Inv area:                       25.536000
Noncombinational area:             135.659995
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                   453.263996
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : part2
Version: J-2014.09-SP5-2
Date   : Tue Sep 24 03:23:59 2019
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
part2                  5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 236.0578 uW   (78%)
  Net Switching Power  =  68.0480 uW   (22%)
                         ---------
Total Dynamic Power    = 304.1057 uW  (100%)

Cell Leakage Power     =   8.9277 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register         182.4336           13.2941        2.3451e+03          198.0729  (  63.28%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     53.6241           54.7538        6.5826e+03          114.9606  (  36.72%)
--------------------------------------------------------------------------------------------------
Total            236.0578 uW        68.0480 uW     8.9277e+03 nW       313.0335 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : part2
Version: J-2014.09-SP5-2
Date   : Tue Sep 24 03:23:59 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: a_reg_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f_reg[19] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  part2              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  a_reg_reg[5]/CK (DFF_X1)                 0.00       0.00 r
  a_reg_reg[5]/Q (DFF_X1)                  0.10       0.10 r
  U138/ZN (AND2_X1)                        0.05       0.16 r
  U146/S (FA_X1)                           0.11       0.27 f
  U148/S (FA_X1)                           0.13       0.41 r
  U156/ZN (OR2_X1)                         0.05       0.45 r
  U157/ZN (INV_X1)                         0.03       0.48 f
  U158/ZN (NOR2_X1)                        0.04       0.52 r
  U180/ZN (NAND2_X1)                       0.03       0.54 f
  U181/ZN (NAND2_X1)                       0.04       0.58 r
  U194/ZN (AOI21_X1)                       0.03       0.62 f
  U206/ZN (OAI211_X1)                      0.06       0.67 r
  U279/CO (HA_X1)                          0.06       0.74 r
  U299/CO (HA_X1)                          0.07       0.80 r
  U311/ZN (NAND2_X1)                       0.03       0.83 f
  U312/ZN (OAI211_X1)                      0.03       0.87 r
  U314/ZN (NAND2_X1)                       0.03       0.89 f
  f_reg[19]/D (DFF_X1)                     0.01       0.90 f
  data arrival time                                   0.90

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  f_reg[19]/CK (DFF_X1)                    0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.90
  -----------------------------------------------------------
  slack (MET)                                         0.06


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/vgoyal/myese507/ese507_proj1/part2/synth/gates.v'.
1
quit

Thank you...
