{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712071838948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712071838954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 23:30:38 2024 " "Processing started: Tue Apr 02 23:30:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712071838954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071838954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Avalon_MM_Study -c Avalon_MM_Study " "Command: quartus_map --read_settings_files=on --write_settings_files=off Avalon_MM_Study -c Avalon_MM_Study" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071838954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712071839383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712071839383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/component_tutorial.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/component_tutorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 component_tutorial " "Found entity 1: component_tutorial" {  } { { "component_tutorial/component_tutorial.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/component_tutorial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/embedded_system.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/embedded_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system " "Found entity 1: embedded_system" {  } { { "component_tutorial/embedded_system/synthesis/embedded_system.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/embedded_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_irq_mapper " "Found entity 1: embedded_system_irq_mapper" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0 " "Found entity 1: embedded_system_mm_interconnect_0" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: embedded_system_mm_interconnect_0_avalon_st_adapter" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: embedded_system_mm_interconnect_0_rsp_mux_001" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846265 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_rsp_mux " "Found entity 1: embedded_system_mm_interconnect_0_rsp_mux" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_rsp_demux " "Found entity 1: embedded_system_mm_interconnect_0_rsp_demux" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: embedded_system_mm_interconnect_0_cmd_mux_001" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_cmd_mux " "Found entity 1: embedded_system_mm_interconnect_0_cmd_mux" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: embedded_system_mm_interconnect_0_cmd_demux_001" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_cmd_demux " "Found entity 1: embedded_system_mm_interconnect_0_cmd_demux" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712071846274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712071846275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: embedded_system_mm_interconnect_0_router_003_default_decode" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846275 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_mm_interconnect_0_router_003 " "Found entity 2: embedded_system_mm_interconnect_0_router_003" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712071846276 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712071846276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: embedded_system_mm_interconnect_0_router_002_default_decode" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846277 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_mm_interconnect_0_router_002 " "Found entity 2: embedded_system_mm_interconnect_0_router_002" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846277 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712071846278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712071846278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: embedded_system_mm_interconnect_0_router_001_default_decode" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846279 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_mm_interconnect_0_router_001 " "Found entity 2: embedded_system_mm_interconnect_0_router_001" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embedded_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712071846280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embedded_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at embedded_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712071846280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_mm_interconnect_0_router_default_decode " "Found entity 1: embedded_system_mm_interconnect_0_router_default_decode" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846280 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_mm_interconnect_0_router " "Found entity 2: embedded_system_mm_interconnect_0_router" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/reg32_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/reg32_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32_avalon_interface " "Found entity 1: reg32_avalon_interface" {  } { { "component_tutorial/embedded_system/synthesis/submodules/reg32_avalon_interface.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/reg32_avalon_interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_onchip_memory2_0 " "Found entity 1: embedded_system_onchip_memory2_0" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_gen2_0 " "Found entity 1: embedded_system_nios2_gen2_0" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: embedded_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846313 ""} { "Info" "ISGN_ENTITY_NAME" "2 embedded_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: embedded_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846313 ""} { "Info" "ISGN_ENTITY_NAME" "3 embedded_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: embedded_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846313 ""} { "Info" "ISGN_ENTITY_NAME" "4 embedded_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: embedded_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846313 ""} { "Info" "ISGN_ENTITY_NAME" "5 embedded_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: embedded_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846313 ""} { "Info" "ISGN_ENTITY_NAME" "6 embedded_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: embedded_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846313 ""} { "Info" "ISGN_ENTITY_NAME" "7 embedded_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: embedded_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846313 ""} { "Info" "ISGN_ENTITY_NAME" "8 embedded_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: embedded_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846313 ""} { "Info" "ISGN_ENTITY_NAME" "9 embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846313 ""} { "Info" "ISGN_ENTITY_NAME" "10 embedded_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: embedded_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846313 ""} { "Info" "ISGN_ENTITY_NAME" "11 embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846313 ""} { "Info" "ISGN_ENTITY_NAME" "12 embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846313 ""} { "Info" "ISGN_ENTITY_NAME" "13 embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846313 ""} { "Info" "ISGN_ENTITY_NAME" "14 embedded_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: embedded_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846313 ""} { "Info" "ISGN_ENTITY_NAME" "15 embedded_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: embedded_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846313 ""} { "Info" "ISGN_ENTITY_NAME" "16 embedded_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: embedded_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846313 ""} { "Info" "ISGN_ENTITY_NAME" "17 embedded_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: embedded_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846313 ""} { "Info" "ISGN_ENTITY_NAME" "18 embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846313 ""} { "Info" "ISGN_ENTITY_NAME" "19 embedded_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: embedded_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846313 ""} { "Info" "ISGN_ENTITY_NAME" "20 embedded_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: embedded_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846313 ""} { "Info" "ISGN_ENTITY_NAME" "21 embedded_system_nios2_gen2_0_cpu " "Found entity 21: embedded_system_nios2_gen2_0_cpu" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: embedded_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: embedded_system_nios2_gen2_0_cpu_test_bench" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/reg32.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mm_study_blinky.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mm_study_blinky.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinkies " "Found entity 1: blinkies" {  } { { "Avalon_MM_Study_Blinky.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/Avalon_MM_Study_Blinky.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mm_study_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mm_study_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Avalon_MM_Study_Top " "Found entity 1: Avalon_MM_Study_Top" {  } { { "Avalon_MM_Study_Top.bdf" "" { Schematic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/Avalon_MM_Study_Top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32_avalon_interface " "Found entity 1: reg32_avalon_interface" {  } { { "reg32_avalon_interface.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/reg32_avalon_interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_tutorial/hex7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file component_tutorial/hex7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "component_tutorial/hex7seg.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/hex7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846332 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "component_tutorial " "Elaborating entity \"component_tutorial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712071846442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system embedded_system:U0 " "Elaborating entity \"embedded_system\" for hierarchy \"embedded_system:U0\"" {  } { { "component_tutorial/component_tutorial.v" "U0" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/component_tutorial.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0 embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"embedded_system_nios2_gen2_0\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\"" {  } { { "component_tutorial/embedded_system/synthesis/embedded_system.v" "nios2_gen2_0" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/embedded_system.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0.v" "cpu" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_test_bench embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_test_bench:the_embedded_system_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_test_bench\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_test_bench:the_embedded_system_nios2_gen2_0_cpu_test_bench\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_register_bank_a_module embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_register_bank_a_module:embedded_system_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_register_bank_a_module:embedded_system_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "embedded_system_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_register_bank_a_module:embedded_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_register_bank_a_module:embedded_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_register_bank_a_module:embedded_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_register_bank_a_module:embedded_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_register_bank_a_module:embedded_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_register_bank_a_module:embedded_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846619 ""}  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712071846619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vlc1 " "Found entity 1: altsyncram_vlc1" {  } { { "db/altsyncram_vlc1.tdf" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/db/altsyncram_vlc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vlc1 embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_register_bank_a_module:embedded_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated " "Elaborating entity \"altsyncram_vlc1\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_register_bank_a_module:embedded_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_register_bank_b_module embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_register_bank_b_module:embedded_system_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_register_bank_b_module:embedded_system_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "embedded_system_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_debug embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846724 ""}  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712071846724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_break embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_break:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_break:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_xbrk embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_dbrk embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_itrace embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_td_mode embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|embedded_system_nios2_gen2_0_cpu_nios2_oci_td_mode:embedded_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|embedded_system_nios2_gen2_0_cpu_nios2_oci_td_mode:embedded_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "embedded_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo\|embedded_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo\|embedded_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo\|embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo\|embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo\|embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo\|embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_pib embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_pib:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_pib:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_oci_im embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_im:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_im:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_avalon_reg embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_embedded_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_embedded_system_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_nios2_ocimem embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem\|embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_system_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem\|embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_system_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "embedded_system_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem\|embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem\|embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem\|embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem\|embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem\|embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem\|embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071846951 ""}  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712071846951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c71 " "Found entity 1: altsyncram_3c71" {  } { { "db/altsyncram_3c71.tdf" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/db/altsyncram_3c71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071846991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071846991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3c71 embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem\|embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated " "Elaborating entity \"altsyncram_3c71\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_ocimem:the_embedded_system_nios2_gen2_0_cpu_nios2_ocimem\|embedded_system_nios2_gen2_0_cpu_ociram_sp_ram_module:embedded_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071846995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_debug_slave_tck embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|embedded_system_nios2_gen2_0_cpu_debug_slave_tck:the_embedded_system_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|embedded_system_nios2_gen2_0_cpu_debug_slave_tck:the_embedded_system_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_embedded_system_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_embedded_system_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "embedded_system_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071847084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071847084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071847084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071847084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071847084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071847084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071847084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071847084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071847084 ""}  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712071847084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847086 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_embedded_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:embedded_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_onchip_memory2_0 embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"embedded_system_onchip_memory2_0\" for hierarchy \"embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "component_tutorial/embedded_system/synthesis/embedded_system.v" "onchip_memory2_0" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/embedded_system.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071847663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file embedded_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"embedded_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071847663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071847663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071847663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071847663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071847663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071847663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071847663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071847663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071847663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071847663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071847663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712071847663 ""}  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712071847663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_duh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_duh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_duh1 " "Found entity 1: altsyncram_duh1" {  } { { "db/altsyncram_duh1.tdf" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/db/altsyncram_duh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071847701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071847701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_duh1 embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_duh1:auto_generated " "Elaborating entity \"altsyncram_duh1\" for hierarchy \"embedded_system:U0\|embedded_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_duh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32_avalon_interface embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0 " "Elaborating entity \"reg32_avalon_interface\" for hierarchy \"embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\"" {  } { { "component_tutorial/embedded_system/synthesis/embedded_system.v" "reg32_avalon_interface_0" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/embedded_system.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1 " "Elaborating entity \"reg32\" for hierarchy \"embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/reg32_avalon_interface.v" "U1" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/reg32_avalon_interface.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"embedded_system_mm_interconnect_0\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "component_tutorial/embedded_system/synthesis/embedded_system.v" "mm_interconnect_0" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/embedded_system.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reg32_avalon_interface_0_avalon_slave_0_translator\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "reg32_avalon_interface_0_avalon_slave_0_translator" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "reg32_avalon_interface_0_avalon_slave_0_agent" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reg32_avalon_interface_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "reg32_avalon_interface_0_avalon_slave_0_agent_rsp_fifo" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router:router " "Elaborating entity \"embedded_system_mm_interconnect_0_router\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router:router\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "router" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071847993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_default_decode embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router:router\|embedded_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"embedded_system_mm_interconnect_0_router_default_decode\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router:router\|embedded_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_001 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"embedded_system_mm_interconnect_0_router_001\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_001:router_001\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "router_001" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_001_default_decode embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_001:router_001\|embedded_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"embedded_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_001:router_001\|embedded_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_002 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"embedded_system_mm_interconnect_0_router_002\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_002:router_002\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_002_default_decode embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_002:router_002\|embedded_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"embedded_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_002:router_002\|embedded_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_003 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"embedded_system_mm_interconnect_0_router_003\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_003:router_003\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "router_003" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_router_003_default_decode embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_003:router_003\|embedded_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"embedded_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_router_003:router_003\|embedded_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_cmd_demux embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"embedded_system_mm_interconnect_0_cmd_demux\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_cmd_demux_001 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"embedded_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_cmd_mux embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"embedded_system_mm_interconnect_0_cmd_mux\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_cmd_mux_001 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"embedded_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_rsp_demux embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"embedded_system_mm_interconnect_0_rsp_demux\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_rsp_mux embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"embedded_system_mm_interconnect_0_rsp_mux\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_rsp_mux_001 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"embedded_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_avalon_st_adapter embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"embedded_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0.v" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"embedded_system:U0\|embedded_system_mm_interconnect_0:mm_interconnect_0\|embedded_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|embedded_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_system_irq_mapper embedded_system:U0\|embedded_system_irq_mapper:irq_mapper " "Elaborating entity \"embedded_system_irq_mapper\" for hierarchy \"embedded_system:U0\|embedded_system_irq_mapper:irq_mapper\"" {  } { { "component_tutorial/embedded_system/synthesis/embedded_system.v" "irq_mapper" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/embedded_system.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller embedded_system:U0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"embedded_system:U0\|altera_reset_controller:rst_controller\"" {  } { { "component_tutorial/embedded_system/synthesis/embedded_system.v" "rst_controller" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/embedded_system.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer embedded_system:U0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"embedded_system:U0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer embedded_system:U0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"embedded_system:U0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller embedded_system:U0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"embedded_system:U0\|altera_reset_controller:rst_controller_001\"" {  } { { "component_tutorial/embedded_system/synthesis/embedded_system.v" "rst_controller_001" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/embedded_system.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:h0 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:h0\"" {  } { { "component_tutorial/component_tutorial.v" "h0" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/component_tutorial.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071848230 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712071848907 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.04.02.23:30:51 Progress: Loading sldf7d93849/alt_sld_fab_wrapper_hw.tcl " "2024.04.02.23:30:51 Progress: Loading sldf7d93849/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071851733 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071853951 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071854026 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071857424 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071857510 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071857597 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071857701 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071857713 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071857714 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712071858432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf7d93849/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf7d93849/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf7d93849/alt_sld_fab.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/db/ip/sldf7d93849/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071858633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071858633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071858703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071858703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071858714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071858714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071858769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071858769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071858844 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071858844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071858844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/db/ip/sldf7d93849/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712071858904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071858904 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712071861148 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1712071861231 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1712071861231 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071861804 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712071862766 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1712071862844 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1712071862844 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071862947 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/output_files/Avalon_MM_Study.map.smsg " "Generated suppressed messages file C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/output_files/Avalon_MM_Study.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071863536 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712071865537 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712071865537 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1715 " "Implemented 1715 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712071865851 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712071865851 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1552 " "Implemented 1552 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712071865851 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1712071865851 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712071865851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712071865892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 23:31:05 2024 " "Processing ended: Tue Apr 02 23:31:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712071865892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712071865892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712071865892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712071865892 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1712071867574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712071867580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 23:31:06 2024 " "Processing started: Tue Apr 02 23:31:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712071867580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712071867580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Avalon_MM_Study -c Avalon_MM_Study " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Avalon_MM_Study -c Avalon_MM_Study" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712071867581 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712071868558 ""}
{ "Info" "0" "" "Project  = Avalon_MM_Study" {  } {  } 0 0 "Project  = Avalon_MM_Study" 0 0 "Fitter" 0 0 1712071868559 ""}
{ "Info" "0" "" "Revision = Avalon_MM_Study" {  } {  } 0 0 "Revision = Avalon_MM_Study" 0 0 "Fitter" 0 0 1712071868559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1712071868664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1712071868664 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Avalon_MM_Study 10CL025YU256I7G " "Selected device 10CL025YU256I7G for design \"Avalon_MM_Study\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712071868685 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712071868727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712071868727 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712071868987 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712071869013 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256A7G " "Device 10CL006YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712071869298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256I7G " "Device 10CL006YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712071869298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256A7G " "Device 10CL010YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712071869298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256I7G " "Device 10CL010YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712071869298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256A7G " "Device 10CL016YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712071869298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256I7G " "Device 10CL016YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712071869298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256A7G " "Device 10CL025YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712071869298 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712071869298 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 5334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712071869338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 5336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712071869338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 5338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712071869338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 5340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712071869338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 5342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712071869338 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712071869338 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712071869349 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1712071869415 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "No exact pin location assignment(s) for 30 pins of 30 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1712071869743 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712071870083 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1712071870083 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712071870083 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712071870083 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1712071870083 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1712071870083 ""}
{ "Info" "ISTA_SDC_FOUND" "component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1712071870094 ""}
{ "Info" "ISTA_SDC_FOUND" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1712071870099 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready CLOCK_50 " "Register embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712071870131 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1712071870131 "|component_tutorial|CLOCK_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712071870146 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712071870146 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1712071870146 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1712071870151 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712071870151 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712071870151 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712071870151 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1712071870151 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node CLOCK_50~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712071870341 ""}  } { { "component_tutorial/component_tutorial.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/component_tutorial.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 5323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712071870341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712071870341 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 4953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712071870341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[0\]~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node KEY\[0\]~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712071870341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_system:U0\|altera_reset_controller:rst_controller\|merged_reset~0 " "Destination node embedded_system:U0\|altera_reset_controller:rst_controller\|merged_reset~0" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 3010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712071870341 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712071870341 ""}  } { { "component_tutorial/component_tutorial.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/component_tutorial.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 5324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712071870341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "embedded_system:U0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node embedded_system:U0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712071870341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 1514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712071870341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_system:U0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node embedded_system:U0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 2153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712071870341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|embedded_system_nios2_gen2_0_cpu_nios2_oci:the_embedded_system_nios2_gen2_0_cpu_nios2_oci\|embedded_system_nios2_gen2_0_cpu_nios2_oci_debug:the_embedded_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712071870341 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712071870341 ""}  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712071870341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "embedded_system:U0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node embedded_system:U0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712071870341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\|Q~0 " "Destination node embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\|Q~0" {  } { { "reg32.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/reg32.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 2026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712071870341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\|Q\[6\]~1 " "Destination node embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\|Q\[6\]~1" {  } { { "reg32.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/reg32.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 2033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712071870341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\|Q~2 " "Destination node embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\|Q~2" {  } { { "reg32.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/reg32.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 2034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712071870341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\|Q~3 " "Destination node embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\|Q~3" {  } { { "reg32.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/reg32.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 2035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712071870341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\|Q~4 " "Destination node embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\|Q~4" {  } { { "reg32.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/reg32.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 2036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712071870341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\|Q~5 " "Destination node embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\|Q~5" {  } { { "reg32.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/reg32.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 2037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712071870341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\|Q~6 " "Destination node embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\|Q~6" {  } { { "reg32.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/reg32.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 2038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712071870341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\|Q~7 " "Destination node embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\|Q~7" {  } { { "reg32.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/reg32.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 2039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712071870341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\|Q~8 " "Destination node embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\|Q~8" {  } { { "reg32.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/reg32.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 2040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712071870341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\|Q~9 " "Destination node embedded_system:U0\|reg32_avalon_interface:reg32_avalon_interface_0\|reg32:U1\|Q~9" {  } { { "reg32.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/reg32.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 2041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712071870341 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1712071870341 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712071870341 ""}  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 1618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712071870341 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "embedded_system:U0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node embedded_system:U0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712071870342 ""}  } { { "component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 0 { 0 ""} 0 3010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712071870342 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712071870737 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712071870740 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712071870740 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712071870743 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712071870747 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712071870751 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712071870751 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712071870753 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712071870755 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1712071870757 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712071870757 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "28 unused 2.5V 0 28 0 " "Number of I/O pins in group: 28 (unused VREF, 2.5V VCCIO, 0 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1712071870762 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1712071870762 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1712071870762 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 10 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 10 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712071870763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712071870763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712071870763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712071870763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712071870763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712071870763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712071870763 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1712071870763 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1712071870763 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1712071870763 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[0\] " "Node \"led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712071871168 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712071871168 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ref_clock " "Node \"ref_clock\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ref_clock" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712071871168 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ref_clock(n) " "Node \"ref_clock(n)\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ref_clock(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712071871168 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset " "Node \"reset\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712071871168 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1712071871168 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712071871168 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1712071871189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712071871938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712071872231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712071872264 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712071872886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712071872886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712071873320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1712071874276 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712071874276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1712071874457 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1712071874457 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712071874457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712071874459 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1712071874602 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712071874619 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712071874870 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712071874871 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712071875274 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712071875752 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1712071875988 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/output_files/Avalon_MM_Study.fit.smsg " "Generated suppressed messages file C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus 19_1/Avalon_MM_Study/output_files/Avalon_MM_Study.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712071876127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5461 " "Peak virtual memory: 5461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712071876758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 23:31:16 2024 " "Processing ended: Tue Apr 02 23:31:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712071876758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712071876758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712071876758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712071876758 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712071877848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712071877854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 23:31:17 2024 " "Processing started: Tue Apr 02 23:31:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712071877854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712071877854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Avalon_MM_Study -c Avalon_MM_Study " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Avalon_MM_Study -c Avalon_MM_Study" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712071877854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1712071878165 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1712071879037 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1712071879061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712071879234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 23:31:19 2024 " "Processing ended: Tue Apr 02 23:31:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712071879234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712071879234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712071879234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1712071879234 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1712071879845 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1712071880519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712071880525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 23:31:20 2024 " "Processing started: Tue Apr 02 23:31:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712071880525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1712071880525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Avalon_MM_Study -c Avalon_MM_Study " "Command: quartus_sta Avalon_MM_Study -c Avalon_MM_Study" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712071880525 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1712071880640 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1712071880823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1712071880823 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712071880864 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712071880864 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712071881106 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1712071881106 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712071881106 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712071881106 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1712071881106 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1712071881106 ""}
{ "Info" "ISTA_SDC_FOUND" "component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'component_tutorial/embedded_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1712071881114 ""}
{ "Info" "ISTA_SDC_FOUND" "component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'component_tutorial/embedded_system/synthesis/submodules/embedded_system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1712071881120 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|hbreak_enabled CLOCK_50 " "Register embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712071881140 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712071881140 "|component_tutorial|CLOCK_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712071881150 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712071881150 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1712071881150 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1712071881153 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1712071881167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.403 " "Worst-case setup slack is 45.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.403               0.000 altera_reserved_tck  " "   45.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712071881182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.417 " "Worst-case hold slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 altera_reserved_tck  " "    0.417               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712071881186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.683 " "Worst-case recovery slack is 97.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.683               0.000 altera_reserved_tck  " "   97.683               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712071881195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.266 " "Worst-case removal slack is 1.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.266               0.000 altera_reserved_tck  " "    1.266               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712071881198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.584 " "Worst-case minimum pulse width slack is 49.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.584               0.000 altera_reserved_tck  " "   49.584               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712071881201 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712071881233 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712071881233 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712071881233 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712071881233 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.017 ns " "Worst Case Available Settling Time: 197.017 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712071881233 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712071881233 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712071881233 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712071881233 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712071881233 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1712071881238 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712071881262 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712071881648 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|hbreak_enabled CLOCK_50 " "Register embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712071881779 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712071881779 "|component_tutorial|CLOCK_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712071881786 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712071881786 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1712071881786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.089 " "Worst-case setup slack is 46.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.089               0.000 altera_reserved_tck  " "   46.089               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712071881798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.345 " "Worst-case hold slack is 0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 altera_reserved_tck  " "    0.345               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712071881802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.003 " "Worst-case recovery slack is 98.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.003               0.000 altera_reserved_tck  " "   98.003               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712071881807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.118 " "Worst-case removal slack is 1.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.118               0.000 altera_reserved_tck  " "    1.118               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712071881811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.492 " "Worst-case minimum pulse width slack is 49.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.492               0.000 altera_reserved_tck  " "   49.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712071881815 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712071881846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712071881846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712071881846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712071881846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.436 ns " "Worst Case Available Settling Time: 197.436 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712071881846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712071881846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712071881846 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712071881846 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712071881846 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1712071881851 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|hbreak_enabled CLOCK_50 " "Register embedded_system:U0\|embedded_system_nios2_gen2_0:nios2_gen2_0\|embedded_system_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712071881977 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1712071881977 "|component_tutorial|CLOCK_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712071881984 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712071881984 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1712071881984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.011 " "Worst-case setup slack is 48.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.011               0.000 altera_reserved_tck  " "   48.011               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712071881991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 altera_reserved_tck  " "    0.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071881997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712071881997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.865 " "Worst-case recovery slack is 98.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071882002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071882002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.865               0.000 altera_reserved_tck  " "   98.865               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071882002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712071882002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.567 " "Worst-case removal slack is 0.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071882007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071882007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 altera_reserved_tck  " "    0.567               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071882007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712071882007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.477 " "Worst-case minimum pulse width slack is 49.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071882011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071882011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.477               0.000 altera_reserved_tck  " "   49.477               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712071882011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712071882011 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712071882041 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712071882041 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712071882041 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712071882041 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.643 ns " "Worst Case Available Settling Time: 198.643 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712071882041 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712071882041 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712071882041 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712071882041 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712071882041 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712071882366 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712071882366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712071882435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 23:31:22 2024 " "Processing ended: Tue Apr 02 23:31:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712071882435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712071882435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712071882435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712071882435 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus Prime Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712071883112 ""}
