[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3368008 heartbeat IPC: 2.969 cumulative IPC: 2.969 (Simulation time: 00 hr 01 min 20 sec)
Tendency balance: 0.078720.
Warmup finished CPU 0 instructions: 20000000 cycles: 6990022 cumulative IPC: 2.861 (Simulation time: 00 hr 02 min 53 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 6990022 cumulative IPC: 2.861 (Simulation time: 00 hr 02 min 53 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 6990023 heartbeat IPC: 2.761 cumulative IPC: 3 (Simulation time: 00 hr 02 min 53 sec)
Simulation finished CPU 0 instructions: 10000002 cycles: 9260117 cumulative IPC: 1.08 (Simulation time: 00 hr 04 min 59 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 9260117 cumulative IPC: 1.08 (Simulation time: 00 hr 04 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/hugo/APA/traces/401.bzip2-226B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.08 instructions: 10000002 cycles: 9260117
CPU 0 Branch Prediction Accuracy: 99.97% MPKI: 0.0098 Average ROB Occupancy at Mispredict: 128.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0098
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:     245818 HIT:     244845 MISS:        973 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     245818 HIT:     244845 MISS:        973 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 290.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     167219 HIT:     107746 MISS:      59473 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:      28350 HIT:       9892 MISS:      18458 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      62220 HIT:      21892 MISS:      40328 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      76369 HIT:      75832 MISS:        537 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        280 HIT:        130 MISS:        150 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:         13
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 182.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1736893 HIT:    1736882 MISS:         11 MSHR_MERGE:          5
cpu0->cpu0_L1I LOAD         ACCESS:    1736893 HIT:    1736882 MISS:         11 MSHR_MERGE:          5
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 228.2 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    2898378 HIT:    2340691 MISS:     557687 MSHR_MERGE:     466841
cpu0->cpu0_L1D LOAD         ACCESS:    1077671 HIT:     998106 MISS:      79565 MSHR_MERGE:      51221
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1819721 HIT:    1341884 MISS:     477837 MSHR_MERGE:     415615
cpu0->cpu0_L1D TRANSLATION  ACCESS:        986 HIT:        701 MISS:        285 MSHR_MERGE:          5
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 126.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1529185 HIT:    1529185 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1529185 HIT:    1529185 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:    2872076 HIT:    2614914 MISS:     257162 MSHR_MERGE:      11344
cpu0->cpu0_DTLB LOAD         ACCESS:    2872076 HIT:    2614914 MISS:     257162 MSHR_MERGE:      11344
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.154 cycles
cpu0->LLC TOTAL        ACCESS:     103532 HIT:      51575 MISS:      51957 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      18458 HIT:       5909 MISS:      12549 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      40328 HIT:       1376 MISS:      38952 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      44596 HIT:      44285 MISS:        311 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        150 HIT:          5 MISS:        145 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 194 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1768
  ROW_BUFFER_MISS:      49874
  AVG DBUS CONGESTED CYCLE: 14.99
Channel 0 WQ ROW_BUFFER_HIT:       9675
  ROW_BUFFER_MISS:      17147
  FULL:          0
Channel 0 REFRESHES ISSUED:        772
