// Seed: 1129883314
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output reg id_3
);
  always @(posedge 1 or posedge 1) begin
    #id_4 id_4 <= 1;
    id_4 <= 1;
    id_4 <= id_0;
    id_3 <= 1;
  end
endmodule
