{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669048751384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669048751384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 11:39:11 2022 " "Processing started: Mon Nov 21 11:39:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669048751384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048751384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048751384 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1669048751740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachinebackg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_statemachinebackg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINEBACKG " "Found entity 1: SC_STATEMACHINEBACKG" {  } { { "rtl/SC_STATEMACHINEBACKG.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_STATEMACHINEBACKG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669048758955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048758955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regbackgtype.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regbackgtype.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegBACKGTYPE " "Found entity 1: SC_RegBACKGTYPE" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669048758963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048758963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachinepoint.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_statemachinepoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINEPOINT " "Found entity 1: SC_STATEMACHINEPOINT" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_STATEMACHINEPOINT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669048758963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048758963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regpointtype.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regpointtype.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegPOINTTYPE " "Found entity 1: SC_RegPOINTTYPE" {  } { { "rtl/SC_RegPOINTTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegPOINTTYPE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669048758963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048758963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_bottomsidecomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_bottomsidecomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_BOTTOMSIDECOMPARATOR " "Found entity 1: CC_BOTTOMSIDECOMPARATOR" {  } { { "rtl/CC_BOTTOMSIDECOMPARATOR.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/CC_BOTTOMSIDECOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669048758963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048758963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_upcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_upCOUNTER " "Found entity 1: SC_upCOUNTER" {  } { { "rtl/SC_upCOUNTER.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_upCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669048758968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048758968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_sevenseg1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_sevenseg1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_SEVENSEG1 " "Found entity 1: CC_SEVENSEG1" {  } { { "rtl/CC_SEVENSEG1.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/CC_SEVENSEG1.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669048758968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048758968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_bin2bcd1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_bin2bcd1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_BIN2BCD1 " "Found entity 1: CC_BIN2BCD1" {  } { { "rtl/CC_BIN2BCD1.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/CC_BIN2BCD1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669048758971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048758971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_upspeedcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_upspeedcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_upSPEEDCOUNTER " "Found entity 1: SC_upSPEEDCOUNTER" {  } { { "rtl/SC_upSPEEDCOUNTER.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_upSPEEDCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669048758971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048758971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_speedcomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_speedcomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_SPEEDCOMPARATOR " "Found entity 1: CC_SPEEDCOMPARATOR" {  } { { "rtl/CC_SPEEDCOMPARATOR.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/CC_SPEEDCOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669048758971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048758971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shift_reg_start_done.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shift_reg_start_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_start_done " "Found entity 1: shift_reg_start_done" {  } { { "rtl/shift_reg_start_done.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/shift_reg_start_done.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669048758971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048758971 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "max7219_ctrl.v(154) " "Verilog HDL information at max7219_ctrl.v(154): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669048758971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "intensity INTENSITY max7219_ctrl.v(21) " "Verilog HDL Declaration information at max7219_ctrl.v(21): object \"intensity\" differs only in case from object \"INTENSITY\" in the same scope" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/max7219_ctrl.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669048758971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/max7219_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_ctrl " "Found entity 1: matrix_ctrl" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/max7219_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669048758971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048758971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_debounce1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_debounce1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_DEBOUNCE1 " "Found entity 1: SC_DEBOUNCE1" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_DEBOUNCE1.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669048758979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048758979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669048758979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048758979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/losingcomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/losingcomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MATRIXCOMPARATOR " "Found entity 1: CC_MATRIXCOMPARATOR" {  } { { "rtl/LosingComparator.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/LosingComparator.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669048758979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048758979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/last_register_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/last_register_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_LastRegisterCOMPARATOR " "Found entity 1: CC_LastRegisterCOMPARATOR" {  } { { "rtl/Last_register_comparator.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/Last_register_comparator.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669048758979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048758979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_lives_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_lives_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_LIVES_COUNTER " "Found entity 1: SC_LIVES_COUNTER" {  } { { "rtl/SC_LIVES_COUNTER.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_LIVES_COUNTER.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669048758979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048758979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_counter_levels.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_counter_levels.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_COUNTER_LEVELS " "Found entity 1: SC_COUNTER_LEVELS" {  } { { "rtl/SC_COUNTER_LEVELS.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_COUNTER_LEVELS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669048758987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048758987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc.statemachinegeneral.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc.statemachinegeneral.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINEGENERAL " "Found entity 1: SC_STATEMACHINEGENERAL" {  } { { "rtl/SC.STATEMACHINEGENERAL.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC.STATEMACHINEGENERAL.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669048758987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048758987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_comparator_lives.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_comparator_lives.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_COMPARATOR_LIVES " "Found entity 1: CC_COMPARATOR_LIVES" {  } { { "rtl/CC_COMPARATOR_LIVES.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/CC_COMPARATOR_LIVES.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669048758987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048758987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_comparator_levels.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_comparator_levels.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_COMPARATOR_LEVELS " "Found entity 1: CC_COMPARATOR_LEVELS" {  } { { "rtl/CC_COMPARATOR_LEVELS.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/CC_COMPARATOR_LEVELS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669048758987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048758987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669048759019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_DEBOUNCE1 SC_DEBOUNCE1:SC_DEBOUNCE1_u0 " "Elaborating entity \"SC_DEBOUNCE1\" for hierarchy \"SC_DEBOUNCE1:SC_DEBOUNCE1_u0\"" {  } { { "BB_SYSTEM.v" "SC_DEBOUNCE1_u0" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759051 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SC_DEBOUNCE1.v(70) " "Verilog HDL assignment warning at SC_DEBOUNCE1.v(70): truncated value with size 32 to match size of target (11)" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_DEBOUNCE1.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669048759051 "|BB_SYSTEM|SC_DEBOUNCE1:SC_DEBOUNCE1_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegPOINTTYPE SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7 " "Elaborating entity \"SC_RegPOINTTYPE\" for hierarchy \"SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7\"" {  } { { "BB_SYSTEM.v" "SC_RegPOINTTYPE_u7" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegPOINTTYPE SC_RegPOINTTYPE:SC_RegPOINTTYPE_u0 " "Elaborating entity \"SC_RegPOINTTYPE\" for hierarchy \"SC_RegPOINTTYPE:SC_RegPOINTTYPE_u0\"" {  } { { "BB_SYSTEM.v" "SC_RegPOINTTYPE_u0" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINEPOINT SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0 " "Elaborating entity \"SC_STATEMACHINEPOINT\" for hierarchy \"SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0\"" {  } { { "BB_SYSTEM.v" "SC_STATEMACHINEPOINT_u0" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegBACKGTYPE SC_RegBACKGTYPE:SC_RegBACKGTYPE_u7 " "Elaborating entity \"SC_RegBACKGTYPE\" for hierarchy \"SC_RegBACKGTYPE:SC_RegBACKGTYPE_u7\"" {  } { { "BB_SYSTEM.v" "SC_RegBACKGTYPE_u7" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759084 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegBACKGTYPE_Nivel SC_RegBACKGTYPE.v(73) " "Verilog HDL Always Construct warning at SC_RegBACKGTYPE.v(73): inferring latch(es) for variable \"RegBACKGTYPE_Nivel\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669048759084 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[0\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[0\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759084 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[1\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[1\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759084 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[2\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[2\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759084 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[3\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[3\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759084 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[4\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[4\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759084 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[5\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[5\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759084 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[6\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[6\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759084 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[7\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[7\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759084 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegBACKGTYPE SC_RegBACKGTYPE:SC_RegBACKGTYPE_u6 " "Elaborating entity \"SC_RegBACKGTYPE\" for hierarchy \"SC_RegBACKGTYPE:SC_RegBACKGTYPE_u6\"" {  } { { "BB_SYSTEM.v" "SC_RegBACKGTYPE_u6" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759084 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegBACKGTYPE_Nivel SC_RegBACKGTYPE.v(73) " "Verilog HDL Always Construct warning at SC_RegBACKGTYPE.v(73): inferring latch(es) for variable \"RegBACKGTYPE_Nivel\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669048759092 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[0\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[0\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759092 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[1\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[1\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759092 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[2\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[2\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759092 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[3\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[3\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759092 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[4\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[4\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759092 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[5\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[5\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759092 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[6\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[6\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759092 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[7\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[7\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759092 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegBACKGTYPE SC_RegBACKGTYPE:SC_RegBACKGTYPE_u5 " "Elaborating entity \"SC_RegBACKGTYPE\" for hierarchy \"SC_RegBACKGTYPE:SC_RegBACKGTYPE_u5\"" {  } { { "BB_SYSTEM.v" "SC_RegBACKGTYPE_u5" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759092 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegBACKGTYPE_Nivel SC_RegBACKGTYPE.v(73) " "Verilog HDL Always Construct warning at SC_RegBACKGTYPE.v(73): inferring latch(es) for variable \"RegBACKGTYPE_Nivel\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669048759100 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[0\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[0\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759100 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[1\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[1\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759100 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[2\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[2\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759100 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[3\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[3\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759100 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[4\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[4\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759100 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[5\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[5\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759100 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[6\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[6\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759100 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[7\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[7\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759100 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegBACKGTYPE SC_RegBACKGTYPE:SC_RegBACKGTYPE_u4 " "Elaborating entity \"SC_RegBACKGTYPE\" for hierarchy \"SC_RegBACKGTYPE:SC_RegBACKGTYPE_u4\"" {  } { { "BB_SYSTEM.v" "SC_RegBACKGTYPE_u4" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759100 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegBACKGTYPE_Nivel SC_RegBACKGTYPE.v(73) " "Verilog HDL Always Construct warning at SC_RegBACKGTYPE.v(73): inferring latch(es) for variable \"RegBACKGTYPE_Nivel\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669048759100 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[0\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[0\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759100 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[1\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[1\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759100 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[2\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[2\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759100 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[3\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[3\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759100 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[4\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[4\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759100 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[5\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[5\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759100 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[6\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[6\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759100 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[7\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[7\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759100 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegBACKGTYPE SC_RegBACKGTYPE:SC_RegBACKGTYPE_u3 " "Elaborating entity \"SC_RegBACKGTYPE\" for hierarchy \"SC_RegBACKGTYPE:SC_RegBACKGTYPE_u3\"" {  } { { "BB_SYSTEM.v" "SC_RegBACKGTYPE_u3" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759108 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegBACKGTYPE_Nivel SC_RegBACKGTYPE.v(73) " "Verilog HDL Always Construct warning at SC_RegBACKGTYPE.v(73): inferring latch(es) for variable \"RegBACKGTYPE_Nivel\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669048759108 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[0\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[0\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759108 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[1\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[1\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759108 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[2\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[2\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759108 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[3\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[3\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759108 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[4\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[4\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759108 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[5\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[5\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759108 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[6\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[6\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759108 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[7\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[7\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759108 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegBACKGTYPE SC_RegBACKGTYPE:SC_RegBACKGTYPE_u2 " "Elaborating entity \"SC_RegBACKGTYPE\" for hierarchy \"SC_RegBACKGTYPE:SC_RegBACKGTYPE_u2\"" {  } { { "BB_SYSTEM.v" "SC_RegBACKGTYPE_u2" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759116 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegBACKGTYPE_Nivel SC_RegBACKGTYPE.v(73) " "Verilog HDL Always Construct warning at SC_RegBACKGTYPE.v(73): inferring latch(es) for variable \"RegBACKGTYPE_Nivel\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669048759116 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[0\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[0\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759116 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[1\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[1\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759116 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[2\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[2\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759116 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[3\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[3\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759116 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[4\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[4\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759116 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[5\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[5\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759116 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[6\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[6\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759116 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[7\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[7\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759116 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegBACKGTYPE SC_RegBACKGTYPE:SC_RegBACKGTYPE_u1 " "Elaborating entity \"SC_RegBACKGTYPE\" for hierarchy \"SC_RegBACKGTYPE:SC_RegBACKGTYPE_u1\"" {  } { { "BB_SYSTEM.v" "SC_RegBACKGTYPE_u1" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759124 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegBACKGTYPE_Nivel SC_RegBACKGTYPE.v(73) " "Verilog HDL Always Construct warning at SC_RegBACKGTYPE.v(73): inferring latch(es) for variable \"RegBACKGTYPE_Nivel\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669048759124 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[0\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[0\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759124 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[1\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[1\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759124 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[2\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[2\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759124 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[3\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[3\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759124 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[4\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[4\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759124 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[5\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[5\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759124 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[6\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[6\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759124 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[7\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[7\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759124 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegBACKGTYPE SC_RegBACKGTYPE:SC_RegBACKGTYPE_u0 " "Elaborating entity \"SC_RegBACKGTYPE\" for hierarchy \"SC_RegBACKGTYPE:SC_RegBACKGTYPE_u0\"" {  } { { "BB_SYSTEM.v" "SC_RegBACKGTYPE_u0" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759132 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegBACKGTYPE_Nivel SC_RegBACKGTYPE.v(73) " "Verilog HDL Always Construct warning at SC_RegBACKGTYPE.v(73): inferring latch(es) for variable \"RegBACKGTYPE_Nivel\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669048759132 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[0\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[0\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759132 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[1\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[1\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759132 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[2\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[2\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759132 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[3\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[3\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759132 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[4\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[4\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759132 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[5\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[5\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759132 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[6\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[6\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759132 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegBACKGTYPE_Nivel\[7\] SC_RegBACKGTYPE.v(75) " "Inferred latch for \"RegBACKGTYPE_Nivel\[7\]\" at SC_RegBACKGTYPE.v(75)" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC_RegBACKGTYPE.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759132 "|BB_SYSTEM|SC_RegBACKGTYPE:SC_RegBACKGTYPE_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINEBACKG SC_STATEMACHINEBACKG:SC_STATEMACHINEBACKG_u0 " "Elaborating entity \"SC_STATEMACHINEBACKG\" for hierarchy \"SC_STATEMACHINEBACKG:SC_STATEMACHINEBACKG_u0\"" {  } { { "BB_SYSTEM.v" "SC_STATEMACHINEBACKG_u0" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_upSPEEDCOUNTER SC_upSPEEDCOUNTER:SC_upSPEEDCOUNTER_u0 " "Elaborating entity \"SC_upSPEEDCOUNTER\" for hierarchy \"SC_upSPEEDCOUNTER:SC_upSPEEDCOUNTER_u0\"" {  } { { "BB_SYSTEM.v" "SC_upSPEEDCOUNTER_u0" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_SPEEDCOMPARATOR CC_SPEEDCOMPARATOR:CC_SPEEDCOMPARATOR_u0 " "Elaborating entity \"CC_SPEEDCOMPARATOR\" for hierarchy \"CC_SPEEDCOMPARATOR:CC_SPEEDCOMPARATOR_u0\"" {  } { { "BB_SYSTEM.v" "CC_SPEEDCOMPARATOR_u0" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MATRIXCOMPARATOR CC_MATRIXCOMPARATOR:CC_MATRIXCOMPARATOR_u0 " "Elaborating entity \"CC_MATRIXCOMPARATOR\" for hierarchy \"CC_MATRIXCOMPARATOR:CC_MATRIXCOMPARATOR_u0\"" {  } { { "BB_SYSTEM.v" "CC_MATRIXCOMPARATOR_u0" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_LastRegisterCOMPARATOR CC_LastRegisterCOMPARATOR:CC_LastRegisterCOMPARATOR_u0 " "Elaborating entity \"CC_LastRegisterCOMPARATOR\" for hierarchy \"CC_LastRegisterCOMPARATOR:CC_LastRegisterCOMPARATOR_u0\"" {  } { { "BB_SYSTEM.v" "CC_LastRegisterCOMPARATOR_u0" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_BOTTOMSIDECOMPARATOR CC_BOTTOMSIDECOMPARATOR:CC_BOTTOMSIDECOMPARATOR_u0 " "Elaborating entity \"CC_BOTTOMSIDECOMPARATOR\" for hierarchy \"CC_BOTTOMSIDECOMPARATOR:CC_BOTTOMSIDECOMPARATOR_u0\"" {  } { { "BB_SYSTEM.v" "CC_BOTTOMSIDECOMPARATOR_u0" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_COUNTER_LEVELS SC_COUNTER_LEVELS:SC_COUNTER_LEVELS_u0 " "Elaborating entity \"SC_COUNTER_LEVELS\" for hierarchy \"SC_COUNTER_LEVELS:SC_COUNTER_LEVELS_u0\"" {  } { { "BB_SYSTEM.v" "SC_COUNTER_LEVELS_u0" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_COMPARATOR_LEVELS CC_COMPARATOR_LEVELS:CC_COMPARATOR_LEVELS_u0 " "Elaborating entity \"CC_COMPARATOR_LEVELS\" for hierarchy \"CC_COMPARATOR_LEVELS:CC_COMPARATOR_LEVELS_u0\"" {  } { { "BB_SYSTEM.v" "CC_COMPARATOR_LEVELS_u0" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_LIVES_COUNTER SC_LIVES_COUNTER:SC_LIVES_COUNTER_u0 " "Elaborating entity \"SC_LIVES_COUNTER\" for hierarchy \"SC_LIVES_COUNTER:SC_LIVES_COUNTER_u0\"" {  } { { "BB_SYSTEM.v" "SC_LIVES_COUNTER_u0" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_COMPARATOR_LIVES CC_COMPARATOR_LIVES:CC_COMPARATOR_LIVES_u0 " "Elaborating entity \"CC_COMPARATOR_LIVES\" for hierarchy \"CC_COMPARATOR_LIVES:CC_COMPARATOR_LIVES_u0\"" {  } { { "BB_SYSTEM.v" "CC_COMPARATOR_LIVES_u0" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINEGENERAL SC_STATEMACHINEGENERAL:SC_STATEMACHINEGENERAL_u0 " "Elaborating entity \"SC_STATEMACHINEGENERAL\" for hierarchy \"SC_STATEMACHINEGENERAL:SC_STATEMACHINEGENERAL_u0\"" {  } { { "BB_SYSTEM.v" "SC_STATEMACHINEGENERAL_u0" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759204 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SC.STATEMACHINEGENERAL.v(60) " "Verilog HDL Case Statement information at SC.STATEMACHINEGENERAL.v(60): all case item expressions in this case statement are onehot" {  } { { "rtl/SC.STATEMACHINEGENERAL.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/SC.STATEMACHINEGENERAL.v" 60 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1669048759204 "|BB_SYSTEM|SC_STATEMACHINEGENERAL:SC_STATEMACHINEGENERAL_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_ctrl matrix_ctrl:matrix_ctrl_unit_0 " "Elaborating entity \"matrix_ctrl\" for hierarchy \"matrix_ctrl:matrix_ctrl_unit_0\"" {  } { { "BB_SYSTEM.v" "matrix_ctrl_unit_0" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759213 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Trig_SignalNEG max7219_ctrl.v(58) " "Verilog HDL or VHDL warning at max7219_ctrl.v(58): object \"Trig_SignalNEG\" assigned a value but never read" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/max7219_ctrl.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669048759213 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(50) " "Verilog HDL assignment warning at max7219_ctrl.v(50): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/max7219_ctrl.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669048759213 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(51) " "Verilog HDL assignment warning at max7219_ctrl.v(51): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/max7219_ctrl.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669048759213 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 max7219_ctrl.v(260) " "Verilog HDL assignment warning at max7219_ctrl.v(260): truncated value with size 32 to match size of target (4)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/max7219_ctrl.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669048759213 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_sr max7219_ctrl.v(154) " "Verilog HDL Always Construct warning at max7219_ctrl.v(154): inferring latch(es) for variable \"ctrl_sr\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669048759213 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 max7219_ctrl.v(278) " "Verilog HDL assignment warning at max7219_ctrl.v(278): truncated value with size 32 to match size of target (3)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/max7219_ctrl.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669048759213 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[0\] max7219_ctrl.v(154) " "Inferred latch for \"ctrl_sr\[0\]\" at max7219_ctrl.v(154)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759213 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[1\] max7219_ctrl.v(154) " "Inferred latch for \"ctrl_sr\[1\]\" at max7219_ctrl.v(154)" {  } { { "rtl/max7219_ctrl.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759213 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_start_done matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0 " "Elaborating entity \"shift_reg_start_done\" for hierarchy \"matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\"" {  } { { "rtl/max7219_ctrl.v" "shift_reg_start_done_unit_0" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/max7219_ctrl.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759229 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg_start_done.v(69) " "Verilog HDL assignment warning at shift_reg_start_done.v(69): truncated value with size 32 to match size of target (16)" {  } { { "rtl/shift_reg_start_done.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/shift_reg_start_done.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669048759229 "|BB_SYSTEM|matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_BIN2BCD1 CC_BIN2BCD1:CC_BIN2BCD1_u0 " "Elaborating entity \"CC_BIN2BCD1\" for hierarchy \"CC_BIN2BCD1:CC_BIN2BCD1_u0\"" {  } { { "BB_SYSTEM.v" "CC_BIN2BCD1_u0" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759229 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CC_BIN2BCD1.v(36) " "Verilog HDL assignment warning at CC_BIN2BCD1.v(36): truncated value with size 32 to match size of target (4)" {  } { { "rtl/CC_BIN2BCD1.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/CC_BIN2BCD1.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669048759229 "|BB_SYSTEM|CC_BIN2BCD1:CC_BIN2BCD1_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CC_BIN2BCD1.v(42) " "Verilog HDL assignment warning at CC_BIN2BCD1.v(42): truncated value with size 32 to match size of target (4)" {  } { { "rtl/CC_BIN2BCD1.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/CC_BIN2BCD1.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669048759229 "|BB_SYSTEM|CC_BIN2BCD1:CC_BIN2BCD1_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CC_BIN2BCD1.v(44) " "Verilog HDL assignment warning at CC_BIN2BCD1.v(44): truncated value with size 32 to match size of target (4)" {  } { { "rtl/CC_BIN2BCD1.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/CC_BIN2BCD1.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669048759229 "|BB_SYSTEM|CC_BIN2BCD1:CC_BIN2BCD1_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_SEVENSEG1 CC_SEVENSEG1:CC_SEVENSEG1_u0 " "Elaborating entity \"CC_SEVENSEG1\" for hierarchy \"CC_SEVENSEG1:CC_SEVENSEG1_u0\"" {  } { { "BB_SYSTEM.v" "CC_SEVENSEG1_u0" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 CC_SEVENSEG1.v(40) " "Verilog HDL assignment warning at CC_SEVENSEG1.v(40): truncated value with size 32 to match size of target (15)" {  } { { "rtl/CC_SEVENSEG1.v" "" { Text "C:/Users/mateo/Desktop/Frogger_ganador/rtl/CC_SEVENSEG1.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669048759237 "|BB_SYSTEM|CC_SEVENSEG1:CC_SEVENSEG1_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_upCOUNTER SC_upCOUNTER:SC_upCOUNTER_u0 " "Elaborating entity \"SC_upCOUNTER\" for hierarchy \"SC_upCOUNTER:SC_upCOUNTER_u0\"" {  } { { "BB_SYSTEM.v" "SC_upCOUNTER_u0" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669048759245 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "SC_DISPLAYTIMER_COUNTER_u0 SC_DISPLAYTIMER_COUNTER " "Node instance \"SC_DISPLAYTIMER_COUNTER_u0\" instantiates undefined entity \"SC_DISPLAYTIMER_COUNTER\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "BB_SYSTEM.v" "SC_DISPLAYTIMER_COUNTER_u0" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 587 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1669048759253 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "CC_DISPLAYTIMER_COMPARATOR_u0 CC_DISPLAYTIMER_COMPARATOR " "Node instance \"CC_DISPLAYTIMER_COMPARATOR_u0\" instantiates undefined entity \"CC_DISPLAYTIMER_COMPARATOR\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "BB_SYSTEM.v" "CC_DISPLAYTIMER_COMPARATOR_u0" { Text "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.v" 592 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1669048759253 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.map.smsg " "Generated suppressed messages file C:/Users/mateo/Desktop/Frogger_ganador/BB_SYSTEM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759277 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669048759326 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 21 11:39:19 2022 " "Processing ended: Mon Nov 21 11:39:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669048759326 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669048759326 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669048759326 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759326 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 20 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 20 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669048759953 ""}
