$date
	Sun Oct 23 00:55:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#836442
b100 &
b100 %
1$
b100 !
1"
#836443
0"
#836446
b10 &
b10 %
#836450
b1 &
b1 %
1#
#836454
b0 &
0#
b0 %
0$
#1840483
b10001 !
1"
#1840486
b10001 &
b10001 %
1$
#1840487
0"
#1840490
b110100 &
b110100 %
#1840494
b11010 &
b11010 %
#1840498
b1101 &
b1101 %
#1840502
b101000 &
b101000 %
#1840506
b10100 &
b10100 %
#1840510
b1010 &
b1010 %
#1840514
b101 &
b101 %
#1840518
b10000 &
b10000 %
#1840522
b1000 &
b1000 %
#1840526
b100 &
b100 %
#1840530
b10 &
b10 %
#1840534
b1 &
1#
b1 %
#1840538
b0 &
b0 %
0#
0$
#2858710
b10010 &
b10010 %
1$
b10010 !
1"
#2858711
0"
#2858714
b1001 &
b1001 %
#2858718
b11100 &
b11100 %
#2858722
b1110 &
b1110 %
#2858726
b111 &
b111 %
#2858730
b10110 &
b10110 %
#2858734
b1011 &
b1011 %
#2858738
b100010 &
b100010 %
#2858742
b10001 &
b10001 %
#2858746
b110100 &
b110100 %
#2858750
b11010 &
b11010 %
#2858754
b1101 &
b1101 %
#2858758
b101000 &
b101000 %
#2858762
b10100 &
b10100 %
#2858766
b1010 &
b1010 %
#2858770
b101 &
b101 %
#2858774
b10000 &
b10000 %
#2858778
b1000 &
b1000 %
#2858782
b100 &
b100 %
#2858786
b10 &
b10 %
#2858790
b1 &
1#
b1 %
#2858794
b0 &
b0 %
0#
0$
#4500012
