MacroModel pin core_t_ctr_reg_reg[1]/CLK  86.80ps 86.80ps 86.80ps 86.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  84.90ps 84.90ps 84.90ps 84.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  117.70ps 117.70ps 117.70ps 117.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  95.20ps 95.20ps 95.20ps 95.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  83.00ps 83.00ps 83.00ps 83.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  83.50ps 83.50ps 83.50ps 83.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  96.10ps 96.10ps 96.10ps 96.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  89.20ps 89.20ps 89.20ps 89.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  64.40ps 64.40ps 64.40ps 64.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  109.10ps 109.10ps 109.10ps 109.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  80.10ps 80.10ps 80.10ps 80.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  94.70ps 94.70ps 94.70ps 94.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  76.60ps 76.60ps 76.60ps 76.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  81.70ps 81.70ps 81.70ps 81.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  63.80ps 63.80ps 63.80ps 63.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  104.40ps 104.40ps 104.40ps 104.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  80.70ps 80.70ps 80.70ps 80.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  98.40ps 98.40ps 98.40ps 98.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  95.90ps 95.90ps 95.90ps 95.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  64.50ps 64.50ps 64.50ps 64.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  100.70ps 100.70ps 100.70ps 100.70ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  68.50ps 68.50ps 68.50ps 68.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  70.10ps 70.10ps 70.10ps 70.10ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  67.60ps 67.60ps 67.60ps 67.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  77.10ps 77.10ps 77.10ps 77.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  75.10ps 75.10ps 75.10ps 75.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  95.40ps 95.40ps 95.40ps 95.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  100.30ps 100.30ps 100.30ps 100.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  62.30ps 62.30ps 62.30ps 62.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  71.50ps 71.50ps 71.50ps 71.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  71.40ps 71.40ps 71.40ps 71.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  70.80ps 70.80ps 70.80ps 70.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  79.10ps 79.10ps 79.10ps 79.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  85.10ps 85.10ps 85.10ps 85.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  68.80ps 68.80ps 68.80ps 68.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  86.70ps 86.70ps 86.70ps 86.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  98.40ps 98.40ps 98.40ps 98.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  69.60ps 69.60ps 69.60ps 69.60ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  74.30ps 74.30ps 74.30ps 74.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  58.40ps 58.40ps 58.40ps 58.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  60.50ps 60.50ps 60.50ps 60.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  103.70ps 103.70ps 103.70ps 103.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  75.50ps 75.50ps 75.50ps 75.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  72.80ps 72.80ps 72.80ps 72.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  78.30ps 78.30ps 78.30ps 78.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  63.70ps 63.70ps 63.70ps 63.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  96.40ps 96.40ps 96.40ps 96.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  75.50ps 75.50ps 75.50ps 75.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  62.30ps 62.30ps 62.30ps 62.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  53.50ps 53.50ps 53.50ps 53.50ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  82.50ps 82.50ps 82.50ps 82.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  93.40ps 93.40ps 93.40ps 93.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  68.70ps 68.70ps 68.70ps 68.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  81.10ps 81.10ps 81.10ps 81.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  73.60ps 73.60ps 73.60ps 73.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  82.20ps 82.20ps 82.20ps 82.20ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  65.90ps 65.90ps 65.90ps 65.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  78.90ps 78.90ps 78.90ps 78.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  72.70ps 72.70ps 72.70ps 72.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  92.20ps 92.20ps 92.20ps 92.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  74.80ps 74.80ps 74.80ps 74.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  59.40ps 59.40ps 59.40ps 59.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  68.40ps 68.40ps 68.40ps 68.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  84.40ps 84.40ps 84.40ps 84.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  91.90ps 91.90ps 91.90ps 91.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  85.40ps 85.40ps 85.40ps 85.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  84.00ps 84.00ps 84.00ps 84.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  82.10ps 82.10ps 82.10ps 82.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  66.50ps 66.50ps 66.50ps 66.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  86.90ps 86.90ps 86.90ps 86.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  76.30ps 76.30ps 76.30ps 76.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  67.80ps 67.80ps 67.80ps 67.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  70.70ps 70.70ps 70.70ps 70.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  70.20ps 70.20ps 70.20ps 70.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  73.10ps 73.10ps 73.10ps 73.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  53.90ps 53.90ps 53.90ps 53.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  69.60ps 69.60ps 69.60ps 69.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  62.50ps 62.50ps 62.50ps 62.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  72.60ps 72.60ps 72.60ps 72.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  89.90ps 89.90ps 89.90ps 89.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  74.30ps 74.30ps 74.30ps 74.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  76.30ps 76.30ps 76.30ps 76.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  76.00ps 76.00ps 76.00ps 76.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  79.80ps 79.80ps 79.80ps 79.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  78.90ps 78.90ps 78.90ps 78.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[8]/CLK  35.30ps 35.30ps 35.30ps 35.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  66.60ps 66.60ps 66.60ps 66.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  85.00ps 85.00ps 85.00ps 85.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  73.50ps 73.50ps 73.50ps 73.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  82.30ps 82.30ps 82.30ps 82.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  67.00ps 67.00ps 67.00ps 67.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  64.50ps 64.50ps 64.50ps 64.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  73.00ps 73.00ps 73.00ps 73.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  70.30ps 70.30ps 70.30ps 70.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  64.80ps 64.80ps 64.80ps 64.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  65.30ps 65.30ps 65.30ps 65.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  65.50ps 65.50ps 65.50ps 65.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  64.20ps 64.20ps 64.20ps 64.20ps 0pf view_tc
MacroModel pin core_e_reg_reg[13]/CLK  24.10ps 24.10ps 24.10ps 24.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  67.70ps 67.70ps 67.70ps 67.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  68.60ps 68.60ps 68.60ps 68.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  66.60ps 66.60ps 66.60ps 66.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  46.20ps 46.20ps 46.20ps 46.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  76.10ps 76.10ps 76.10ps 76.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  51.10ps 51.10ps 51.10ps 51.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  52.30ps 52.30ps 52.30ps 52.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  50.80ps 50.80ps 50.80ps 50.80ps 0pf view_tc
MacroModel pin core_e_reg_reg[15]/CLK  17.60ps 17.60ps 17.60ps 17.60ps 0pf view_tc
MacroModel pin init_reg_reg/CLK  71.50ps 71.50ps 71.50ps 71.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  45.80ps 45.80ps 45.80ps 45.80ps 0pf view_tc
MacroModel pin core_e_reg_reg[9]/CLK  24.80ps 24.80ps 24.80ps 24.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  64.70ps 64.70ps 64.70ps 64.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  56.00ps 56.00ps 56.00ps 56.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[10]/CLK  16.70ps 16.70ps 16.70ps 16.70ps 0pf view_tc
MacroModel pin core_e_reg_reg[12]/CLK  27.40ps 27.40ps 27.40ps 27.40ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[0]/CLK  63.10ps 63.10ps 63.10ps 63.10ps 0pf view_tc
MacroModel pin core_e_reg_reg[3]/CLK  31.50ps 31.50ps 31.50ps 31.50ps 0pf view_tc
MacroModel pin core_e_reg_reg[14]/CLK  16.40ps 16.40ps 16.40ps 16.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  56.10ps 56.10ps 56.10ps 56.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  40.70ps 40.70ps 40.70ps 40.70ps 0pf view_tc
MacroModel pin core_e_reg_reg[16]/CLK  15.70ps 15.70ps 15.70ps 15.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  52.40ps 52.40ps 52.40ps 52.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  52.50ps 52.50ps 52.50ps 52.50ps 0pf view_tc
