// Seed: 4202912282
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  assign module_1.id_3 = 0;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire ["" : 1] id_23;
  logic id_24;
  assign id_19 = id_21;
  wire id_25;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd62,
    parameter id_1 = 32'd82,
    parameter id_5 = 32'd90
) (
    input wand _id_0,
    input tri0 _id_1,
    input wor id_2
    , id_7,
    output supply1 id_3,
    input tri0 id_4,
    input uwire _id_5
);
  struct packed {
    logic [1 : id_1] id_8;
    logic [1 : id_5] id_9;
  } [id_0 : ""]
      id_10, id_11;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_10,
      id_8,
      id_8,
      id_7,
      id_8,
      id_8,
      id_10,
      id_10,
      id_9,
      id_7,
      id_9,
      id_11,
      id_7,
      id_10,
      id_9,
      id_9,
      id_8,
      id_10,
      id_8
  );
  wire id_12;
  ;
endmodule
