// Seed: 589521182
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    output tri1 id_3,
    input wor id_4
);
  assign id_3 = 1'b0;
  wire id_6;
  assign id_6 = id_6;
  wire id_7;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input tri id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    output supply0 id_6,
    input uwire id_7,
    input tri1 id_8,
    input tri0 id_9,
    input wire id_10,
    inout wire id_11,
    output wand id_12,
    input tri0 id_13,
    output supply0 id_14,
    input tri1 id_15,
    output wor id_16
);
  assign id_6 = 1;
  wire id_18;
  module_0(
      id_4, id_2, id_4, id_14, id_2
  );
  supply1 id_19;
  id_20(
      .id_0((1))
  );
  assign id_19 = id_4;
endmodule
