INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Gen_Digilent
WARNING: [VRFC 10-8497] literal value 'hFF_00_FF truncated to fit in 23 bits [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:64]
WARNING: [VRFC 10-8497] literal value 'hFF_00_B5 truncated to fit in 23 bits [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:65]
WARNING: [VRFC 10-8497] literal value 'h80_80_00 truncated to fit in 23 bits [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:67]
WARNING: [VRFC 10-8497] literal value 'hFF_00_00 truncated to fit in 23 bits [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:68]
WARNING: [VRFC 10-8497] literal value 'hFF_FF_FF truncated to fit in 23 bits [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:69]
WARNING: [VRFC 10-8497] literal value 'hFF_FF_00 truncated to fit in 23 bits [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:71]
WARNING: [VRFC 10-8497] literal value 'hB5_2A_2A truncated to fit in 23 bits [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:72]
WARNING: [VRFC 10-8497] literal value 'hC0_C0_C0 truncated to fit in 23 bits [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:74]
WARNING: [VRFC 10-8497] literal value 'h80_00_80 truncated to fit in 23 bits [H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv:75]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/DIGLENT_BLOCK/DIGLENT_BLOCK.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
