#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 17:57:12 2025
# Process ID: 3556747
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W12_N4
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W12_N4/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W12_N4/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W12_N4/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W12_N4/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W12_N4/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W12_N4/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3556833
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.262 ; gain = 239.832 ; free physical = 91672 ; free virtual = 202064
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.576; parent = 2372.405; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.316; parent = 3040.234; children = 973.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W12_N4/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W12_N4/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3111.199 ; gain = 313.770 ; free physical = 91589 ; free virtual = 201982
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.576; parent = 2372.405; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4084.285; parent = 3111.203; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3129.012 ; gain = 331.582 ; free physical = 91589 ; free virtual = 201983
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.576; parent = 2372.405; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4102.098; parent = 3129.016; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3129.012 ; gain = 331.582 ; free physical = 91589 ; free virtual = 201983
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.576; parent = 2372.405; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4102.098; parent = 3129.016; children = 973.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3129.012 ; gain = 0.000 ; free physical = 91590 ; free virtual = 201984
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W12_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W12_N4/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3297.730 ; gain = 0.000 ; free physical = 91654 ; free virtual = 202048
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3297.730 ; gain = 0.000 ; free physical = 91654 ; free virtual = 202048
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3297.730 ; gain = 500.301 ; free physical = 91723 ; free virtual = 202116
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.576; parent = 2372.405; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4238.801; parent = 3265.719; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3297.730 ; gain = 500.301 ; free physical = 91733 ; free virtual = 202126
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.576; parent = 2372.405; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4238.801; parent = 3265.719; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3297.730 ; gain = 500.301 ; free physical = 91733 ; free virtual = 202126
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.576; parent = 2372.405; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4238.801; parent = 3265.719; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3297.730 ; gain = 500.301 ; free physical = 91742 ; free virtual = 202136
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.576; parent = 2372.405; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4238.801; parent = 3265.719; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   23 Bit       Adders := 49    
+---Registers : 
	               23 Bit    Registers := 52    
	               17 Bit    Registers := 50    
	                1 Bit    Registers := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3297.730 ; gain = 500.301 ; free physical = 91872 ; free virtual = 202273
Synthesis current peak Physical Memory [PSS] (MB): peak = 2645.639; parent = 2391.499; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4238.801; parent = 3265.719; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3695.105 ; gain = 897.676 ; free physical = 91370 ; free virtual = 201772
Synthesis current peak Physical Memory [PSS] (MB): peak = 3232.822; parent = 2978.683; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4668.191; parent = 3695.109; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 3709.105 ; gain = 911.676 ; free physical = 91364 ; free virtual = 201766
Synthesis current peak Physical Memory [PSS] (MB): peak = 3244.725; parent = 2990.585; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4682.191; parent = 3709.109; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 3933.129 ; gain = 1135.699 ; free physical = 91148 ; free virtual = 201550
Synthesis current peak Physical Memory [PSS] (MB): peak = 3255.350; parent = 3001.210; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4906.215; parent = 3933.133; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 3933.129 ; gain = 1135.699 ; free physical = 91150 ; free virtual = 201551
Synthesis current peak Physical Memory [PSS] (MB): peak = 3255.654; parent = 3001.515; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4906.215; parent = 3933.133; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 3933.129 ; gain = 1135.699 ; free physical = 91150 ; free virtual = 201551
Synthesis current peak Physical Memory [PSS] (MB): peak = 3255.670; parent = 3001.530; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4906.215; parent = 3933.133; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 3933.129 ; gain = 1135.699 ; free physical = 91129 ; free virtual = 201530
Synthesis current peak Physical Memory [PSS] (MB): peak = 3255.670; parent = 3001.530; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4906.215; parent = 3933.133; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 3933.129 ; gain = 1135.699 ; free physical = 91121 ; free virtual = 201523
Synthesis current peak Physical Memory [PSS] (MB): peak = 3255.670; parent = 3001.530; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4906.215; parent = 3933.133; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 3933.129 ; gain = 1135.699 ; free physical = 91123 ; free virtual = 201525
Synthesis current peak Physical Memory [PSS] (MB): peak = 3255.670; parent = 3001.530; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4906.215; parent = 3933.133; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 3933.129 ; gain = 1135.699 ; free physical = 91124 ; free virtual = 201525
Synthesis current peak Physical Memory [PSS] (MB): peak = 3255.670; parent = 3001.530; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4906.215; parent = 3933.133; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage5_reg[3][17] | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|dotprod     | vld_layer7_reg    | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   497|
|3     |LUT2   |  2095|
|4     |LUT4   |  1100|
|5     |LUT5   |   800|
|6     |LUT6   |  2700|
|7     |SRL16E |    19|
|8     |FDRE   |  1804|
|9     |IBUF   |  1603|
|10    |OBUF   |    24|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 3933.129 ; gain = 1135.699 ; free physical = 91124 ; free virtual = 201525
Synthesis current peak Physical Memory [PSS] (MB): peak = 3255.670; parent = 3001.530; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4906.215; parent = 3933.133; children = 973.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 3933.129 ; gain = 966.980 ; free physical = 91141 ; free virtual = 201542
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 3933.137 ; gain = 1135.699 ; free physical = 91141 ; free virtual = 201542
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3933.137 ; gain = 0.000 ; free physical = 91259 ; free virtual = 201661
INFO: [Netlist 29-17] Analyzing 2101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W12_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W12_N4/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3933.137 ; gain = 0.000 ; free physical = 91263 ; free virtual = 201664
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1604 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1603 instances

Synth Design complete, checksum: 1c6b0bcc
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 3933.137 ; gain = 2228.527 ; free physical = 91479 ; free virtual = 201880
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W12_N4/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W12_N4/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4537.305 ; gain = 604.168 ; free physical = 90995 ; free virtual = 201398
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 17:58:23 2025...
