# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../test_fifo.0.vhd" \

# Do not sort compile order
nosort
