-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity linear_activation is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    data_in_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_in_V_V_empty_n : IN STD_LOGIC;
    data_in_V_V_read : OUT STD_LOGIC;
    data_out_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    data_out_V_V_full_n : IN STD_LOGIC;
    data_out_V_V_write : OUT STD_LOGIC );
end;


architecture behav of linear_activation is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_pp1_stage1 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv80_0 : STD_LOGIC_VECTOR (79 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv16_3C00 : STD_LOGIC_VECTOR (15 downto 0) := "0011110000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101";
    constant ap_const_lv6_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_9 : STD_LOGIC_VECTOR (5 downto 0) := "001001";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv6_D : STD_LOGIC_VECTOR (5 downto 0) := "001101";
    constant ap_const_lv6_E : STD_LOGIC_VECTOR (5 downto 0) := "001110";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_11 : STD_LOGIC_VECTOR (5 downto 0) := "010001";
    constant ap_const_lv6_12 : STD_LOGIC_VECTOR (5 downto 0) := "010010";
    constant ap_const_lv6_13 : STD_LOGIC_VECTOR (5 downto 0) := "010011";
    constant ap_const_lv6_14 : STD_LOGIC_VECTOR (5 downto 0) := "010100";
    constant ap_const_lv6_15 : STD_LOGIC_VECTOR (5 downto 0) := "010101";
    constant ap_const_lv6_16 : STD_LOGIC_VECTOR (5 downto 0) := "010110";
    constant ap_const_lv6_17 : STD_LOGIC_VECTOR (5 downto 0) := "010111";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv6_1A : STD_LOGIC_VECTOR (5 downto 0) := "011010";
    constant ap_const_lv6_1B : STD_LOGIC_VECTOR (5 downto 0) := "011011";
    constant ap_const_lv6_1C : STD_LOGIC_VECTOR (5 downto 0) := "011100";
    constant ap_const_lv6_1D : STD_LOGIC_VECTOR (5 downto 0) := "011101";
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv6_22 : STD_LOGIC_VECTOR (5 downto 0) := "100010";
    constant ap_const_lv6_23 : STD_LOGIC_VECTOR (5 downto 0) := "100011";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_25 : STD_LOGIC_VECTOR (5 downto 0) := "100101";
    constant ap_const_lv6_26 : STD_LOGIC_VECTOR (5 downto 0) := "100110";
    constant ap_const_lv6_27 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_const_lv6_28 : STD_LOGIC_VECTOR (5 downto 0) := "101000";
    constant ap_const_lv6_29 : STD_LOGIC_VECTOR (5 downto 0) := "101001";
    constant ap_const_lv6_2A : STD_LOGIC_VECTOR (5 downto 0) := "101010";
    constant ap_const_lv6_2B : STD_LOGIC_VECTOR (5 downto 0) := "101011";
    constant ap_const_lv6_2C : STD_LOGIC_VECTOR (5 downto 0) := "101100";
    constant ap_const_lv6_2D : STD_LOGIC_VECTOR (5 downto 0) := "101101";
    constant ap_const_lv6_2E : STD_LOGIC_VECTOR (5 downto 0) := "101110";
    constant ap_const_lv6_2F : STD_LOGIC_VECTOR (5 downto 0) := "101111";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_31 : STD_LOGIC_VECTOR (5 downto 0) := "110001";
    constant ap_const_lv6_32 : STD_LOGIC_VECTOR (5 downto 0) := "110010";
    constant ap_const_lv6_33 : STD_LOGIC_VECTOR (5 downto 0) := "110011";
    constant ap_const_lv6_34 : STD_LOGIC_VECTOR (5 downto 0) := "110100";
    constant ap_const_lv6_35 : STD_LOGIC_VECTOR (5 downto 0) := "110101";
    constant ap_const_lv6_36 : STD_LOGIC_VECTOR (5 downto 0) := "110110";
    constant ap_const_lv6_37 : STD_LOGIC_VECTOR (5 downto 0) := "110111";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv6_39 : STD_LOGIC_VECTOR (5 downto 0) := "111001";
    constant ap_const_lv6_3A : STD_LOGIC_VECTOR (5 downto 0) := "111010";
    constant ap_const_lv6_3B : STD_LOGIC_VECTOR (5 downto 0) := "111011";
    constant ap_const_lv6_3C : STD_LOGIC_VECTOR (5 downto 0) := "111100";
    constant ap_const_lv6_3D : STD_LOGIC_VECTOR (5 downto 0) := "111101";
    constant ap_const_lv6_3E : STD_LOGIC_VECTOR (5 downto 0) := "111110";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv10_310 : STD_LOGIC_VECTOR (9 downto 0) := "1100010000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_10F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001111";
    constant ap_const_lv32_110 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_12F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101111";
    constant ap_const_lv32_130 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_14F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001111";
    constant ap_const_lv32_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010000";
    constant ap_const_lv32_15F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011111";
    constant ap_const_lv32_160 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100000";
    constant ap_const_lv32_16F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101111";
    constant ap_const_lv32_170 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_18F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001111";
    constant ap_const_lv32_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010000";
    constant ap_const_lv32_19F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011111";
    constant ap_const_lv32_1A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100000";
    constant ap_const_lv32_1AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101111";
    constant ap_const_lv32_1B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001111";
    constant ap_const_lv32_1D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010000";
    constant ap_const_lv32_1DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011111";
    constant ap_const_lv32_1E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100000";
    constant ap_const_lv32_1EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111101111";
    constant ap_const_lv32_1F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111110000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv32_20F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000001111";
    constant ap_const_lv32_210 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000010000";
    constant ap_const_lv32_21F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000011111";
    constant ap_const_lv32_220 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000100000";
    constant ap_const_lv32_22F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000101111";
    constant ap_const_lv32_230 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000110000";
    constant ap_const_lv32_23F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000111111";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";
    constant ap_const_lv32_24F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001001111";
    constant ap_const_lv32_250 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001010000";
    constant ap_const_lv32_25F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001011111";
    constant ap_const_lv32_260 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001100000";
    constant ap_const_lv32_26F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001101111";
    constant ap_const_lv32_270 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001110000";
    constant ap_const_lv32_27F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001111111";
    constant ap_const_lv32_280 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010000000";
    constant ap_const_lv32_28F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010001111";
    constant ap_const_lv32_290 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010010000";
    constant ap_const_lv32_29F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010011111";
    constant ap_const_lv32_2A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010100000";
    constant ap_const_lv32_2AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010101111";
    constant ap_const_lv32_2B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010110000";
    constant ap_const_lv32_2BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010111111";
    constant ap_const_lv32_2C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011000000";
    constant ap_const_lv32_2CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011001111";
    constant ap_const_lv32_2D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011010000";
    constant ap_const_lv32_2DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011011111";
    constant ap_const_lv32_2E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011100000";
    constant ap_const_lv32_2EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011101111";
    constant ap_const_lv32_2F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011110000";
    constant ap_const_lv32_2FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011111111";
    constant ap_const_lv32_300 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100000000";
    constant ap_const_lv32_30F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100001111";
    constant ap_const_lv32_310 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100010000";
    constant ap_const_lv32_31F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100011111";
    constant ap_const_lv32_320 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100100000";
    constant ap_const_lv32_32F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100101111";
    constant ap_const_lv32_330 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100110000";
    constant ap_const_lv32_33F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100111111";
    constant ap_const_lv32_340 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001101000000";
    constant ap_const_lv32_34F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001101001111";
    constant ap_const_lv32_350 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001101010000";
    constant ap_const_lv32_35F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001101011111";
    constant ap_const_lv32_360 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001101100000";
    constant ap_const_lv32_36F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001101101111";
    constant ap_const_lv32_370 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001101110000";
    constant ap_const_lv32_37F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001101111111";
    constant ap_const_lv32_380 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110000000";
    constant ap_const_lv32_38F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110001111";
    constant ap_const_lv32_390 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110010000";
    constant ap_const_lv32_39F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110011111";
    constant ap_const_lv32_3A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110100000";
    constant ap_const_lv32_3AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110101111";
    constant ap_const_lv32_3B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110110000";
    constant ap_const_lv32_3BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001110111111";
    constant ap_const_lv32_3C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111000000";
    constant ap_const_lv32_3CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111001111";
    constant ap_const_lv32_3D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111010000";
    constant ap_const_lv32_3DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111011111";
    constant ap_const_lv32_3E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111100000";
    constant ap_const_lv32_3EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111101111";
    constant ap_const_lv32_3F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111110000";
    constant ap_const_lv32_3FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111111111";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal L1_WEIGHTS_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal L1_WEIGHTS_V_ce0 : STD_LOGIC;
    signal L1_WEIGHTS_V_q0 : STD_LOGIC_VECTOR (1023 downto 0);
    signal L1_BIAS_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal L1_BIAS_V_ce0 : STD_LOGIC;
    signal L1_BIAS_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_in_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal exitcond2_reg_3494 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_out_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage1 : signal is "none";
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_block_pp1_stage1 : BOOLEAN;
    signal exitcond_reg_4627 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp1_iter2_exitcond_reg_4627 : STD_LOGIC_VECTOR (0 downto 0);
    signal acc_63_m_cr_V_reg_765 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_62_m_cr_V_reg_777 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_61_m_cr_V_reg_789 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_60_m_cr_V_reg_801 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_59_m_cr_V_reg_813 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_58_m_cr_V_reg_825 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_57_m_cr_V_reg_837 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_56_m_cr_V_reg_849 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_55_m_cr_V_reg_861 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_54_m_cr_V_reg_873 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_53_m_cr_V_reg_885 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_52_m_cr_V_reg_897 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_51_m_cr_V_reg_909 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_50_m_cr_V_reg_921 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_49_m_cr_V_reg_933 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_48_m_cr_V_reg_945 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_47_m_cr_V_reg_957 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_46_m_cr_V_reg_969 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_45_m_cr_V_reg_981 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_44_m_cr_V_reg_993 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_43_m_cr_V_reg_1005 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_42_m_cr_V_reg_1017 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_41_m_cr_V_reg_1029 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_40_m_cr_V_reg_1041 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_39_m_cr_V_reg_1053 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_38_m_cr_V_reg_1065 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_37_m_cr_V_reg_1077 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_36_m_cr_V_reg_1089 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_35_m_cr_V_reg_1101 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_34_m_cr_V_reg_1113 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_33_m_cr_V_reg_1125 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_32_m_cr_V_reg_1137 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_31_m_cr_V_reg_1149 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_30_m_cr_V_reg_1161 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_29_m_cr_V_reg_1173 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_28_m_cr_V_reg_1185 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_27_m_cr_V_reg_1197 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_26_m_cr_V_reg_1209 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_25_m_cr_V_reg_1221 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_24_m_cr_V_reg_1233 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_23_m_cr_V_reg_1245 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_22_m_cr_V_reg_1257 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_21_m_cr_V_reg_1269 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_20_m_cr_V_reg_1281 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_19_m_cr_V_reg_1293 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_18_m_cr_V_reg_1305 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_17_m_cr_V_reg_1317 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_16_m_cr_V_reg_1329 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_15_m_cr_V_reg_1341 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_14_m_cr_V_reg_1353 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_13_m_cr_V_reg_1365 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_12_m_cr_V_reg_1377 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_11_m_cr_V_reg_1389 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_10_m_cr_V_reg_1401 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_9_m_cr_V_reg_1413 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_8_m_cr_V_reg_1425 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_7_m_cr_V_reg_1437 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_6_m_cr_V_reg_1449 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_5_m_cr_V_reg_1461 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_4_m_cr_V_reg_1473 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_3_m_cr_V_reg_1485 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_2_m_cr_V_reg_1497 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_1_m_cr_V_reg_1509 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_0_m_cr_V_reg_1521 : STD_LOGIC_VECTOR (79 downto 0);
    signal ii_reg_1533 : STD_LOGIC_VECTOR (9 downto 0);
    signal ires_reg_1544 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_multiply_accumulate_fu_1561_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal reg_1850 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_reg_pp0_iter1_exitcond2_reg_3494 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_state9_pp1_stage1_iter0 : BOOLEAN;
    signal ap_block_state11_pp1_stage1_iter1 : BOOLEAN;
    signal ap_block_state13_pp1_stage1_iter2 : BOOLEAN;
    signal ap_block_pp1_stage1_11001 : BOOLEAN;
    signal exitcond2_fu_1856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ii_2_fu_1862_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ii_2_reg_3498 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_V_2_reg_3508 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_68_fu_1873_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_68_reg_3544 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_reg_3549 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_reg_3554 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_reg_3559 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_3564 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_3569 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_3574 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_3579 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_3584 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_reg_3589 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_3594 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_reg_3599 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_reg_3604 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_reg_3609 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_reg_3614 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_reg_3619 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_3624 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_3629 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_21_reg_3634 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_22_reg_3639 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_23_reg_3644 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_reg_3649 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_3654 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_reg_3659 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_3664 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_reg_3669 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_reg_3674 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_30_reg_3679 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_3684 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_3689 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_reg_3694 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_3699 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_3704 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_reg_3709 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_reg_3714 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_reg_3719 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_3724 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_reg_3729 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_41_reg_3734 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_3739 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_3744 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_reg_3749 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_45_reg_3754 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_46_reg_3759 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_47_reg_3764 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_reg_3769 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_3774 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_reg_3779 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_reg_3784 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_reg_3789 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_53_reg_3794 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_54_reg_3799 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_55_reg_3804 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_3809 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_reg_3814 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_58_reg_3819 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_reg_3824 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_reg_3829 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_61_reg_3834 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_62_reg_3839 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_63_reg_3844 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_64_reg_3849 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_65_reg_3854 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_66_reg_3859 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1569_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_1_m_cr_V_1_reg_3864 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1577_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_2_m_cr_V_1_reg_3869 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1585_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_3_m_cr_V_1_reg_3874 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1593_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_4_m_cr_V_1_reg_3879 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1601_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_5_m_cr_V_1_reg_3884 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1609_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_6_m_cr_V_1_reg_3889 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1617_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_7_m_cr_V_1_reg_3894 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1625_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_8_m_cr_V_1_reg_3899 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1633_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_9_m_cr_V_1_reg_3904 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1641_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_10_m_cr_V_1_reg_3909 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1649_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_11_m_cr_V_1_reg_3914 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1657_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_12_m_cr_V_1_reg_3919 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1665_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_13_m_cr_V_1_reg_3924 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1673_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_14_m_cr_V_1_reg_3929 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1681_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_15_m_cr_V_1_reg_3934 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1689_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_16_m_cr_V_1_reg_3939 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1697_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_17_m_cr_V_1_reg_3944 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1705_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_18_m_cr_V_1_reg_3949 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1713_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_19_m_cr_V_1_reg_3954 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1721_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_20_m_cr_V_1_reg_3959 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1729_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_21_m_cr_V_1_reg_3964 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1737_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_22_m_cr_V_1_reg_3969 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1745_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_23_m_cr_V_1_reg_3974 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1753_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_24_m_cr_V_1_reg_3979 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1761_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_25_m_cr_V_1_reg_3984 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1769_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_26_m_cr_V_1_reg_3989 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1777_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_27_m_cr_V_1_reg_3994 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1785_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_28_m_cr_V_1_reg_3999 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1793_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_29_m_cr_V_1_reg_4004 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1801_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_30_m_cr_V_1_reg_4009 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1809_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_31_m_cr_V_1_reg_4014 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal exitcond_fu_2827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state8_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state10_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state12_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal ap_reg_pp1_iter1_exitcond_reg_4627 : STD_LOGIC_VECTOR (0 downto 0);
    signal ires_1_fu_2833_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ires_1_reg_4631 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal tmp_69_fu_2844_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_69_reg_4636 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_reg_pp1_iter1_tmp_69_reg_4636 : STD_LOGIC_VECTOR (5 downto 0);
    signal L1_BIAS_V_load_reg_4646 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state8 : STD_LOGIC;
    signal ap_block_pp1_stage1_subdone : BOOLEAN;
    signal grp_get_result_fu_1555_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_get_result_fu_1555_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1561_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1561_in1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1561_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1561_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1569_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1569_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1569_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1577_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1577_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1577_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1585_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1585_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1585_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1593_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1593_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1593_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1601_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1601_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1601_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1609_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1609_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1609_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1617_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1617_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1617_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1625_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1625_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1625_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1633_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1633_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1633_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1641_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1641_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1641_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1649_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1649_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1649_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1657_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1657_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1657_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1665_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1665_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1665_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1673_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1673_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1673_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1681_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1681_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1681_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1689_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1689_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1689_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1697_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1697_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1697_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1705_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1705_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1705_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1713_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1713_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1713_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1721_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1721_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1721_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1729_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1729_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1729_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1737_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1737_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1737_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1745_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1745_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1745_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1753_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1753_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1753_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1761_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1761_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1761_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1769_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1769_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1769_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1777_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1777_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1777_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1785_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1785_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1785_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1793_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1793_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1793_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1801_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1801_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1801_ap_ce : STD_LOGIC;
    signal grp_multiply_accumulate_fu_1809_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_multiply_accumulate_fu_1809_in2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_multiply_accumulate_fu_1809_ap_ce : STD_LOGIC;
    signal ap_phi_mux_acc_31_m_cr_V_phi_fu_1153_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_acc_30_m_cr_V_phi_fu_1165_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_29_m_cr_V_phi_fu_1177_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_28_m_cr_V_phi_fu_1189_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_27_m_cr_V_phi_fu_1201_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_26_m_cr_V_phi_fu_1213_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_25_m_cr_V_phi_fu_1225_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_24_m_cr_V_phi_fu_1237_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_23_m_cr_V_phi_fu_1249_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_22_m_cr_V_phi_fu_1261_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_21_m_cr_V_phi_fu_1273_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_20_m_cr_V_phi_fu_1285_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_19_m_cr_V_phi_fu_1297_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_18_m_cr_V_phi_fu_1309_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_17_m_cr_V_phi_fu_1321_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_16_m_cr_V_phi_fu_1333_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_15_m_cr_V_phi_fu_1345_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_14_m_cr_V_phi_fu_1357_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_13_m_cr_V_phi_fu_1369_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_12_m_cr_V_phi_fu_1381_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_11_m_cr_V_phi_fu_1393_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_10_m_cr_V_phi_fu_1405_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_9_m_cr_V_phi_fu_1417_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_8_m_cr_V_phi_fu_1429_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_7_m_cr_V_phi_fu_1441_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_6_m_cr_V_phi_fu_1453_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_5_m_cr_V_phi_fu_1465_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_4_m_cr_V_phi_fu_1477_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_3_m_cr_V_phi_fu_1489_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_2_m_cr_V_phi_fu_1501_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_1_m_cr_V_phi_fu_1513_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_acc_0_m_cr_V_phi_fu_1525_p4 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_phi_mux_ii_phi_fu_1537_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_ires_phi_fu_1548_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal tmp_fu_3040_p66 : STD_LOGIC_VECTOR (79 downto 0);
    signal tmp_4_fu_1868_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_fu_2839_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp1_stage1_01001 : BOOLEAN;
    signal acc_63_m_cr_V_2_fu_472 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_3_fu_476 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_4_fu_480 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_5_fu_484 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_6_fu_488 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_7_fu_492 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_8_fu_496 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_9_fu_500 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_10_fu_504 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_11_fu_508 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_12_fu_512 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_13_fu_516 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_14_fu_520 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_15_fu_524 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_16_fu_528 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_17_fu_532 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_18_fu_536 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_19_fu_540 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_20_fu_544 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_21_fu_548 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_22_fu_552 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_23_fu_556 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_24_fu_560 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_25_fu_564 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_26_fu_568 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_27_fu_572 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_28_fu_576 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_29_fu_580 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_30_fu_584 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_31_fu_588 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_32_fu_592 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_33_fu_596 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_34_fu_600 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_35_fu_604 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_36_fu_608 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_37_fu_612 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_38_fu_616 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_39_fu_620 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_40_fu_624 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_41_fu_628 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_42_fu_632 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_43_fu_636 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_44_fu_640 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_45_fu_644 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_46_fu_648 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_47_fu_652 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_48_fu_656 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_49_fu_660 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_50_fu_664 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_51_fu_668 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_52_fu_672 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_53_fu_676 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_54_fu_680 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_55_fu_684 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_56_fu_688 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_57_fu_692 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_58_fu_696 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_59_fu_700 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_60_fu_704 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_61_fu_708 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_62_fu_712 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_63_fu_716 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_64_fu_720 : STD_LOGIC_VECTOR (79 downto 0);
    signal acc_63_m_cr_V_65_fu_724 : STD_LOGIC_VECTOR (79 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_condition_1845 : BOOLEAN;
    signal ap_condition_1849 : BOOLEAN;

    component get_result IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : IN STD_LOGIC_VECTOR (79 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component multiply_accumulate IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read : IN STD_LOGIC_VECTOR (79 downto 0);
        in1_V : IN STD_LOGIC_VECTOR (15 downto 0);
        in2_V : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (79 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component mnist_edp_mux_646eOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        din33_WIDTH : INTEGER;
        din34_WIDTH : INTEGER;
        din35_WIDTH : INTEGER;
        din36_WIDTH : INTEGER;
        din37_WIDTH : INTEGER;
        din38_WIDTH : INTEGER;
        din39_WIDTH : INTEGER;
        din40_WIDTH : INTEGER;
        din41_WIDTH : INTEGER;
        din42_WIDTH : INTEGER;
        din43_WIDTH : INTEGER;
        din44_WIDTH : INTEGER;
        din45_WIDTH : INTEGER;
        din46_WIDTH : INTEGER;
        din47_WIDTH : INTEGER;
        din48_WIDTH : INTEGER;
        din49_WIDTH : INTEGER;
        din50_WIDTH : INTEGER;
        din51_WIDTH : INTEGER;
        din52_WIDTH : INTEGER;
        din53_WIDTH : INTEGER;
        din54_WIDTH : INTEGER;
        din55_WIDTH : INTEGER;
        din56_WIDTH : INTEGER;
        din57_WIDTH : INTEGER;
        din58_WIDTH : INTEGER;
        din59_WIDTH : INTEGER;
        din60_WIDTH : INTEGER;
        din61_WIDTH : INTEGER;
        din62_WIDTH : INTEGER;
        din63_WIDTH : INTEGER;
        din64_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (79 downto 0);
        din1 : IN STD_LOGIC_VECTOR (79 downto 0);
        din2 : IN STD_LOGIC_VECTOR (79 downto 0);
        din3 : IN STD_LOGIC_VECTOR (79 downto 0);
        din4 : IN STD_LOGIC_VECTOR (79 downto 0);
        din5 : IN STD_LOGIC_VECTOR (79 downto 0);
        din6 : IN STD_LOGIC_VECTOR (79 downto 0);
        din7 : IN STD_LOGIC_VECTOR (79 downto 0);
        din8 : IN STD_LOGIC_VECTOR (79 downto 0);
        din9 : IN STD_LOGIC_VECTOR (79 downto 0);
        din10 : IN STD_LOGIC_VECTOR (79 downto 0);
        din11 : IN STD_LOGIC_VECTOR (79 downto 0);
        din12 : IN STD_LOGIC_VECTOR (79 downto 0);
        din13 : IN STD_LOGIC_VECTOR (79 downto 0);
        din14 : IN STD_LOGIC_VECTOR (79 downto 0);
        din15 : IN STD_LOGIC_VECTOR (79 downto 0);
        din16 : IN STD_LOGIC_VECTOR (79 downto 0);
        din17 : IN STD_LOGIC_VECTOR (79 downto 0);
        din18 : IN STD_LOGIC_VECTOR (79 downto 0);
        din19 : IN STD_LOGIC_VECTOR (79 downto 0);
        din20 : IN STD_LOGIC_VECTOR (79 downto 0);
        din21 : IN STD_LOGIC_VECTOR (79 downto 0);
        din22 : IN STD_LOGIC_VECTOR (79 downto 0);
        din23 : IN STD_LOGIC_VECTOR (79 downto 0);
        din24 : IN STD_LOGIC_VECTOR (79 downto 0);
        din25 : IN STD_LOGIC_VECTOR (79 downto 0);
        din26 : IN STD_LOGIC_VECTOR (79 downto 0);
        din27 : IN STD_LOGIC_VECTOR (79 downto 0);
        din28 : IN STD_LOGIC_VECTOR (79 downto 0);
        din29 : IN STD_LOGIC_VECTOR (79 downto 0);
        din30 : IN STD_LOGIC_VECTOR (79 downto 0);
        din31 : IN STD_LOGIC_VECTOR (79 downto 0);
        din32 : IN STD_LOGIC_VECTOR (79 downto 0);
        din33 : IN STD_LOGIC_VECTOR (79 downto 0);
        din34 : IN STD_LOGIC_VECTOR (79 downto 0);
        din35 : IN STD_LOGIC_VECTOR (79 downto 0);
        din36 : IN STD_LOGIC_VECTOR (79 downto 0);
        din37 : IN STD_LOGIC_VECTOR (79 downto 0);
        din38 : IN STD_LOGIC_VECTOR (79 downto 0);
        din39 : IN STD_LOGIC_VECTOR (79 downto 0);
        din40 : IN STD_LOGIC_VECTOR (79 downto 0);
        din41 : IN STD_LOGIC_VECTOR (79 downto 0);
        din42 : IN STD_LOGIC_VECTOR (79 downto 0);
        din43 : IN STD_LOGIC_VECTOR (79 downto 0);
        din44 : IN STD_LOGIC_VECTOR (79 downto 0);
        din45 : IN STD_LOGIC_VECTOR (79 downto 0);
        din46 : IN STD_LOGIC_VECTOR (79 downto 0);
        din47 : IN STD_LOGIC_VECTOR (79 downto 0);
        din48 : IN STD_LOGIC_VECTOR (79 downto 0);
        din49 : IN STD_LOGIC_VECTOR (79 downto 0);
        din50 : IN STD_LOGIC_VECTOR (79 downto 0);
        din51 : IN STD_LOGIC_VECTOR (79 downto 0);
        din52 : IN STD_LOGIC_VECTOR (79 downto 0);
        din53 : IN STD_LOGIC_VECTOR (79 downto 0);
        din54 : IN STD_LOGIC_VECTOR (79 downto 0);
        din55 : IN STD_LOGIC_VECTOR (79 downto 0);
        din56 : IN STD_LOGIC_VECTOR (79 downto 0);
        din57 : IN STD_LOGIC_VECTOR (79 downto 0);
        din58 : IN STD_LOGIC_VECTOR (79 downto 0);
        din59 : IN STD_LOGIC_VECTOR (79 downto 0);
        din60 : IN STD_LOGIC_VECTOR (79 downto 0);
        din61 : IN STD_LOGIC_VECTOR (79 downto 0);
        din62 : IN STD_LOGIC_VECTOR (79 downto 0);
        din63 : IN STD_LOGIC_VECTOR (79 downto 0);
        din64 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (79 downto 0) );
    end component;


    component linear_activationcud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1023 downto 0) );
    end component;


    component linear_activationdEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    L1_WEIGHTS_V_U : component linear_activationcud
    generic map (
        DataWidth => 1024,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => L1_WEIGHTS_V_address0,
        ce0 => L1_WEIGHTS_V_ce0,
        q0 => L1_WEIGHTS_V_q0);

    L1_BIAS_V_U : component linear_activationdEe
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => L1_BIAS_V_address0,
        ce0 => L1_BIAS_V_ce0,
        q0 => L1_BIAS_V_q0);

    grp_get_result_fu_1555 : component get_result
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => reg_1850,
        ap_return => grp_get_result_fu_1555_ap_return,
        ap_ce => grp_get_result_fu_1555_ap_ce);

    grp_multiply_accumulate_fu_1561 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1561_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => grp_multiply_accumulate_fu_1561_in1_V,
        in2_V => grp_multiply_accumulate_fu_1561_in2_V,
        ap_return => grp_multiply_accumulate_fu_1561_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1561_ap_ce);

    grp_multiply_accumulate_fu_1569 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1569_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1569_in2_V,
        ap_return => grp_multiply_accumulate_fu_1569_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1569_ap_ce);

    grp_multiply_accumulate_fu_1577 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1577_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1577_in2_V,
        ap_return => grp_multiply_accumulate_fu_1577_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1577_ap_ce);

    grp_multiply_accumulate_fu_1585 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1585_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1585_in2_V,
        ap_return => grp_multiply_accumulate_fu_1585_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1585_ap_ce);

    grp_multiply_accumulate_fu_1593 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1593_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1593_in2_V,
        ap_return => grp_multiply_accumulate_fu_1593_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1593_ap_ce);

    grp_multiply_accumulate_fu_1601 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1601_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1601_in2_V,
        ap_return => grp_multiply_accumulate_fu_1601_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1601_ap_ce);

    grp_multiply_accumulate_fu_1609 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1609_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1609_in2_V,
        ap_return => grp_multiply_accumulate_fu_1609_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1609_ap_ce);

    grp_multiply_accumulate_fu_1617 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1617_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1617_in2_V,
        ap_return => grp_multiply_accumulate_fu_1617_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1617_ap_ce);

    grp_multiply_accumulate_fu_1625 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1625_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1625_in2_V,
        ap_return => grp_multiply_accumulate_fu_1625_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1625_ap_ce);

    grp_multiply_accumulate_fu_1633 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1633_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1633_in2_V,
        ap_return => grp_multiply_accumulate_fu_1633_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1633_ap_ce);

    grp_multiply_accumulate_fu_1641 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1641_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1641_in2_V,
        ap_return => grp_multiply_accumulate_fu_1641_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1641_ap_ce);

    grp_multiply_accumulate_fu_1649 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1649_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1649_in2_V,
        ap_return => grp_multiply_accumulate_fu_1649_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1649_ap_ce);

    grp_multiply_accumulate_fu_1657 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1657_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1657_in2_V,
        ap_return => grp_multiply_accumulate_fu_1657_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1657_ap_ce);

    grp_multiply_accumulate_fu_1665 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1665_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1665_in2_V,
        ap_return => grp_multiply_accumulate_fu_1665_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1665_ap_ce);

    grp_multiply_accumulate_fu_1673 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1673_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1673_in2_V,
        ap_return => grp_multiply_accumulate_fu_1673_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1673_ap_ce);

    grp_multiply_accumulate_fu_1681 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1681_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1681_in2_V,
        ap_return => grp_multiply_accumulate_fu_1681_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1681_ap_ce);

    grp_multiply_accumulate_fu_1689 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1689_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1689_in2_V,
        ap_return => grp_multiply_accumulate_fu_1689_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1689_ap_ce);

    grp_multiply_accumulate_fu_1697 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1697_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1697_in2_V,
        ap_return => grp_multiply_accumulate_fu_1697_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1697_ap_ce);

    grp_multiply_accumulate_fu_1705 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1705_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1705_in2_V,
        ap_return => grp_multiply_accumulate_fu_1705_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1705_ap_ce);

    grp_multiply_accumulate_fu_1713 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1713_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1713_in2_V,
        ap_return => grp_multiply_accumulate_fu_1713_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1713_ap_ce);

    grp_multiply_accumulate_fu_1721 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1721_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1721_in2_V,
        ap_return => grp_multiply_accumulate_fu_1721_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1721_ap_ce);

    grp_multiply_accumulate_fu_1729 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1729_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1729_in2_V,
        ap_return => grp_multiply_accumulate_fu_1729_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1729_ap_ce);

    grp_multiply_accumulate_fu_1737 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1737_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1737_in2_V,
        ap_return => grp_multiply_accumulate_fu_1737_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1737_ap_ce);

    grp_multiply_accumulate_fu_1745 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1745_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1745_in2_V,
        ap_return => grp_multiply_accumulate_fu_1745_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1745_ap_ce);

    grp_multiply_accumulate_fu_1753 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1753_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1753_in2_V,
        ap_return => grp_multiply_accumulate_fu_1753_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1753_ap_ce);

    grp_multiply_accumulate_fu_1761 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1761_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1761_in2_V,
        ap_return => grp_multiply_accumulate_fu_1761_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1761_ap_ce);

    grp_multiply_accumulate_fu_1769 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1769_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1769_in2_V,
        ap_return => grp_multiply_accumulate_fu_1769_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1769_ap_ce);

    grp_multiply_accumulate_fu_1777 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1777_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1777_in2_V,
        ap_return => grp_multiply_accumulate_fu_1777_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1777_ap_ce);

    grp_multiply_accumulate_fu_1785 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1785_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1785_in2_V,
        ap_return => grp_multiply_accumulate_fu_1785_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1785_ap_ce);

    grp_multiply_accumulate_fu_1793 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1793_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1793_in2_V,
        ap_return => grp_multiply_accumulate_fu_1793_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1793_ap_ce);

    grp_multiply_accumulate_fu_1801 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1801_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1801_in2_V,
        ap_return => grp_multiply_accumulate_fu_1801_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1801_ap_ce);

    grp_multiply_accumulate_fu_1809 : component multiply_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read => grp_multiply_accumulate_fu_1809_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read,
        in1_V => tmp_V_2_reg_3508,
        in2_V => grp_multiply_accumulate_fu_1809_in2_V,
        ap_return => grp_multiply_accumulate_fu_1809_ap_return,
        ap_ce => grp_multiply_accumulate_fu_1809_ap_ce);

    mnist_edp_mux_646eOg_U15 : component mnist_edp_mux_646eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 80,
        din1_WIDTH => 80,
        din2_WIDTH => 80,
        din3_WIDTH => 80,
        din4_WIDTH => 80,
        din5_WIDTH => 80,
        din6_WIDTH => 80,
        din7_WIDTH => 80,
        din8_WIDTH => 80,
        din9_WIDTH => 80,
        din10_WIDTH => 80,
        din11_WIDTH => 80,
        din12_WIDTH => 80,
        din13_WIDTH => 80,
        din14_WIDTH => 80,
        din15_WIDTH => 80,
        din16_WIDTH => 80,
        din17_WIDTH => 80,
        din18_WIDTH => 80,
        din19_WIDTH => 80,
        din20_WIDTH => 80,
        din21_WIDTH => 80,
        din22_WIDTH => 80,
        din23_WIDTH => 80,
        din24_WIDTH => 80,
        din25_WIDTH => 80,
        din26_WIDTH => 80,
        din27_WIDTH => 80,
        din28_WIDTH => 80,
        din29_WIDTH => 80,
        din30_WIDTH => 80,
        din31_WIDTH => 80,
        din32_WIDTH => 80,
        din33_WIDTH => 80,
        din34_WIDTH => 80,
        din35_WIDTH => 80,
        din36_WIDTH => 80,
        din37_WIDTH => 80,
        din38_WIDTH => 80,
        din39_WIDTH => 80,
        din40_WIDTH => 80,
        din41_WIDTH => 80,
        din42_WIDTH => 80,
        din43_WIDTH => 80,
        din44_WIDTH => 80,
        din45_WIDTH => 80,
        din46_WIDTH => 80,
        din47_WIDTH => 80,
        din48_WIDTH => 80,
        din49_WIDTH => 80,
        din50_WIDTH => 80,
        din51_WIDTH => 80,
        din52_WIDTH => 80,
        din53_WIDTH => 80,
        din54_WIDTH => 80,
        din55_WIDTH => 80,
        din56_WIDTH => 80,
        din57_WIDTH => 80,
        din58_WIDTH => 80,
        din59_WIDTH => 80,
        din60_WIDTH => 80,
        din61_WIDTH => 80,
        din62_WIDTH => 80,
        din63_WIDTH => 80,
        din64_WIDTH => 6,
        dout_WIDTH => 80)
    port map (
        din0 => acc_63_m_cr_V_2_fu_472,
        din1 => acc_63_m_cr_V_3_fu_476,
        din2 => acc_63_m_cr_V_4_fu_480,
        din3 => acc_63_m_cr_V_5_fu_484,
        din4 => acc_63_m_cr_V_6_fu_488,
        din5 => acc_63_m_cr_V_7_fu_492,
        din6 => acc_63_m_cr_V_8_fu_496,
        din7 => acc_63_m_cr_V_9_fu_500,
        din8 => acc_63_m_cr_V_10_fu_504,
        din9 => acc_63_m_cr_V_11_fu_508,
        din10 => acc_63_m_cr_V_12_fu_512,
        din11 => acc_63_m_cr_V_13_fu_516,
        din12 => acc_63_m_cr_V_14_fu_520,
        din13 => acc_63_m_cr_V_15_fu_524,
        din14 => acc_63_m_cr_V_16_fu_528,
        din15 => acc_63_m_cr_V_17_fu_532,
        din16 => acc_63_m_cr_V_18_fu_536,
        din17 => acc_63_m_cr_V_19_fu_540,
        din18 => acc_63_m_cr_V_20_fu_544,
        din19 => acc_63_m_cr_V_21_fu_548,
        din20 => acc_63_m_cr_V_22_fu_552,
        din21 => acc_63_m_cr_V_23_fu_556,
        din22 => acc_63_m_cr_V_24_fu_560,
        din23 => acc_63_m_cr_V_25_fu_564,
        din24 => acc_63_m_cr_V_26_fu_568,
        din25 => acc_63_m_cr_V_27_fu_572,
        din26 => acc_63_m_cr_V_28_fu_576,
        din27 => acc_63_m_cr_V_29_fu_580,
        din28 => acc_63_m_cr_V_30_fu_584,
        din29 => acc_63_m_cr_V_31_fu_588,
        din30 => acc_63_m_cr_V_32_fu_592,
        din31 => acc_63_m_cr_V_33_fu_596,
        din32 => acc_63_m_cr_V_34_fu_600,
        din33 => acc_63_m_cr_V_35_fu_604,
        din34 => acc_63_m_cr_V_36_fu_608,
        din35 => acc_63_m_cr_V_37_fu_612,
        din36 => acc_63_m_cr_V_38_fu_616,
        din37 => acc_63_m_cr_V_39_fu_620,
        din38 => acc_63_m_cr_V_40_fu_624,
        din39 => acc_63_m_cr_V_41_fu_628,
        din40 => acc_63_m_cr_V_42_fu_632,
        din41 => acc_63_m_cr_V_43_fu_636,
        din42 => acc_63_m_cr_V_44_fu_640,
        din43 => acc_63_m_cr_V_45_fu_644,
        din44 => acc_63_m_cr_V_46_fu_648,
        din45 => acc_63_m_cr_V_47_fu_652,
        din46 => acc_63_m_cr_V_48_fu_656,
        din47 => acc_63_m_cr_V_49_fu_660,
        din48 => acc_63_m_cr_V_50_fu_664,
        din49 => acc_63_m_cr_V_51_fu_668,
        din50 => acc_63_m_cr_V_52_fu_672,
        din51 => acc_63_m_cr_V_53_fu_676,
        din52 => acc_63_m_cr_V_54_fu_680,
        din53 => acc_63_m_cr_V_55_fu_684,
        din54 => acc_63_m_cr_V_56_fu_688,
        din55 => acc_63_m_cr_V_57_fu_692,
        din56 => acc_63_m_cr_V_58_fu_696,
        din57 => acc_63_m_cr_V_59_fu_700,
        din58 => acc_63_m_cr_V_60_fu_704,
        din59 => acc_63_m_cr_V_61_fu_708,
        din60 => acc_63_m_cr_V_62_fu_712,
        din61 => acc_63_m_cr_V_63_fu_716,
        din62 => acc_63_m_cr_V_64_fu_720,
        din63 => acc_63_m_cr_V_65_fu_724,
        din64 => tmp_69_reg_4636,
        dout => tmp_fu_3040_p66);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state8) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state8)) then 
                        ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state8);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    acc_0_m_cr_V_reg_1521_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_0_m_cr_V_reg_1521 <= reg_1850;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_0_m_cr_V_reg_1521 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_10_m_cr_V_reg_1401_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_10_m_cr_V_reg_1401 <= acc_10_m_cr_V_1_reg_3909;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_10_m_cr_V_reg_1401 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_11_m_cr_V_reg_1389_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_11_m_cr_V_reg_1389 <= acc_11_m_cr_V_1_reg_3914;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_11_m_cr_V_reg_1389 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_12_m_cr_V_reg_1377_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_12_m_cr_V_reg_1377 <= acc_12_m_cr_V_1_reg_3919;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_12_m_cr_V_reg_1377 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_13_m_cr_V_reg_1365_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_13_m_cr_V_reg_1365 <= acc_13_m_cr_V_1_reg_3924;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_13_m_cr_V_reg_1365 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_14_m_cr_V_reg_1353_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_14_m_cr_V_reg_1353 <= acc_14_m_cr_V_1_reg_3929;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_14_m_cr_V_reg_1353 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_15_m_cr_V_reg_1341_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_15_m_cr_V_reg_1341 <= acc_15_m_cr_V_1_reg_3934;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_15_m_cr_V_reg_1341 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_16_m_cr_V_reg_1329_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_16_m_cr_V_reg_1329 <= acc_16_m_cr_V_1_reg_3939;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_16_m_cr_V_reg_1329 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_17_m_cr_V_reg_1317_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_17_m_cr_V_reg_1317 <= acc_17_m_cr_V_1_reg_3944;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_17_m_cr_V_reg_1317 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_18_m_cr_V_reg_1305_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_18_m_cr_V_reg_1305 <= acc_18_m_cr_V_1_reg_3949;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_18_m_cr_V_reg_1305 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_19_m_cr_V_reg_1293_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_19_m_cr_V_reg_1293 <= acc_19_m_cr_V_1_reg_3954;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_19_m_cr_V_reg_1293 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_1_m_cr_V_reg_1509_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_1_m_cr_V_reg_1509 <= acc_1_m_cr_V_1_reg_3864;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_1_m_cr_V_reg_1509 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_20_m_cr_V_reg_1281_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_20_m_cr_V_reg_1281 <= acc_20_m_cr_V_1_reg_3959;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_20_m_cr_V_reg_1281 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_21_m_cr_V_reg_1269_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_21_m_cr_V_reg_1269 <= acc_21_m_cr_V_1_reg_3964;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_21_m_cr_V_reg_1269 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_22_m_cr_V_reg_1257_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_22_m_cr_V_reg_1257 <= acc_22_m_cr_V_1_reg_3969;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_22_m_cr_V_reg_1257 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_23_m_cr_V_reg_1245_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_23_m_cr_V_reg_1245 <= acc_23_m_cr_V_1_reg_3974;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_23_m_cr_V_reg_1245 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_24_m_cr_V_reg_1233_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_24_m_cr_V_reg_1233 <= acc_24_m_cr_V_1_reg_3979;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_24_m_cr_V_reg_1233 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_25_m_cr_V_reg_1221_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_25_m_cr_V_reg_1221 <= acc_25_m_cr_V_1_reg_3984;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_25_m_cr_V_reg_1221 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_26_m_cr_V_reg_1209_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_26_m_cr_V_reg_1209 <= acc_26_m_cr_V_1_reg_3989;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_26_m_cr_V_reg_1209 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_27_m_cr_V_reg_1197_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_27_m_cr_V_reg_1197 <= acc_27_m_cr_V_1_reg_3994;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_27_m_cr_V_reg_1197 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_28_m_cr_V_reg_1185_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_28_m_cr_V_reg_1185 <= acc_28_m_cr_V_1_reg_3999;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_28_m_cr_V_reg_1185 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_29_m_cr_V_reg_1173_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_29_m_cr_V_reg_1173 <= acc_29_m_cr_V_1_reg_4004;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_29_m_cr_V_reg_1173 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_2_m_cr_V_reg_1497_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_2_m_cr_V_reg_1497 <= acc_2_m_cr_V_1_reg_3869;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_2_m_cr_V_reg_1497 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_30_m_cr_V_reg_1161_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_30_m_cr_V_reg_1161 <= acc_30_m_cr_V_1_reg_4009;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_30_m_cr_V_reg_1161 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_31_m_cr_V_reg_1149_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_31_m_cr_V_reg_1149 <= acc_31_m_cr_V_1_reg_4014;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_31_m_cr_V_reg_1149 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_32_m_cr_V_reg_1137_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_32_m_cr_V_reg_1137 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_32_m_cr_V_reg_1137 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_33_m_cr_V_reg_1125_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_33_m_cr_V_reg_1125 <= grp_multiply_accumulate_fu_1569_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_33_m_cr_V_reg_1125 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_34_m_cr_V_reg_1113_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_34_m_cr_V_reg_1113 <= grp_multiply_accumulate_fu_1577_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_34_m_cr_V_reg_1113 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_35_m_cr_V_reg_1101_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_35_m_cr_V_reg_1101 <= grp_multiply_accumulate_fu_1585_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_35_m_cr_V_reg_1101 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_36_m_cr_V_reg_1089_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_36_m_cr_V_reg_1089 <= grp_multiply_accumulate_fu_1593_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_36_m_cr_V_reg_1089 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_37_m_cr_V_reg_1077_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_37_m_cr_V_reg_1077 <= grp_multiply_accumulate_fu_1601_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_37_m_cr_V_reg_1077 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_38_m_cr_V_reg_1065_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_38_m_cr_V_reg_1065 <= grp_multiply_accumulate_fu_1609_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_38_m_cr_V_reg_1065 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_39_m_cr_V_reg_1053_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_39_m_cr_V_reg_1053 <= grp_multiply_accumulate_fu_1617_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_39_m_cr_V_reg_1053 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_3_m_cr_V_reg_1485_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_3_m_cr_V_reg_1485 <= acc_3_m_cr_V_1_reg_3874;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_3_m_cr_V_reg_1485 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_40_m_cr_V_reg_1041_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_40_m_cr_V_reg_1041 <= grp_multiply_accumulate_fu_1625_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_40_m_cr_V_reg_1041 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_41_m_cr_V_reg_1029_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_41_m_cr_V_reg_1029 <= grp_multiply_accumulate_fu_1633_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_41_m_cr_V_reg_1029 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_42_m_cr_V_reg_1017_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_42_m_cr_V_reg_1017 <= grp_multiply_accumulate_fu_1641_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_42_m_cr_V_reg_1017 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_43_m_cr_V_reg_1005_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_43_m_cr_V_reg_1005 <= grp_multiply_accumulate_fu_1649_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_43_m_cr_V_reg_1005 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_44_m_cr_V_reg_993_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_44_m_cr_V_reg_993 <= grp_multiply_accumulate_fu_1657_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_44_m_cr_V_reg_993 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_45_m_cr_V_reg_981_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_45_m_cr_V_reg_981 <= grp_multiply_accumulate_fu_1665_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_45_m_cr_V_reg_981 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_46_m_cr_V_reg_969_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_46_m_cr_V_reg_969 <= grp_multiply_accumulate_fu_1673_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_46_m_cr_V_reg_969 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_47_m_cr_V_reg_957_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_47_m_cr_V_reg_957 <= grp_multiply_accumulate_fu_1681_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_47_m_cr_V_reg_957 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_48_m_cr_V_reg_945_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_48_m_cr_V_reg_945 <= grp_multiply_accumulate_fu_1689_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_48_m_cr_V_reg_945 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_49_m_cr_V_reg_933_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_49_m_cr_V_reg_933 <= grp_multiply_accumulate_fu_1697_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_49_m_cr_V_reg_933 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_4_m_cr_V_reg_1473_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_4_m_cr_V_reg_1473 <= acc_4_m_cr_V_1_reg_3879;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_4_m_cr_V_reg_1473 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_50_m_cr_V_reg_921_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_50_m_cr_V_reg_921 <= grp_multiply_accumulate_fu_1705_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_50_m_cr_V_reg_921 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_51_m_cr_V_reg_909_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_51_m_cr_V_reg_909 <= grp_multiply_accumulate_fu_1713_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_51_m_cr_V_reg_909 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_52_m_cr_V_reg_897_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_52_m_cr_V_reg_897 <= grp_multiply_accumulate_fu_1721_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_52_m_cr_V_reg_897 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_53_m_cr_V_reg_885_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_53_m_cr_V_reg_885 <= grp_multiply_accumulate_fu_1729_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_53_m_cr_V_reg_885 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_54_m_cr_V_reg_873_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_54_m_cr_V_reg_873 <= grp_multiply_accumulate_fu_1737_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_54_m_cr_V_reg_873 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_55_m_cr_V_reg_861_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_55_m_cr_V_reg_861 <= grp_multiply_accumulate_fu_1745_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_55_m_cr_V_reg_861 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_56_m_cr_V_reg_849_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_56_m_cr_V_reg_849 <= grp_multiply_accumulate_fu_1753_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_56_m_cr_V_reg_849 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_57_m_cr_V_reg_837_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_57_m_cr_V_reg_837 <= grp_multiply_accumulate_fu_1761_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_57_m_cr_V_reg_837 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_58_m_cr_V_reg_825_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_58_m_cr_V_reg_825 <= grp_multiply_accumulate_fu_1769_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_58_m_cr_V_reg_825 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_59_m_cr_V_reg_813_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_59_m_cr_V_reg_813 <= grp_multiply_accumulate_fu_1777_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_59_m_cr_V_reg_813 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_5_m_cr_V_reg_1461_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_5_m_cr_V_reg_1461 <= acc_5_m_cr_V_1_reg_3884;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_5_m_cr_V_reg_1461 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_60_m_cr_V_reg_801_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_60_m_cr_V_reg_801 <= grp_multiply_accumulate_fu_1785_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_60_m_cr_V_reg_801 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_61_m_cr_V_reg_789_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_61_m_cr_V_reg_789 <= grp_multiply_accumulate_fu_1793_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_61_m_cr_V_reg_789 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_62_m_cr_V_reg_777_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_62_m_cr_V_reg_777 <= grp_multiply_accumulate_fu_1801_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_62_m_cr_V_reg_777 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_10_fu_504_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_8) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_10_fu_504 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_10_fu_504 <= acc_8_m_cr_V_reg_1425;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_11_fu_508_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_9) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_11_fu_508 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_11_fu_508 <= acc_9_m_cr_V_reg_1413;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_12_fu_512_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_A) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_12_fu_512 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_12_fu_512 <= acc_10_m_cr_V_reg_1401;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_13_fu_516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_B) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_13_fu_516 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_13_fu_516 <= acc_11_m_cr_V_reg_1389;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_14_fu_520_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_C) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_14_fu_520 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_14_fu_520 <= acc_12_m_cr_V_reg_1377;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_15_fu_524_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_D) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_15_fu_524 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_15_fu_524 <= acc_13_m_cr_V_reg_1365;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_16_fu_528_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_E) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_16_fu_528 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_16_fu_528 <= acc_14_m_cr_V_reg_1353;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_17_fu_532_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_F) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_17_fu_532 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_17_fu_532 <= acc_15_m_cr_V_reg_1341;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_18_fu_536_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_10) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_18_fu_536 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_18_fu_536 <= acc_16_m_cr_V_reg_1329;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_19_fu_540_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_11) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_19_fu_540 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_19_fu_540 <= acc_17_m_cr_V_reg_1317;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_20_fu_544_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_12) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_20_fu_544 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_20_fu_544 <= acc_18_m_cr_V_reg_1305;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_21_fu_548_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_13) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_21_fu_548 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_21_fu_548 <= acc_19_m_cr_V_reg_1293;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_22_fu_552_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_14) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_22_fu_552 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_22_fu_552 <= acc_20_m_cr_V_reg_1281;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_23_fu_556_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_15) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_23_fu_556 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_23_fu_556 <= acc_21_m_cr_V_reg_1269;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_24_fu_560_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_16) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_24_fu_560 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_24_fu_560 <= acc_22_m_cr_V_reg_1257;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_25_fu_564_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_17) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_25_fu_564 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_25_fu_564 <= acc_23_m_cr_V_reg_1245;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_26_fu_568_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_18) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_26_fu_568 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_26_fu_568 <= acc_24_m_cr_V_reg_1233;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_27_fu_572_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_19) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_27_fu_572 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_27_fu_572 <= acc_25_m_cr_V_reg_1221;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_28_fu_576_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_1A) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_28_fu_576 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_28_fu_576 <= acc_26_m_cr_V_reg_1209;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_29_fu_580_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_1B) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_29_fu_580 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_29_fu_580 <= acc_27_m_cr_V_reg_1197;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_2_fu_472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_2_fu_472 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_2_fu_472 <= acc_0_m_cr_V_reg_1521;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_30_fu_584_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_1C) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_30_fu_584 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_30_fu_584 <= acc_28_m_cr_V_reg_1185;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_31_fu_588_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_1D) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_31_fu_588 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_31_fu_588 <= acc_29_m_cr_V_reg_1173;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_32_fu_592_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_1E) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_32_fu_592 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_32_fu_592 <= acc_30_m_cr_V_reg_1161;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_33_fu_596_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_1F) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_33_fu_596 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_33_fu_596 <= acc_31_m_cr_V_reg_1149;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_34_fu_600_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_20) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_34_fu_600 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_34_fu_600 <= acc_32_m_cr_V_reg_1137;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_35_fu_604_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_21) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_35_fu_604 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_35_fu_604 <= acc_33_m_cr_V_reg_1125;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_36_fu_608_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_22) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_36_fu_608 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_36_fu_608 <= acc_34_m_cr_V_reg_1113;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_37_fu_612_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_23) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_37_fu_612 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_37_fu_612 <= acc_35_m_cr_V_reg_1101;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_38_fu_616_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_24) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_38_fu_616 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_38_fu_616 <= acc_36_m_cr_V_reg_1089;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_39_fu_620_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_25) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_39_fu_620 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_39_fu_620 <= acc_37_m_cr_V_reg_1077;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_3_fu_476_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_3_fu_476 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_3_fu_476 <= acc_1_m_cr_V_reg_1509;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_40_fu_624_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_26) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_40_fu_624 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_40_fu_624 <= acc_38_m_cr_V_reg_1065;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_41_fu_628_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_27) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_41_fu_628 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_41_fu_628 <= acc_39_m_cr_V_reg_1053;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_42_fu_632_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_28) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_42_fu_632 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_42_fu_632 <= acc_40_m_cr_V_reg_1041;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_43_fu_636_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_29) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_43_fu_636 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_43_fu_636 <= acc_41_m_cr_V_reg_1029;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_44_fu_640_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_2A) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_44_fu_640 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_44_fu_640 <= acc_42_m_cr_V_reg_1017;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_45_fu_644_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_2B) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_45_fu_644 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_45_fu_644 <= acc_43_m_cr_V_reg_1005;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_46_fu_648_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_2C) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_46_fu_648 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_46_fu_648 <= acc_44_m_cr_V_reg_993;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_47_fu_652_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_2D) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_47_fu_652 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_47_fu_652 <= acc_45_m_cr_V_reg_981;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_48_fu_656_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_2E) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_48_fu_656 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_48_fu_656 <= acc_46_m_cr_V_reg_969;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_49_fu_660_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_2F) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_49_fu_660 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_49_fu_660 <= acc_47_m_cr_V_reg_957;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_4_fu_480_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_2) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_4_fu_480 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_4_fu_480 <= acc_2_m_cr_V_reg_1497;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_50_fu_664_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_30) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_50_fu_664 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_50_fu_664 <= acc_48_m_cr_V_reg_945;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_51_fu_668_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_31) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_51_fu_668 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_51_fu_668 <= acc_49_m_cr_V_reg_933;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_52_fu_672_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_32) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_52_fu_672 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_52_fu_672 <= acc_50_m_cr_V_reg_921;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_53_fu_676_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_33) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_53_fu_676 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_53_fu_676 <= acc_51_m_cr_V_reg_909;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_54_fu_680_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_34) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_54_fu_680 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_54_fu_680 <= acc_52_m_cr_V_reg_897;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_55_fu_684_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_35) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_55_fu_684 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_55_fu_684 <= acc_53_m_cr_V_reg_885;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_56_fu_688_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_36) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_56_fu_688 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_56_fu_688 <= acc_54_m_cr_V_reg_873;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_57_fu_692_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_37) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_57_fu_692 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_57_fu_692 <= acc_55_m_cr_V_reg_861;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_58_fu_696_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_38) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_58_fu_696 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_58_fu_696 <= acc_56_m_cr_V_reg_849;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_59_fu_700_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_39) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_59_fu_700 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_59_fu_700 <= acc_57_m_cr_V_reg_837;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_5_fu_484_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_3) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_5_fu_484 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_5_fu_484 <= acc_3_m_cr_V_reg_1485;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_60_fu_704_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_3A) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_60_fu_704 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_60_fu_704 <= acc_58_m_cr_V_reg_825;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_61_fu_708_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_3B) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_61_fu_708 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_61_fu_708 <= acc_59_m_cr_V_reg_813;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_62_fu_712_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_3C) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_62_fu_712 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_62_fu_712 <= acc_60_m_cr_V_reg_801;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_63_fu_716_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_3D) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_63_fu_716 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_63_fu_716 <= acc_61_m_cr_V_reg_789;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_64_fu_720_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_3E) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_64_fu_720 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_64_fu_720 <= acc_62_m_cr_V_reg_777;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_65_fu_724_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_3F) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_65_fu_724 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_65_fu_724 <= acc_63_m_cr_V_reg_765;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_6_fu_488_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_4) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_6_fu_488 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_6_fu_488 <= acc_4_m_cr_V_reg_1473;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_7_fu_492_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_5) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_7_fu_492 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_7_fu_492 <= acc_5_m_cr_V_reg_1461;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_8_fu_496_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_6) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_8_fu_496 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_8_fu_496 <= acc_6_m_cr_V_reg_1449;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_9_fu_500_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp1_iter1_tmp_69_reg_4636 = ap_const_lv6_7) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                acc_63_m_cr_V_9_fu_500 <= grp_multiply_accumulate_fu_1561_ap_return;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc_63_m_cr_V_9_fu_500 <= acc_7_m_cr_V_reg_1437;
            end if; 
        end if;
    end process;

    acc_63_m_cr_V_reg_765_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_63_m_cr_V_reg_765 <= grp_multiply_accumulate_fu_1809_ap_return;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_63_m_cr_V_reg_765 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_6_m_cr_V_reg_1449_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_6_m_cr_V_reg_1449 <= acc_6_m_cr_V_1_reg_3889;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_6_m_cr_V_reg_1449 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_7_m_cr_V_reg_1437_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_7_m_cr_V_reg_1437 <= acc_7_m_cr_V_1_reg_3894;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_7_m_cr_V_reg_1437 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_8_m_cr_V_reg_1425_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_8_m_cr_V_reg_1425 <= acc_8_m_cr_V_1_reg_3899;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_8_m_cr_V_reg_1425 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    acc_9_m_cr_V_reg_1413_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                acc_9_m_cr_V_reg_1413 <= acc_9_m_cr_V_1_reg_3904;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                acc_9_m_cr_V_reg_1413 <= ap_const_lv80_0;
            end if; 
        end if;
    end process;

    ii_reg_1533_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ii_reg_1533 <= ii_2_reg_3498;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ii_reg_1533 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    ires_reg_1544_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                ires_reg_1544 <= ap_const_lv7_0;
            elsif (((exitcond_reg_4627 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
                ires_reg_1544 <= ires_1_reg_4631;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_reg_4627 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then
                L1_BIAS_V_load_reg_4646 <= L1_BIAS_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                acc_10_m_cr_V_1_reg_3909 <= grp_multiply_accumulate_fu_1641_ap_return;
                acc_11_m_cr_V_1_reg_3914 <= grp_multiply_accumulate_fu_1649_ap_return;
                acc_12_m_cr_V_1_reg_3919 <= grp_multiply_accumulate_fu_1657_ap_return;
                acc_13_m_cr_V_1_reg_3924 <= grp_multiply_accumulate_fu_1665_ap_return;
                acc_14_m_cr_V_1_reg_3929 <= grp_multiply_accumulate_fu_1673_ap_return;
                acc_15_m_cr_V_1_reg_3934 <= grp_multiply_accumulate_fu_1681_ap_return;
                acc_16_m_cr_V_1_reg_3939 <= grp_multiply_accumulate_fu_1689_ap_return;
                acc_17_m_cr_V_1_reg_3944 <= grp_multiply_accumulate_fu_1697_ap_return;
                acc_18_m_cr_V_1_reg_3949 <= grp_multiply_accumulate_fu_1705_ap_return;
                acc_19_m_cr_V_1_reg_3954 <= grp_multiply_accumulate_fu_1713_ap_return;
                acc_1_m_cr_V_1_reg_3864 <= grp_multiply_accumulate_fu_1569_ap_return;
                acc_20_m_cr_V_1_reg_3959 <= grp_multiply_accumulate_fu_1721_ap_return;
                acc_21_m_cr_V_1_reg_3964 <= grp_multiply_accumulate_fu_1729_ap_return;
                acc_22_m_cr_V_1_reg_3969 <= grp_multiply_accumulate_fu_1737_ap_return;
                acc_23_m_cr_V_1_reg_3974 <= grp_multiply_accumulate_fu_1745_ap_return;
                acc_24_m_cr_V_1_reg_3979 <= grp_multiply_accumulate_fu_1753_ap_return;
                acc_25_m_cr_V_1_reg_3984 <= grp_multiply_accumulate_fu_1761_ap_return;
                acc_26_m_cr_V_1_reg_3989 <= grp_multiply_accumulate_fu_1769_ap_return;
                acc_27_m_cr_V_1_reg_3994 <= grp_multiply_accumulate_fu_1777_ap_return;
                acc_28_m_cr_V_1_reg_3999 <= grp_multiply_accumulate_fu_1785_ap_return;
                acc_29_m_cr_V_1_reg_4004 <= grp_multiply_accumulate_fu_1793_ap_return;
                acc_2_m_cr_V_1_reg_3869 <= grp_multiply_accumulate_fu_1577_ap_return;
                acc_30_m_cr_V_1_reg_4009 <= grp_multiply_accumulate_fu_1801_ap_return;
                acc_31_m_cr_V_1_reg_4014 <= grp_multiply_accumulate_fu_1809_ap_return;
                acc_3_m_cr_V_1_reg_3874 <= grp_multiply_accumulate_fu_1585_ap_return;
                acc_4_m_cr_V_1_reg_3879 <= grp_multiply_accumulate_fu_1593_ap_return;
                acc_5_m_cr_V_1_reg_3884 <= grp_multiply_accumulate_fu_1601_ap_return;
                acc_6_m_cr_V_1_reg_3889 <= grp_multiply_accumulate_fu_1609_ap_return;
                acc_7_m_cr_V_1_reg_3894 <= grp_multiply_accumulate_fu_1617_ap_return;
                acc_8_m_cr_V_1_reg_3899 <= grp_multiply_accumulate_fu_1625_ap_return;
                acc_9_m_cr_V_1_reg_3904 <= grp_multiply_accumulate_fu_1633_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_reg_pp0_iter1_exitcond2_reg_3494 <= exitcond2_reg_3494;
                exitcond2_reg_3494 <= exitcond2_fu_1856_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                ap_reg_pp1_iter1_exitcond_reg_4627 <= exitcond_reg_4627;
                ap_reg_pp1_iter1_tmp_69_reg_4636 <= tmp_69_reg_4636;
                ap_reg_pp1_iter2_exitcond_reg_4627 <= ap_reg_pp1_iter1_exitcond_reg_4627;
                exitcond_reg_4627 <= exitcond_fu_2827_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ii_2_reg_3498 <= ii_2_fu_1862_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                ires_1_reg_4631 <= ires_1_fu_2833_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)) or ((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then
                reg_1850 <= grp_multiply_accumulate_fu_1561_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_10_reg_3579 <= L1_WEIGHTS_V_q0(127 downto 112);
                tmp_11_reg_3584 <= L1_WEIGHTS_V_q0(143 downto 128);
                tmp_12_reg_3589 <= L1_WEIGHTS_V_q0(159 downto 144);
                tmp_13_reg_3594 <= L1_WEIGHTS_V_q0(175 downto 160);
                tmp_14_reg_3599 <= L1_WEIGHTS_V_q0(191 downto 176);
                tmp_15_reg_3604 <= L1_WEIGHTS_V_q0(207 downto 192);
                tmp_16_reg_3609 <= L1_WEIGHTS_V_q0(223 downto 208);
                tmp_17_reg_3614 <= L1_WEIGHTS_V_q0(239 downto 224);
                tmp_18_reg_3619 <= L1_WEIGHTS_V_q0(255 downto 240);
                tmp_19_reg_3624 <= L1_WEIGHTS_V_q0(271 downto 256);
                tmp_1_reg_3569 <= L1_WEIGHTS_V_q0(95 downto 80);
                tmp_20_reg_3629 <= L1_WEIGHTS_V_q0(287 downto 272);
                tmp_21_reg_3634 <= L1_WEIGHTS_V_q0(303 downto 288);
                tmp_22_reg_3639 <= L1_WEIGHTS_V_q0(319 downto 304);
                tmp_23_reg_3644 <= L1_WEIGHTS_V_q0(335 downto 320);
                tmp_24_reg_3649 <= L1_WEIGHTS_V_q0(351 downto 336);
                tmp_25_reg_3654 <= L1_WEIGHTS_V_q0(367 downto 352);
                tmp_26_reg_3659 <= L1_WEIGHTS_V_q0(383 downto 368);
                tmp_27_reg_3664 <= L1_WEIGHTS_V_q0(399 downto 384);
                tmp_28_reg_3669 <= L1_WEIGHTS_V_q0(415 downto 400);
                tmp_29_reg_3674 <= L1_WEIGHTS_V_q0(431 downto 416);
                tmp_2_reg_3574 <= L1_WEIGHTS_V_q0(111 downto 96);
                tmp_30_reg_3679 <= L1_WEIGHTS_V_q0(447 downto 432);
                tmp_31_reg_3684 <= L1_WEIGHTS_V_q0(463 downto 448);
                tmp_32_reg_3689 <= L1_WEIGHTS_V_q0(479 downto 464);
                tmp_33_reg_3694 <= L1_WEIGHTS_V_q0(495 downto 480);
                tmp_34_reg_3699 <= L1_WEIGHTS_V_q0(511 downto 496);
                tmp_35_reg_3704 <= L1_WEIGHTS_V_q0(527 downto 512);
                tmp_36_reg_3709 <= L1_WEIGHTS_V_q0(543 downto 528);
                tmp_37_reg_3714 <= L1_WEIGHTS_V_q0(559 downto 544);
                tmp_38_reg_3719 <= L1_WEIGHTS_V_q0(575 downto 560);
                tmp_39_reg_3724 <= L1_WEIGHTS_V_q0(591 downto 576);
                tmp_40_reg_3729 <= L1_WEIGHTS_V_q0(607 downto 592);
                tmp_41_reg_3734 <= L1_WEIGHTS_V_q0(623 downto 608);
                tmp_42_reg_3739 <= L1_WEIGHTS_V_q0(639 downto 624);
                tmp_43_reg_3744 <= L1_WEIGHTS_V_q0(655 downto 640);
                tmp_44_reg_3749 <= L1_WEIGHTS_V_q0(671 downto 656);
                tmp_45_reg_3754 <= L1_WEIGHTS_V_q0(687 downto 672);
                tmp_46_reg_3759 <= L1_WEIGHTS_V_q0(703 downto 688);
                tmp_47_reg_3764 <= L1_WEIGHTS_V_q0(719 downto 704);
                tmp_48_reg_3769 <= L1_WEIGHTS_V_q0(735 downto 720);
                tmp_49_reg_3774 <= L1_WEIGHTS_V_q0(751 downto 736);
                tmp_50_reg_3779 <= L1_WEIGHTS_V_q0(767 downto 752);
                tmp_51_reg_3784 <= L1_WEIGHTS_V_q0(783 downto 768);
                tmp_52_reg_3789 <= L1_WEIGHTS_V_q0(799 downto 784);
                tmp_53_reg_3794 <= L1_WEIGHTS_V_q0(815 downto 800);
                tmp_54_reg_3799 <= L1_WEIGHTS_V_q0(831 downto 816);
                tmp_55_reg_3804 <= L1_WEIGHTS_V_q0(847 downto 832);
                tmp_56_reg_3809 <= L1_WEIGHTS_V_q0(863 downto 848);
                tmp_57_reg_3814 <= L1_WEIGHTS_V_q0(879 downto 864);
                tmp_58_reg_3819 <= L1_WEIGHTS_V_q0(895 downto 880);
                tmp_59_reg_3824 <= L1_WEIGHTS_V_q0(911 downto 896);
                tmp_60_reg_3829 <= L1_WEIGHTS_V_q0(927 downto 912);
                tmp_61_reg_3834 <= L1_WEIGHTS_V_q0(943 downto 928);
                tmp_62_reg_3839 <= L1_WEIGHTS_V_q0(959 downto 944);
                tmp_63_reg_3844 <= L1_WEIGHTS_V_q0(975 downto 960);
                tmp_64_reg_3849 <= L1_WEIGHTS_V_q0(991 downto 976);
                tmp_65_reg_3854 <= L1_WEIGHTS_V_q0(1007 downto 992);
                tmp_66_reg_3859 <= L1_WEIGHTS_V_q0(1023 downto 1008);
                tmp_68_reg_3544 <= tmp_68_fu_1873_p1;
                tmp_7_reg_3549 <= L1_WEIGHTS_V_q0(31 downto 16);
                tmp_8_reg_3554 <= L1_WEIGHTS_V_q0(47 downto 32);
                tmp_9_reg_3559 <= L1_WEIGHTS_V_q0(63 downto 48);
                tmp_V_2_reg_3508 <= data_in_V_V_dout;
                tmp_s_reg_3564 <= L1_WEIGHTS_V_q0(79 downto 64);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_2827_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                tmp_69_reg_4636 <= tmp_69_fu_2844_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter2, ap_enable_reg_pp0_iter1, ap_enable_reg_pp1_iter1, exitcond2_fu_1856_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, exitcond_fu_2827_p2, ap_enable_reg_pp1_iter0, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone, ap_block_pp1_stage0_subdone, ap_block_pp1_stage1_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond2_fu_1856_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond2_fu_1856_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (exitcond_fu_2827_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (exitcond_fu_2827_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage1 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp1_stage1_subdone) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) and (ap_const_boolean_0 = ap_block_pp1_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage1_subdone) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    L1_BIAS_V_address0 <= tmp_5_fu_2839_p1(6 - 1 downto 0);

    L1_BIAS_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            L1_BIAS_V_ce0 <= ap_const_logic_1;
        else 
            L1_BIAS_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    L1_WEIGHTS_V_address0 <= tmp_4_fu_1868_p1(10 - 1 downto 0);

    L1_WEIGHTS_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            L1_WEIGHTS_V_ce0 <= ap_const_logic_1;
        else 
            L1_WEIGHTS_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_pp1_stage1 <= ap_CS_fsm(5);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state14 <= ap_CS_fsm(6);
    ap_CS_fsm_state7 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(data_in_V_V_empty_n, ap_enable_reg_pp0_iter0, exitcond2_reg_3494)
    begin
                ap_block_pp0_stage1_11001 <= ((exitcond2_reg_3494 = ap_const_lv1_0) and (data_in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(data_in_V_V_empty_n, ap_enable_reg_pp0_iter0, exitcond2_reg_3494)
    begin
                ap_block_pp0_stage1_subdone <= ((exitcond2_reg_3494 = ap_const_lv1_0) and (data_in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage1_01001_assign_proc : process(data_out_V_V_full_n, ap_enable_reg_pp1_iter2, ap_reg_pp1_iter2_exitcond_reg_4627)
    begin
                ap_block_pp1_stage1_01001 <= ((ap_reg_pp1_iter2_exitcond_reg_4627 = ap_const_lv1_0) and (data_out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1));
    end process;


    ap_block_pp1_stage1_11001_assign_proc : process(data_out_V_V_full_n, ap_enable_reg_pp1_iter2, ap_reg_pp1_iter2_exitcond_reg_4627)
    begin
                ap_block_pp1_stage1_11001 <= ((ap_reg_pp1_iter2_exitcond_reg_4627 = ap_const_lv1_0) and (data_out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1));
    end process;


    ap_block_pp1_stage1_subdone_assign_proc : process(data_out_V_V_full_n, ap_enable_reg_pp1_iter2, ap_reg_pp1_iter2_exitcond_reg_4627)
    begin
                ap_block_pp1_stage1_subdone <= ((ap_reg_pp1_iter2_exitcond_reg_4627 = ap_const_lv1_0) and (data_out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp1_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state13_pp1_stage1_iter2_assign_proc : process(data_out_V_V_full_n, ap_reg_pp1_iter2_exitcond_reg_4627)
    begin
                ap_block_state13_pp1_stage1_iter2 <= ((ap_reg_pp1_iter2_exitcond_reg_4627 = ap_const_lv1_0) and (data_out_V_V_full_n = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage1_iter0_assign_proc : process(data_in_V_V_empty_n, exitcond2_reg_3494)
    begin
                ap_block_state3_pp0_stage1_iter0 <= ((exitcond2_reg_3494 = ap_const_lv1_0) and (data_in_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp1_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1845_assign_proc : process(exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
                ap_condition_1845 <= ((exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_1849_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_reg_pp0_iter1_exitcond2_reg_3494)
    begin
                ap_condition_1849 <= ((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(exitcond2_fu_1856_p2)
    begin
        if ((exitcond2_fu_1856_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state8_assign_proc : process(exitcond_fu_2827_p2)
    begin
        if ((exitcond_fu_2827_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state8 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_acc_0_m_cr_V_phi_fu_1525_p4_assign_proc : process(acc_0_m_cr_V_reg_1521, reg_1850, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_0_m_cr_V_phi_fu_1525_p4 <= reg_1850;
        else 
            ap_phi_mux_acc_0_m_cr_V_phi_fu_1525_p4 <= acc_0_m_cr_V_reg_1521;
        end if; 
    end process;


    ap_phi_mux_acc_10_m_cr_V_phi_fu_1405_p4_assign_proc : process(acc_10_m_cr_V_reg_1401, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_10_m_cr_V_1_reg_3909, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_10_m_cr_V_phi_fu_1405_p4 <= acc_10_m_cr_V_1_reg_3909;
        else 
            ap_phi_mux_acc_10_m_cr_V_phi_fu_1405_p4 <= acc_10_m_cr_V_reg_1401;
        end if; 
    end process;


    ap_phi_mux_acc_11_m_cr_V_phi_fu_1393_p4_assign_proc : process(acc_11_m_cr_V_reg_1389, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_11_m_cr_V_1_reg_3914, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_11_m_cr_V_phi_fu_1393_p4 <= acc_11_m_cr_V_1_reg_3914;
        else 
            ap_phi_mux_acc_11_m_cr_V_phi_fu_1393_p4 <= acc_11_m_cr_V_reg_1389;
        end if; 
    end process;


    ap_phi_mux_acc_12_m_cr_V_phi_fu_1381_p4_assign_proc : process(acc_12_m_cr_V_reg_1377, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_12_m_cr_V_1_reg_3919, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_12_m_cr_V_phi_fu_1381_p4 <= acc_12_m_cr_V_1_reg_3919;
        else 
            ap_phi_mux_acc_12_m_cr_V_phi_fu_1381_p4 <= acc_12_m_cr_V_reg_1377;
        end if; 
    end process;


    ap_phi_mux_acc_13_m_cr_V_phi_fu_1369_p4_assign_proc : process(acc_13_m_cr_V_reg_1365, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_13_m_cr_V_1_reg_3924, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_13_m_cr_V_phi_fu_1369_p4 <= acc_13_m_cr_V_1_reg_3924;
        else 
            ap_phi_mux_acc_13_m_cr_V_phi_fu_1369_p4 <= acc_13_m_cr_V_reg_1365;
        end if; 
    end process;


    ap_phi_mux_acc_14_m_cr_V_phi_fu_1357_p4_assign_proc : process(acc_14_m_cr_V_reg_1353, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_14_m_cr_V_1_reg_3929, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_14_m_cr_V_phi_fu_1357_p4 <= acc_14_m_cr_V_1_reg_3929;
        else 
            ap_phi_mux_acc_14_m_cr_V_phi_fu_1357_p4 <= acc_14_m_cr_V_reg_1353;
        end if; 
    end process;


    ap_phi_mux_acc_15_m_cr_V_phi_fu_1345_p4_assign_proc : process(acc_15_m_cr_V_reg_1341, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_15_m_cr_V_1_reg_3934, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_15_m_cr_V_phi_fu_1345_p4 <= acc_15_m_cr_V_1_reg_3934;
        else 
            ap_phi_mux_acc_15_m_cr_V_phi_fu_1345_p4 <= acc_15_m_cr_V_reg_1341;
        end if; 
    end process;


    ap_phi_mux_acc_16_m_cr_V_phi_fu_1333_p4_assign_proc : process(acc_16_m_cr_V_reg_1329, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_16_m_cr_V_1_reg_3939, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_16_m_cr_V_phi_fu_1333_p4 <= acc_16_m_cr_V_1_reg_3939;
        else 
            ap_phi_mux_acc_16_m_cr_V_phi_fu_1333_p4 <= acc_16_m_cr_V_reg_1329;
        end if; 
    end process;


    ap_phi_mux_acc_17_m_cr_V_phi_fu_1321_p4_assign_proc : process(acc_17_m_cr_V_reg_1317, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_17_m_cr_V_1_reg_3944, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_17_m_cr_V_phi_fu_1321_p4 <= acc_17_m_cr_V_1_reg_3944;
        else 
            ap_phi_mux_acc_17_m_cr_V_phi_fu_1321_p4 <= acc_17_m_cr_V_reg_1317;
        end if; 
    end process;


    ap_phi_mux_acc_18_m_cr_V_phi_fu_1309_p4_assign_proc : process(acc_18_m_cr_V_reg_1305, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_18_m_cr_V_1_reg_3949, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_18_m_cr_V_phi_fu_1309_p4 <= acc_18_m_cr_V_1_reg_3949;
        else 
            ap_phi_mux_acc_18_m_cr_V_phi_fu_1309_p4 <= acc_18_m_cr_V_reg_1305;
        end if; 
    end process;


    ap_phi_mux_acc_19_m_cr_V_phi_fu_1297_p4_assign_proc : process(acc_19_m_cr_V_reg_1293, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_19_m_cr_V_1_reg_3954, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_19_m_cr_V_phi_fu_1297_p4 <= acc_19_m_cr_V_1_reg_3954;
        else 
            ap_phi_mux_acc_19_m_cr_V_phi_fu_1297_p4 <= acc_19_m_cr_V_reg_1293;
        end if; 
    end process;


    ap_phi_mux_acc_1_m_cr_V_phi_fu_1513_p4_assign_proc : process(acc_1_m_cr_V_reg_1509, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_1_m_cr_V_1_reg_3864, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_1_m_cr_V_phi_fu_1513_p4 <= acc_1_m_cr_V_1_reg_3864;
        else 
            ap_phi_mux_acc_1_m_cr_V_phi_fu_1513_p4 <= acc_1_m_cr_V_reg_1509;
        end if; 
    end process;


    ap_phi_mux_acc_20_m_cr_V_phi_fu_1285_p4_assign_proc : process(acc_20_m_cr_V_reg_1281, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_20_m_cr_V_1_reg_3959, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_20_m_cr_V_phi_fu_1285_p4 <= acc_20_m_cr_V_1_reg_3959;
        else 
            ap_phi_mux_acc_20_m_cr_V_phi_fu_1285_p4 <= acc_20_m_cr_V_reg_1281;
        end if; 
    end process;


    ap_phi_mux_acc_21_m_cr_V_phi_fu_1273_p4_assign_proc : process(acc_21_m_cr_V_reg_1269, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_21_m_cr_V_1_reg_3964, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_21_m_cr_V_phi_fu_1273_p4 <= acc_21_m_cr_V_1_reg_3964;
        else 
            ap_phi_mux_acc_21_m_cr_V_phi_fu_1273_p4 <= acc_21_m_cr_V_reg_1269;
        end if; 
    end process;


    ap_phi_mux_acc_22_m_cr_V_phi_fu_1261_p4_assign_proc : process(acc_22_m_cr_V_reg_1257, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_22_m_cr_V_1_reg_3969, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_22_m_cr_V_phi_fu_1261_p4 <= acc_22_m_cr_V_1_reg_3969;
        else 
            ap_phi_mux_acc_22_m_cr_V_phi_fu_1261_p4 <= acc_22_m_cr_V_reg_1257;
        end if; 
    end process;


    ap_phi_mux_acc_23_m_cr_V_phi_fu_1249_p4_assign_proc : process(acc_23_m_cr_V_reg_1245, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_23_m_cr_V_1_reg_3974, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_23_m_cr_V_phi_fu_1249_p4 <= acc_23_m_cr_V_1_reg_3974;
        else 
            ap_phi_mux_acc_23_m_cr_V_phi_fu_1249_p4 <= acc_23_m_cr_V_reg_1245;
        end if; 
    end process;


    ap_phi_mux_acc_24_m_cr_V_phi_fu_1237_p4_assign_proc : process(acc_24_m_cr_V_reg_1233, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_24_m_cr_V_1_reg_3979, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_24_m_cr_V_phi_fu_1237_p4 <= acc_24_m_cr_V_1_reg_3979;
        else 
            ap_phi_mux_acc_24_m_cr_V_phi_fu_1237_p4 <= acc_24_m_cr_V_reg_1233;
        end if; 
    end process;


    ap_phi_mux_acc_25_m_cr_V_phi_fu_1225_p4_assign_proc : process(acc_25_m_cr_V_reg_1221, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_25_m_cr_V_1_reg_3984, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_25_m_cr_V_phi_fu_1225_p4 <= acc_25_m_cr_V_1_reg_3984;
        else 
            ap_phi_mux_acc_25_m_cr_V_phi_fu_1225_p4 <= acc_25_m_cr_V_reg_1221;
        end if; 
    end process;


    ap_phi_mux_acc_26_m_cr_V_phi_fu_1213_p4_assign_proc : process(acc_26_m_cr_V_reg_1209, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_26_m_cr_V_1_reg_3989, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_26_m_cr_V_phi_fu_1213_p4 <= acc_26_m_cr_V_1_reg_3989;
        else 
            ap_phi_mux_acc_26_m_cr_V_phi_fu_1213_p4 <= acc_26_m_cr_V_reg_1209;
        end if; 
    end process;


    ap_phi_mux_acc_27_m_cr_V_phi_fu_1201_p4_assign_proc : process(acc_27_m_cr_V_reg_1197, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_27_m_cr_V_1_reg_3994, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_27_m_cr_V_phi_fu_1201_p4 <= acc_27_m_cr_V_1_reg_3994;
        else 
            ap_phi_mux_acc_27_m_cr_V_phi_fu_1201_p4 <= acc_27_m_cr_V_reg_1197;
        end if; 
    end process;


    ap_phi_mux_acc_28_m_cr_V_phi_fu_1189_p4_assign_proc : process(acc_28_m_cr_V_reg_1185, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_28_m_cr_V_1_reg_3999, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_28_m_cr_V_phi_fu_1189_p4 <= acc_28_m_cr_V_1_reg_3999;
        else 
            ap_phi_mux_acc_28_m_cr_V_phi_fu_1189_p4 <= acc_28_m_cr_V_reg_1185;
        end if; 
    end process;


    ap_phi_mux_acc_29_m_cr_V_phi_fu_1177_p4_assign_proc : process(acc_29_m_cr_V_reg_1173, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_29_m_cr_V_1_reg_4004, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_29_m_cr_V_phi_fu_1177_p4 <= acc_29_m_cr_V_1_reg_4004;
        else 
            ap_phi_mux_acc_29_m_cr_V_phi_fu_1177_p4 <= acc_29_m_cr_V_reg_1173;
        end if; 
    end process;


    ap_phi_mux_acc_2_m_cr_V_phi_fu_1501_p4_assign_proc : process(acc_2_m_cr_V_reg_1497, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_2_m_cr_V_1_reg_3869, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_2_m_cr_V_phi_fu_1501_p4 <= acc_2_m_cr_V_1_reg_3869;
        else 
            ap_phi_mux_acc_2_m_cr_V_phi_fu_1501_p4 <= acc_2_m_cr_V_reg_1497;
        end if; 
    end process;


    ap_phi_mux_acc_30_m_cr_V_phi_fu_1165_p4_assign_proc : process(acc_30_m_cr_V_reg_1161, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_30_m_cr_V_1_reg_4009, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_30_m_cr_V_phi_fu_1165_p4 <= acc_30_m_cr_V_1_reg_4009;
        else 
            ap_phi_mux_acc_30_m_cr_V_phi_fu_1165_p4 <= acc_30_m_cr_V_reg_1161;
        end if; 
    end process;


    ap_phi_mux_acc_31_m_cr_V_phi_fu_1153_p4_assign_proc : process(acc_31_m_cr_V_reg_1149, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_31_m_cr_V_1_reg_4014, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_31_m_cr_V_phi_fu_1153_p4 <= acc_31_m_cr_V_1_reg_4014;
        else 
            ap_phi_mux_acc_31_m_cr_V_phi_fu_1153_p4 <= acc_31_m_cr_V_reg_1149;
        end if; 
    end process;


    ap_phi_mux_acc_3_m_cr_V_phi_fu_1489_p4_assign_proc : process(acc_3_m_cr_V_reg_1485, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_3_m_cr_V_1_reg_3874, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_3_m_cr_V_phi_fu_1489_p4 <= acc_3_m_cr_V_1_reg_3874;
        else 
            ap_phi_mux_acc_3_m_cr_V_phi_fu_1489_p4 <= acc_3_m_cr_V_reg_1485;
        end if; 
    end process;


    ap_phi_mux_acc_4_m_cr_V_phi_fu_1477_p4_assign_proc : process(acc_4_m_cr_V_reg_1473, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_4_m_cr_V_1_reg_3879, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_4_m_cr_V_phi_fu_1477_p4 <= acc_4_m_cr_V_1_reg_3879;
        else 
            ap_phi_mux_acc_4_m_cr_V_phi_fu_1477_p4 <= acc_4_m_cr_V_reg_1473;
        end if; 
    end process;


    ap_phi_mux_acc_5_m_cr_V_phi_fu_1465_p4_assign_proc : process(acc_5_m_cr_V_reg_1461, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_5_m_cr_V_1_reg_3884, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_5_m_cr_V_phi_fu_1465_p4 <= acc_5_m_cr_V_1_reg_3884;
        else 
            ap_phi_mux_acc_5_m_cr_V_phi_fu_1465_p4 <= acc_5_m_cr_V_reg_1461;
        end if; 
    end process;


    ap_phi_mux_acc_6_m_cr_V_phi_fu_1453_p4_assign_proc : process(acc_6_m_cr_V_reg_1449, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_6_m_cr_V_1_reg_3889, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_6_m_cr_V_phi_fu_1453_p4 <= acc_6_m_cr_V_1_reg_3889;
        else 
            ap_phi_mux_acc_6_m_cr_V_phi_fu_1453_p4 <= acc_6_m_cr_V_reg_1449;
        end if; 
    end process;


    ap_phi_mux_acc_7_m_cr_V_phi_fu_1441_p4_assign_proc : process(acc_7_m_cr_V_reg_1437, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_7_m_cr_V_1_reg_3894, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_7_m_cr_V_phi_fu_1441_p4 <= acc_7_m_cr_V_1_reg_3894;
        else 
            ap_phi_mux_acc_7_m_cr_V_phi_fu_1441_p4 <= acc_7_m_cr_V_reg_1437;
        end if; 
    end process;


    ap_phi_mux_acc_8_m_cr_V_phi_fu_1429_p4_assign_proc : process(acc_8_m_cr_V_reg_1425, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_8_m_cr_V_1_reg_3899, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_8_m_cr_V_phi_fu_1429_p4 <= acc_8_m_cr_V_1_reg_3899;
        else 
            ap_phi_mux_acc_8_m_cr_V_phi_fu_1429_p4 <= acc_8_m_cr_V_reg_1425;
        end if; 
    end process;


    ap_phi_mux_acc_9_m_cr_V_phi_fu_1417_p4_assign_proc : process(acc_9_m_cr_V_reg_1413, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_CS_fsm_pp0_stage0, acc_9_m_cr_V_1_reg_3904, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_acc_9_m_cr_V_phi_fu_1417_p4 <= acc_9_m_cr_V_1_reg_3904;
        else 
            ap_phi_mux_acc_9_m_cr_V_phi_fu_1417_p4 <= acc_9_m_cr_V_reg_1413;
        end if; 
    end process;


    ap_phi_mux_ii_phi_fu_1537_p4_assign_proc : process(exitcond2_reg_3494, ii_reg_1533, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ii_2_reg_3498, ap_block_pp0_stage0)
    begin
        if (((exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_ii_phi_fu_1537_p4 <= ii_2_reg_3498;
        else 
            ap_phi_mux_ii_phi_fu_1537_p4 <= ii_reg_1533;
        end if; 
    end process;


    ap_phi_mux_ires_phi_fu_1548_p4_assign_proc : process(exitcond_reg_4627, ires_reg_1544, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage0, ires_1_reg_4631, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_reg_4627 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_ires_phi_fu_1548_p4 <= ires_1_reg_4631;
        else 
            ap_phi_mux_ires_phi_fu_1548_p4 <= ires_reg_1544;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    data_in_V_V_blk_n_assign_proc : process(data_in_V_V_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond2_reg_3494)
    begin
        if (((exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            data_in_V_V_blk_n <= data_in_V_V_empty_n;
        else 
            data_in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_in_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond2_reg_3494, ap_block_pp0_stage1_11001)
    begin
        if (((exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            data_in_V_V_read <= ap_const_logic_1;
        else 
            data_in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_out_V_V_blk_n_assign_proc : process(data_out_V_V_full_n, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter2, ap_block_pp1_stage1, ap_reg_pp1_iter2_exitcond_reg_4627)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_reg_pp1_iter2_exitcond_reg_4627 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            data_out_V_V_blk_n <= data_out_V_V_full_n;
        else 
            data_out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    data_out_V_V_din <= grp_get_result_fu_1555_ap_return;

    data_out_V_V_write_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter2, ap_reg_pp1_iter2_exitcond_reg_4627, ap_block_pp1_stage1_11001)
    begin
        if (((ap_reg_pp1_iter2_exitcond_reg_4627 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            data_out_V_V_write <= ap_const_logic_1;
        else 
            data_out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    exitcond2_fu_1856_p2 <= "1" when (ap_phi_mux_ii_phi_fu_1537_p4 = ap_const_lv10_310) else "0";
    exitcond_fu_2827_p2 <= "1" when (ap_phi_mux_ires_phi_fu_1548_p4 = ap_const_lv7_40) else "0";

    grp_get_result_fu_1555_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            grp_get_result_fu_1555_ap_ce <= ap_const_logic_1;
        else 
            grp_get_result_fu_1555_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1561_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, exitcond2_reg_3494, acc_32_m_cr_V_reg_1137, ap_enable_reg_pp0_iter1, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp1_stage0, ap_block_pp0_stage0, ap_phi_mux_acc_0_m_cr_V_phi_fu_1525_p4, ap_block_pp1_stage0, tmp_fu_3040_p66)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            grp_multiply_accumulate_fu_1561_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= tmp_fu_3040_p66;
        elsif (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_multiply_accumulate_fu_1561_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_32_m_cr_V_reg_1137;
        elsif (((exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_multiply_accumulate_fu_1561_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_0_m_cr_V_phi_fu_1525_p4;
        else 
            grp_multiply_accumulate_fu_1561_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1561_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp1_stage1, ap_block_pp0_stage1_11001, ap_block_pp1_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1561_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1561_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1561_in1_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, exitcond2_reg_3494, ap_enable_reg_pp0_iter1, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp0_stage0, tmp_V_2_reg_3508, ap_CS_fsm_pp1_stage0, L1_BIAS_V_load_reg_4646, ap_block_pp0_stage0, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            grp_multiply_accumulate_fu_1561_in1_V <= L1_BIAS_V_load_reg_4646;
        elsif ((((exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
            grp_multiply_accumulate_fu_1561_in1_V <= tmp_V_2_reg_3508;
        else 
            grp_multiply_accumulate_fu_1561_in1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1561_in2_V_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, exitcond2_reg_3494, ap_enable_reg_pp0_iter1, ap_reg_pp0_iter1_exitcond2_reg_3494, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp0_stage0, tmp_68_reg_3544, tmp_35_reg_3704, ap_CS_fsm_pp1_stage0, ap_block_pp0_stage0, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            grp_multiply_accumulate_fu_1561_in2_V <= ap_const_lv16_3C00;
        elsif (((ap_reg_pp0_iter1_exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_multiply_accumulate_fu_1561_in2_V <= tmp_35_reg_3704;
        elsif (((exitcond2_reg_3494 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_multiply_accumulate_fu_1561_in2_V <= tmp_68_reg_3544;
        else 
            grp_multiply_accumulate_fu_1561_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1569_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_33_m_cr_V_reg_1125, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_1_m_cr_V_phi_fu_1513_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1569_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_33_m_cr_V_reg_1125;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1569_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_1_m_cr_V_phi_fu_1513_p4;
            else 
                grp_multiply_accumulate_fu_1569_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1569_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1569_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1569_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1569_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1569_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_7_reg_3549, tmp_36_reg_3709, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1569_in2_V <= tmp_36_reg_3709;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1569_in2_V <= tmp_7_reg_3549;
            else 
                grp_multiply_accumulate_fu_1569_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1569_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1577_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_34_m_cr_V_reg_1113, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_2_m_cr_V_phi_fu_1501_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1577_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_34_m_cr_V_reg_1113;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1577_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_2_m_cr_V_phi_fu_1501_p4;
            else 
                grp_multiply_accumulate_fu_1577_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1577_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1577_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1577_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1577_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1577_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_8_reg_3554, tmp_37_reg_3714, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1577_in2_V <= tmp_37_reg_3714;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1577_in2_V <= tmp_8_reg_3554;
            else 
                grp_multiply_accumulate_fu_1577_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1577_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1585_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_35_m_cr_V_reg_1101, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_3_m_cr_V_phi_fu_1489_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1585_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_35_m_cr_V_reg_1101;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1585_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_3_m_cr_V_phi_fu_1489_p4;
            else 
                grp_multiply_accumulate_fu_1585_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1585_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1585_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1585_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1585_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1585_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_9_reg_3559, tmp_38_reg_3719, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1585_in2_V <= tmp_38_reg_3719;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1585_in2_V <= tmp_9_reg_3559;
            else 
                grp_multiply_accumulate_fu_1585_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1585_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1593_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_36_m_cr_V_reg_1089, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_4_m_cr_V_phi_fu_1477_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1593_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_36_m_cr_V_reg_1089;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1593_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_4_m_cr_V_phi_fu_1477_p4;
            else 
                grp_multiply_accumulate_fu_1593_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1593_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1593_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1593_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1593_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1593_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_s_reg_3564, tmp_39_reg_3724, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1593_in2_V <= tmp_39_reg_3724;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1593_in2_V <= tmp_s_reg_3564;
            else 
                grp_multiply_accumulate_fu_1593_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1593_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1601_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_37_m_cr_V_reg_1077, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_5_m_cr_V_phi_fu_1465_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1601_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_37_m_cr_V_reg_1077;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1601_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_5_m_cr_V_phi_fu_1465_p4;
            else 
                grp_multiply_accumulate_fu_1601_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1601_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1601_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1601_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1601_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1601_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_1_reg_3569, tmp_40_reg_3729, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1601_in2_V <= tmp_40_reg_3729;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1601_in2_V <= tmp_1_reg_3569;
            else 
                grp_multiply_accumulate_fu_1601_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1601_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1609_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_38_m_cr_V_reg_1065, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_6_m_cr_V_phi_fu_1453_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1609_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_38_m_cr_V_reg_1065;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1609_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_6_m_cr_V_phi_fu_1453_p4;
            else 
                grp_multiply_accumulate_fu_1609_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1609_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1609_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1609_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1609_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1609_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_2_reg_3574, tmp_41_reg_3734, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1609_in2_V <= tmp_41_reg_3734;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1609_in2_V <= tmp_2_reg_3574;
            else 
                grp_multiply_accumulate_fu_1609_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1609_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1617_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_39_m_cr_V_reg_1053, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_7_m_cr_V_phi_fu_1441_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1617_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_39_m_cr_V_reg_1053;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1617_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_7_m_cr_V_phi_fu_1441_p4;
            else 
                grp_multiply_accumulate_fu_1617_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1617_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1617_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1617_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1617_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1617_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_10_reg_3579, tmp_42_reg_3739, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1617_in2_V <= tmp_42_reg_3739;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1617_in2_V <= tmp_10_reg_3579;
            else 
                grp_multiply_accumulate_fu_1617_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1617_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1625_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_40_m_cr_V_reg_1041, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_8_m_cr_V_phi_fu_1429_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1625_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_40_m_cr_V_reg_1041;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1625_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_8_m_cr_V_phi_fu_1429_p4;
            else 
                grp_multiply_accumulate_fu_1625_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1625_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1625_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1625_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1625_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1625_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_11_reg_3584, tmp_43_reg_3744, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1625_in2_V <= tmp_43_reg_3744;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1625_in2_V <= tmp_11_reg_3584;
            else 
                grp_multiply_accumulate_fu_1625_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1625_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1633_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_41_m_cr_V_reg_1029, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_9_m_cr_V_phi_fu_1417_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1633_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_41_m_cr_V_reg_1029;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1633_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_9_m_cr_V_phi_fu_1417_p4;
            else 
                grp_multiply_accumulate_fu_1633_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1633_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1633_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1633_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1633_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1633_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_12_reg_3589, tmp_44_reg_3749, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1633_in2_V <= tmp_44_reg_3749;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1633_in2_V <= tmp_12_reg_3589;
            else 
                grp_multiply_accumulate_fu_1633_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1633_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1641_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_42_m_cr_V_reg_1017, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_10_m_cr_V_phi_fu_1405_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1641_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_42_m_cr_V_reg_1017;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1641_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_10_m_cr_V_phi_fu_1405_p4;
            else 
                grp_multiply_accumulate_fu_1641_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1641_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1641_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1641_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1641_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1641_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_13_reg_3594, tmp_45_reg_3754, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1641_in2_V <= tmp_45_reg_3754;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1641_in2_V <= tmp_13_reg_3594;
            else 
                grp_multiply_accumulate_fu_1641_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1641_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1649_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_43_m_cr_V_reg_1005, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_11_m_cr_V_phi_fu_1393_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1649_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_43_m_cr_V_reg_1005;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1649_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_11_m_cr_V_phi_fu_1393_p4;
            else 
                grp_multiply_accumulate_fu_1649_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1649_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1649_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1649_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1649_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1649_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_14_reg_3599, tmp_46_reg_3759, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1649_in2_V <= tmp_46_reg_3759;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1649_in2_V <= tmp_14_reg_3599;
            else 
                grp_multiply_accumulate_fu_1649_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1649_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1657_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_44_m_cr_V_reg_993, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_12_m_cr_V_phi_fu_1381_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1657_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_44_m_cr_V_reg_993;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1657_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_12_m_cr_V_phi_fu_1381_p4;
            else 
                grp_multiply_accumulate_fu_1657_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1657_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1657_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1657_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1657_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1657_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_15_reg_3604, tmp_47_reg_3764, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1657_in2_V <= tmp_47_reg_3764;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1657_in2_V <= tmp_15_reg_3604;
            else 
                grp_multiply_accumulate_fu_1657_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1657_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1665_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_45_m_cr_V_reg_981, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_13_m_cr_V_phi_fu_1369_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1665_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_45_m_cr_V_reg_981;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1665_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_13_m_cr_V_phi_fu_1369_p4;
            else 
                grp_multiply_accumulate_fu_1665_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1665_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1665_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1665_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1665_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1665_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_16_reg_3609, tmp_48_reg_3769, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1665_in2_V <= tmp_48_reg_3769;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1665_in2_V <= tmp_16_reg_3609;
            else 
                grp_multiply_accumulate_fu_1665_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1665_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1673_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_46_m_cr_V_reg_969, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_14_m_cr_V_phi_fu_1357_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1673_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_46_m_cr_V_reg_969;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1673_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_14_m_cr_V_phi_fu_1357_p4;
            else 
                grp_multiply_accumulate_fu_1673_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1673_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1673_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1673_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1673_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1673_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_17_reg_3614, tmp_49_reg_3774, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1673_in2_V <= tmp_49_reg_3774;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1673_in2_V <= tmp_17_reg_3614;
            else 
                grp_multiply_accumulate_fu_1673_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1673_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1681_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_47_m_cr_V_reg_957, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_15_m_cr_V_phi_fu_1345_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1681_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_47_m_cr_V_reg_957;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1681_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_15_m_cr_V_phi_fu_1345_p4;
            else 
                grp_multiply_accumulate_fu_1681_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1681_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1681_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1681_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1681_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1681_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_18_reg_3619, tmp_50_reg_3779, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1681_in2_V <= tmp_50_reg_3779;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1681_in2_V <= tmp_18_reg_3619;
            else 
                grp_multiply_accumulate_fu_1681_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1681_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1689_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_48_m_cr_V_reg_945, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_16_m_cr_V_phi_fu_1333_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1689_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_48_m_cr_V_reg_945;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1689_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_16_m_cr_V_phi_fu_1333_p4;
            else 
                grp_multiply_accumulate_fu_1689_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1689_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1689_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1689_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1689_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1689_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_19_reg_3624, tmp_51_reg_3784, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1689_in2_V <= tmp_51_reg_3784;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1689_in2_V <= tmp_19_reg_3624;
            else 
                grp_multiply_accumulate_fu_1689_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1689_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1697_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_49_m_cr_V_reg_933, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_17_m_cr_V_phi_fu_1321_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1697_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_49_m_cr_V_reg_933;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1697_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_17_m_cr_V_phi_fu_1321_p4;
            else 
                grp_multiply_accumulate_fu_1697_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1697_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1697_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1697_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1697_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1697_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_20_reg_3629, tmp_52_reg_3789, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1697_in2_V <= tmp_52_reg_3789;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1697_in2_V <= tmp_20_reg_3629;
            else 
                grp_multiply_accumulate_fu_1697_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1697_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1705_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_50_m_cr_V_reg_921, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_18_m_cr_V_phi_fu_1309_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1705_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_50_m_cr_V_reg_921;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1705_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_18_m_cr_V_phi_fu_1309_p4;
            else 
                grp_multiply_accumulate_fu_1705_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1705_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1705_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1705_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1705_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1705_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_21_reg_3634, tmp_53_reg_3794, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1705_in2_V <= tmp_53_reg_3794;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1705_in2_V <= tmp_21_reg_3634;
            else 
                grp_multiply_accumulate_fu_1705_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1705_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1713_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_51_m_cr_V_reg_909, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_19_m_cr_V_phi_fu_1297_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1713_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_51_m_cr_V_reg_909;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1713_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_19_m_cr_V_phi_fu_1297_p4;
            else 
                grp_multiply_accumulate_fu_1713_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1713_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1713_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1713_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1713_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1713_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_22_reg_3639, tmp_54_reg_3799, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1713_in2_V <= tmp_54_reg_3799;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1713_in2_V <= tmp_22_reg_3639;
            else 
                grp_multiply_accumulate_fu_1713_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1713_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1721_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_52_m_cr_V_reg_897, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_20_m_cr_V_phi_fu_1285_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1721_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_52_m_cr_V_reg_897;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1721_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_20_m_cr_V_phi_fu_1285_p4;
            else 
                grp_multiply_accumulate_fu_1721_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1721_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1721_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1721_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1721_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1721_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_23_reg_3644, tmp_55_reg_3804, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1721_in2_V <= tmp_55_reg_3804;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1721_in2_V <= tmp_23_reg_3644;
            else 
                grp_multiply_accumulate_fu_1721_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1721_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1729_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_53_m_cr_V_reg_885, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_21_m_cr_V_phi_fu_1273_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1729_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_53_m_cr_V_reg_885;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1729_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_21_m_cr_V_phi_fu_1273_p4;
            else 
                grp_multiply_accumulate_fu_1729_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1729_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1729_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1729_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1729_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1729_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_24_reg_3649, tmp_56_reg_3809, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1729_in2_V <= tmp_56_reg_3809;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1729_in2_V <= tmp_24_reg_3649;
            else 
                grp_multiply_accumulate_fu_1729_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1729_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1737_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_54_m_cr_V_reg_873, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_22_m_cr_V_phi_fu_1261_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1737_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_54_m_cr_V_reg_873;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1737_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_22_m_cr_V_phi_fu_1261_p4;
            else 
                grp_multiply_accumulate_fu_1737_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1737_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1737_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1737_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1737_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1737_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_25_reg_3654, tmp_57_reg_3814, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1737_in2_V <= tmp_57_reg_3814;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1737_in2_V <= tmp_25_reg_3654;
            else 
                grp_multiply_accumulate_fu_1737_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1737_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1745_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_55_m_cr_V_reg_861, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_23_m_cr_V_phi_fu_1249_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1745_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_55_m_cr_V_reg_861;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1745_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_23_m_cr_V_phi_fu_1249_p4;
            else 
                grp_multiply_accumulate_fu_1745_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1745_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1745_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1745_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1745_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1745_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_26_reg_3659, tmp_58_reg_3819, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1745_in2_V <= tmp_58_reg_3819;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1745_in2_V <= tmp_26_reg_3659;
            else 
                grp_multiply_accumulate_fu_1745_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1745_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1753_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_56_m_cr_V_reg_849, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_24_m_cr_V_phi_fu_1237_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1753_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_56_m_cr_V_reg_849;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1753_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_24_m_cr_V_phi_fu_1237_p4;
            else 
                grp_multiply_accumulate_fu_1753_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1753_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1753_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1753_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1753_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1753_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_27_reg_3664, tmp_59_reg_3824, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1753_in2_V <= tmp_59_reg_3824;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1753_in2_V <= tmp_27_reg_3664;
            else 
                grp_multiply_accumulate_fu_1753_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1753_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1761_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_57_m_cr_V_reg_837, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_25_m_cr_V_phi_fu_1225_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1761_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_57_m_cr_V_reg_837;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1761_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_25_m_cr_V_phi_fu_1225_p4;
            else 
                grp_multiply_accumulate_fu_1761_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1761_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1761_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1761_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1761_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1761_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_28_reg_3669, tmp_60_reg_3829, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1761_in2_V <= tmp_60_reg_3829;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1761_in2_V <= tmp_28_reg_3669;
            else 
                grp_multiply_accumulate_fu_1761_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1761_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1769_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_58_m_cr_V_reg_825, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_26_m_cr_V_phi_fu_1213_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1769_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_58_m_cr_V_reg_825;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1769_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_26_m_cr_V_phi_fu_1213_p4;
            else 
                grp_multiply_accumulate_fu_1769_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1769_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1769_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1769_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1769_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1769_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_29_reg_3674, tmp_61_reg_3834, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1769_in2_V <= tmp_61_reg_3834;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1769_in2_V <= tmp_29_reg_3674;
            else 
                grp_multiply_accumulate_fu_1769_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1769_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1777_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_59_m_cr_V_reg_813, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_27_m_cr_V_phi_fu_1201_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1777_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_59_m_cr_V_reg_813;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1777_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_27_m_cr_V_phi_fu_1201_p4;
            else 
                grp_multiply_accumulate_fu_1777_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1777_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1777_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1777_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1777_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1777_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_30_reg_3679, tmp_62_reg_3839, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1777_in2_V <= tmp_62_reg_3839;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1777_in2_V <= tmp_30_reg_3679;
            else 
                grp_multiply_accumulate_fu_1777_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1777_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1785_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_60_m_cr_V_reg_801, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_28_m_cr_V_phi_fu_1189_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1785_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_60_m_cr_V_reg_801;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1785_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_28_m_cr_V_phi_fu_1189_p4;
            else 
                grp_multiply_accumulate_fu_1785_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1785_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1785_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1785_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1785_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1785_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_31_reg_3684, tmp_63_reg_3844, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1785_in2_V <= tmp_63_reg_3844;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1785_in2_V <= tmp_31_reg_3684;
            else 
                grp_multiply_accumulate_fu_1785_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1785_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1793_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_61_m_cr_V_reg_789, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_29_m_cr_V_phi_fu_1177_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1793_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_61_m_cr_V_reg_789;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1793_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_29_m_cr_V_phi_fu_1177_p4;
            else 
                grp_multiply_accumulate_fu_1793_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1793_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1793_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1793_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1793_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1793_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_32_reg_3689, tmp_64_reg_3849, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1793_in2_V <= tmp_64_reg_3849;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1793_in2_V <= tmp_32_reg_3689;
            else 
                grp_multiply_accumulate_fu_1793_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1793_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1801_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_62_m_cr_V_reg_777, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_30_m_cr_V_phi_fu_1165_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1801_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_62_m_cr_V_reg_777;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1801_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_30_m_cr_V_phi_fu_1165_p4;
            else 
                grp_multiply_accumulate_fu_1801_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1801_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1801_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1801_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1801_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1801_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_33_reg_3694, tmp_65_reg_3854, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1801_in2_V <= tmp_65_reg_3854;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1801_in2_V <= tmp_33_reg_3694;
            else 
                grp_multiply_accumulate_fu_1801_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1801_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1809_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read_assign_proc : process(acc_63_m_cr_V_reg_765, ap_enable_reg_pp0_iter1, ap_phi_mux_acc_31_m_cr_V_phi_fu_1153_p4, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1809_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= acc_63_m_cr_V_reg_765;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1809_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= ap_phi_mux_acc_31_m_cr_V_phi_fu_1153_p4;
            else 
                grp_multiply_accumulate_fu_1809_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1809_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_multiply_accumulate_fu_1809_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_multiply_accumulate_fu_1809_ap_ce <= ap_const_logic_1;
        else 
            grp_multiply_accumulate_fu_1809_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_multiply_accumulate_fu_1809_in2_V_assign_proc : process(ap_enable_reg_pp0_iter1, tmp_34_reg_3699, tmp_66_reg_3859, ap_condition_1845, ap_condition_1849)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1849)) then 
                grp_multiply_accumulate_fu_1809_in2_V <= tmp_66_reg_3859;
            elsif ((ap_const_boolean_1 = ap_condition_1845)) then 
                grp_multiply_accumulate_fu_1809_in2_V <= tmp_34_reg_3699;
            else 
                grp_multiply_accumulate_fu_1809_in2_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_multiply_accumulate_fu_1809_in2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    ii_2_fu_1862_p2 <= std_logic_vector(unsigned(ap_phi_mux_ii_phi_fu_1537_p4) + unsigned(ap_const_lv10_1));

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ires_1_fu_2833_p2 <= std_logic_vector(unsigned(ap_phi_mux_ires_phi_fu_1548_p4) + unsigned(ap_const_lv7_1));

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_4_fu_1868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_ii_phi_fu_1537_p4),64));
    tmp_5_fu_2839_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_ires_phi_fu_1548_p4),64));
    tmp_68_fu_1873_p1 <= L1_WEIGHTS_V_q0(16 - 1 downto 0);
    tmp_69_fu_2844_p1 <= ap_phi_mux_ires_phi_fu_1548_p4(6 - 1 downto 0);
end behav;
