<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\OneDrive\GIt\HardwareDesign\samples\GwFPGAspi_st7735lcd_v2\impl\gwsynthesis\SPIlcd_prj.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\OneDrive\GIt\HardwareDesign\samples\GwFPGAspi_st7735lcd_v2\src\SPIlcd_prj.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.05</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed May 29 01:03:09 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3287</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1873</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>401</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>xtal_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>xtal_clk_ibuf/I </td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>xtal_clk_ibuf/I</td>
<td>xtal_clk</td>
<td>uPLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>xtal_clk_ibuf/I</td>
<td>xtal_clk</td>
<td>uPLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>xtal_clk_ibuf/I</td>
<td>xtal_clk</td>
<td>uPLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>29.915</td>
<td>33.429
<td>0.000</td>
<td>14.957</td>
<td>xtal_clk_ibuf/I</td>
<td>xtal_clk</td>
<td>uPLL/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>100.286(MHz)</td>
<td style="color: #FF0000;">49.765(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of xtal_clk!</h4>
<h4>No timing paths to get frequency of uPLL/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of uPLL/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of uPLL/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>xtal_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>xtal_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-780.688</td>
<td>401</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-10.123</td>
<td>menu_show/cnt_ascii_num_1_s0/Q</td>
<td>menu_show/ascii_num_2_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>19.694</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-9.889</td>
<td>menu_show/cnt_ascii_num_1_s0/Q</td>
<td>menu_show/ascii_num_0_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>19.460</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-8.387</td>
<td>menu_show/cnt_ascii_num_1_s0/Q</td>
<td>menu_show/ascii_num_4_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>17.959</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-8.113</td>
<td>menu_show/cnt_ascii_num_1_s0/Q</td>
<td>menu_show/ascii_num_1_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>17.684</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-4.657</td>
<td>menu_show/cnt_ascii_num_4_s0/Q</td>
<td>menu_show/background_color_8_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>14.229</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-4.590</td>
<td>menu_show/cnt_ascii_num_4_s0/Q</td>
<td>menu_show/background_color_0_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>14.162</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-4.548</td>
<td>lcd_init_inst/cnt_s5_num_11_s3/Q</td>
<td>lcd_init_inst/init_data_4_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>14.120</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-3.449</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_177_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>13.021</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-3.351</td>
<td>lcd_init_inst/cnt_s5_num_11_s3/Q</td>
<td>lcd_init_inst/init_data_2_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>12.923</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-3.225</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_96_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>12.796</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-3.205</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_30_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>12.776</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-3.205</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_51_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>12.776</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-3.200</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_148_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>12.772</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-3.200</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_226_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>12.772</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-3.200</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_325_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>12.772</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-3.200</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_117_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>12.771</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-3.193</td>
<td>lcd_init_inst/cnt_s5_num_11_s3/Q</td>
<td>lcd_init_inst/init_data_1_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>12.764</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-3.160</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_157_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>12.732</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-3.160</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_166_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>12.732</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-3.137</td>
<td>lcd_init_inst/cnt_s5_num_11_s3/Q</td>
<td>lcd_init_inst/init_data_5_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>12.708</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-3.133</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_16_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>12.704</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-3.133</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_267_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>12.704</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-3.123</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_76_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>12.695</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-3.123</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_244_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>12.695</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-3.123</td>
<td>menu_show/process_len_0_s0/Q</td>
<td>menu_show/process_score_292_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>12.695</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.414</td>
<td>lcd_show_char_inst/rom_addr_11_s0/Q</td>
<td>lcd_show_char_inst/ascii_prom/prom_inst_0/AD[13]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>2</td>
<td>0.418</td>
<td>lcd_show_char_inst/rom_addr_7_s0/Q</td>
<td>lcd_show_char_inst/ascii_prom/prom_inst_0/AD[9]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>3</td>
<td>0.681</td>
<td>lcd_show_char_inst/rom_addr_10_s0/Q</td>
<td>lcd_show_char_inst/ascii_prom/prom_inst_0/AD[12]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>speaker_music/cnt_16_s0/Q</td>
<td>speaker_music/cnt_16_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>speaker_music/cnt_18_s0/Q</td>
<td>speaker_music/cnt_18_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>speaker_music/count_6_s0/Q</td>
<td>speaker_music/count_6_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>speaker_music/count_9_s0/Q</td>
<td>speaker_music/count_9_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>pmod_decoder/count_3_s0/Q</td>
<td>pmod_decoder/count_3_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>lcd_show_char_inst/data_8_s4/Q</td>
<td>lcd_show_char_inst/data_8_s4/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1/Q</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>lcd_write_inst/count_2_s1/Q</td>
<td>lcd_write_inst/count_2_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>lcd_write_inst/wclkcnt_0_s0/Q</td>
<td>lcd_write_inst/wclkcnt_0_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>lcd_init_inst/cnt_150ms_20_s0/Q</td>
<td>lcd_init_inst/cnt_150ms_20_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>speaker_music/count_1_s0/Q</td>
<td>speaker_music/count_1_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>pmod_decoder/count_1_s0/Q</td>
<td>pmod_decoder/count_1_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1/Q</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1/Q</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>lcd_show_char_inst/cnt_rom_prepare_0_s1/Q</td>
<td>lcd_show_char_inst/cnt_rom_prepare_0_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>menu_show/cnt1_1_s4/Q</td>
<td>menu_show/cnt1_1_s4/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>menu_show/process_len_5_s0/Q</td>
<td>menu_show/process_len_5_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>lcd_write_inst/count_1_s1/Q</td>
<td>lcd_write_inst/count_1_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>lcd_init_inst/cnt_s5_num_17_s4/Q</td>
<td>lcd_init_inst/cnt_s5_num_17_s4/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>lcd_init_inst/cnt_150ms_3_s0/Q</td>
<td>lcd_init_inst/cnt_150ms_3_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>lcd_init_inst/cnt_150ms_17_s0/Q</td>
<td>lcd_init_inst/cnt_150ms_17_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>lcd_init_inst/cnt_150ms_22_s0/Q</td>
<td>lcd_init_inst/cnt_150ms_22_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>2</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/state.S4_WR_INITC_s5/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>3</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/state.S2_WR_0X11_s5/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>4</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/state.S1_DELAY_1_s5/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>5</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>6</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_1_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>7</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_3_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>8</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_4_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>9</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_6_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>10</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_7_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>11</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_9_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>12</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_11_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>13</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_12_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>14</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_14_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>15</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_15_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>16</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_17_s4/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>17</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s4_num_0_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>18</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s4_num_1_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>19</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s4_num_4_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>20</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s4_num_6_s4/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>21</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/state.S0_DELAY_0_s1/PRESET</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>22</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/state.DONE_s1/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>23</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/state.S3_DELAY_3_s1/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>24</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_2_s1/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
<tr>
<td>25</td>
<td>3.098</td>
<td>pmod_decoder/DecodeOut_3_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_5_s1/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>9.972</td>
<td>0.000</td>
<td>6.830</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>2</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/state.S4_WR_INITC_s5/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>3</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/state.S2_WR_0X11_s5/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>4</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/state.S1_DELAY_1_s5/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>5</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>6</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_1_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>7</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_3_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>8</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_4_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>9</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_6_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>10</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_7_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>11</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_9_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>12</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_11_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>13</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_12_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>14</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_14_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>15</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_15_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>16</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_17_s4/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>17</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s4_num_0_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>18</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s4_num_1_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>19</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s4_num_4_s3/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>20</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s4_num_6_s4/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>21</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/state.S0_DELAY_0_s1/PRESET</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>22</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/state.DONE_s1/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>23</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/state.S3_DELAY_3_s1/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>24</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_2_s1/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>25</td>
<td>3.410</td>
<td>pmod_decoder/IsPressed_s0/Q</td>
<td>lcd_init_inst/cnt_s5_num_5_s1/CLEAR</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.425</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>change_mode/pre_IsPressed_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_init_inst/cnt_150ms_22_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_init_inst/cnt_150ms_18_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_init_inst/cnt_150ms_10_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_init_inst/init_data_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_init_inst/cnt_s5_num_4_s3</td>
</tr>
<tr>
<td>7</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>menu_show/sample_score_252_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>menu_show/process_score_210_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_show_char_inst/state1_finish_flag_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.658</td>
<td>4.908</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_show_char_inst/cnt_set_windows_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/cnt_ascii_num_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/ascii_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>menu_show/cnt_ascii_num_1_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">menu_show/cnt_ascii_num_1_s0/Q</td>
</tr>
<tr>
<td>3.426</td>
<td>1.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>menu_show/n6568_s4/I1</td>
</tr>
<tr>
<td>4.525</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C24[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n6568_s4/F</td>
</tr>
<tr>
<td>4.542</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[3][B]</td>
<td>menu_show/n6569_s5/I1</td>
</tr>
<tr>
<td>5.168</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n6569_s5/F</td>
</tr>
<tr>
<td>7.106</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td>menu_show/n6625_s/I0</td>
</tr>
<tr>
<td>8.151</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6625_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C37[2][B]</td>
<td>menu_show/n6624_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6624_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>menu_show/n6623_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n6623_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>menu_show/n6622_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n6622_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>menu_show/n6621_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n6621_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>menu_show/n6620_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n6620_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>menu_show/n6619_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6619_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td>menu_show/n6618_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6618_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[0][A]</td>
<td>menu_show/n6617_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n6617_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[0][B]</td>
<td>menu_show/n6616_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n6616_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>menu_show/n6615_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n6615_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][B]</td>
<td>menu_show/n6614_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n6614_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[2][A]</td>
<td>menu_show/n6613_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6613_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[2][B]</td>
<td>menu_show/n6612_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6612_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C40[0][A]</td>
<td>menu_show/n6611_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n6611_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C40[0][B]</td>
<td>menu_show/n6610_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n6610_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C40[1][A]</td>
<td>menu_show/n6609_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n6609_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C40[1][B]</td>
<td>menu_show/n6608_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n6608_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C40[2][A]</td>
<td>menu_show/n6607_s/CIN</td>
</tr>
<tr>
<td>9.177</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6607_s/COUT</td>
</tr>
<tr>
<td>9.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C40[2][B]</td>
<td>menu_show/n6606_s/CIN</td>
</tr>
<tr>
<td>9.234</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6606_s/COUT</td>
</tr>
<tr>
<td>9.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[0][A]</td>
<td>menu_show/n6605_s/CIN</td>
</tr>
<tr>
<td>9.291</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n6605_s/COUT</td>
</tr>
<tr>
<td>9.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>menu_show/n6604_s/CIN</td>
</tr>
<tr>
<td>9.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n6604_s/COUT</td>
</tr>
<tr>
<td>9.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>menu_show/n6603_s/CIN</td>
</tr>
<tr>
<td>9.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n6603_s/COUT</td>
</tr>
<tr>
<td>9.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>menu_show/n6602_s/CIN</td>
</tr>
<tr>
<td>9.462</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n6602_s/COUT</td>
</tr>
<tr>
<td>9.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>menu_show/n6601_s/CIN</td>
</tr>
<tr>
<td>9.519</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6601_s/COUT</td>
</tr>
<tr>
<td>9.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[2][B]</td>
<td>menu_show/n6600_s/CIN</td>
</tr>
<tr>
<td>9.576</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6600_s/COUT</td>
</tr>
<tr>
<td>9.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C42[0][A]</td>
<td>menu_show/n6599_s/CIN</td>
</tr>
<tr>
<td>9.633</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n6599_s/COUT</td>
</tr>
<tr>
<td>11.655</td>
<td>2.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td>menu_show/n7520_s29/I2</td>
</tr>
<tr>
<td>12.687</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n7520_s29/F</td>
</tr>
<tr>
<td>13.491</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[3][A]</td>
<td>menu_show/n7520_s18/I1</td>
</tr>
<tr>
<td>14.117</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n7520_s18/F</td>
</tr>
<tr>
<td>14.921</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>menu_show/n7520_s7/I2</td>
</tr>
<tr>
<td>15.547</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n7520_s7/F</td>
</tr>
<tr>
<td>17.667</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[3][A]</td>
<td>menu_show/n7522_s6/I3</td>
</tr>
<tr>
<td>18.293</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n7522_s6/F</td>
</tr>
<tr>
<td>19.097</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>menu_show/n7522_s1/I1</td>
</tr>
<tr>
<td>19.723</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n7522_s1/F</td>
</tr>
<tr>
<td>20.858</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>menu_show/n7522_s0/I0</td>
</tr>
<tr>
<td>21.484</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n7522_s0/F</td>
</tr>
<tr>
<td>21.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" font-weight:bold;">menu_show/ascii_num_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>menu_show/ascii_num_2_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>menu_show/ascii_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.414, 42.723%; route: 10.822, 54.950%; tC2Q: 0.458, 2.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/cnt_ascii_num_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/ascii_num_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>menu_show/cnt_ascii_num_1_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">menu_show/cnt_ascii_num_1_s0/Q</td>
</tr>
<tr>
<td>3.426</td>
<td>1.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>menu_show/n6568_s4/I1</td>
</tr>
<tr>
<td>4.525</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C24[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n6568_s4/F</td>
</tr>
<tr>
<td>4.542</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[3][B]</td>
<td>menu_show/n6569_s5/I1</td>
</tr>
<tr>
<td>5.168</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n6569_s5/F</td>
</tr>
<tr>
<td>7.106</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td>menu_show/n6625_s/I0</td>
</tr>
<tr>
<td>8.151</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6625_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C37[2][B]</td>
<td>menu_show/n6624_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6624_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>menu_show/n6623_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n6623_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>menu_show/n6622_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n6622_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>menu_show/n6621_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n6621_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>menu_show/n6620_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n6620_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>menu_show/n6619_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6619_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td>menu_show/n6618_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6618_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[0][A]</td>
<td>menu_show/n6617_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n6617_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[0][B]</td>
<td>menu_show/n6616_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n6616_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>menu_show/n6615_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n6615_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][B]</td>
<td>menu_show/n6614_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n6614_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[2][A]</td>
<td>menu_show/n6613_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6613_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[2][B]</td>
<td>menu_show/n6612_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6612_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C40[0][A]</td>
<td>menu_show/n6611_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n6611_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C40[0][B]</td>
<td>menu_show/n6610_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n6610_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C40[1][A]</td>
<td>menu_show/n6609_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n6609_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C40[1][B]</td>
<td>menu_show/n6608_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n6608_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C40[2][A]</td>
<td>menu_show/n6607_s/CIN</td>
</tr>
<tr>
<td>9.177</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6607_s/COUT</td>
</tr>
<tr>
<td>9.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C40[2][B]</td>
<td>menu_show/n6606_s/CIN</td>
</tr>
<tr>
<td>9.234</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6606_s/COUT</td>
</tr>
<tr>
<td>9.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[0][A]</td>
<td>menu_show/n6605_s/CIN</td>
</tr>
<tr>
<td>9.291</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n6605_s/COUT</td>
</tr>
<tr>
<td>9.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>menu_show/n6604_s/CIN</td>
</tr>
<tr>
<td>9.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n6604_s/COUT</td>
</tr>
<tr>
<td>9.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>menu_show/n6603_s/CIN</td>
</tr>
<tr>
<td>9.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n6603_s/COUT</td>
</tr>
<tr>
<td>9.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>menu_show/n6602_s/CIN</td>
</tr>
<tr>
<td>9.462</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n6602_s/COUT</td>
</tr>
<tr>
<td>9.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>menu_show/n6601_s/CIN</td>
</tr>
<tr>
<td>9.519</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6601_s/COUT</td>
</tr>
<tr>
<td>9.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[2][B]</td>
<td>menu_show/n6600_s/CIN</td>
</tr>
<tr>
<td>9.576</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6600_s/COUT</td>
</tr>
<tr>
<td>9.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C42[0][A]</td>
<td>menu_show/n6599_s/CIN</td>
</tr>
<tr>
<td>9.633</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n6599_s/COUT</td>
</tr>
<tr>
<td>11.655</td>
<td>2.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td>menu_show/n7520_s29/I2</td>
</tr>
<tr>
<td>12.687</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n7520_s29/F</td>
</tr>
<tr>
<td>13.491</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[3][A]</td>
<td>menu_show/n7520_s18/I1</td>
</tr>
<tr>
<td>14.117</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n7520_s18/F</td>
</tr>
<tr>
<td>14.921</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>menu_show/n7520_s7/I2</td>
</tr>
<tr>
<td>15.547</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n7520_s7/F</td>
</tr>
<tr>
<td>17.182</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>menu_show/n7524_s4/I3</td>
</tr>
<tr>
<td>17.808</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n7524_s4/F</td>
</tr>
<tr>
<td>19.114</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>menu_show/n7524_s1/I2</td>
</tr>
<tr>
<td>20.213</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n7524_s1/F</td>
</tr>
<tr>
<td>20.218</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>menu_show/n7524_s0/I0</td>
</tr>
<tr>
<td>21.250</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n7524_s0/F</td>
</tr>
<tr>
<td>21.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" font-weight:bold;">menu_show/ascii_num_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>menu_show/ascii_num_0_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>menu_show/ascii_num_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.293, 47.754%; route: 9.709, 49.891%; tC2Q: 0.458, 2.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/cnt_ascii_num_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/ascii_num_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>menu_show/cnt_ascii_num_1_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">menu_show/cnt_ascii_num_1_s0/Q</td>
</tr>
<tr>
<td>3.426</td>
<td>1.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>menu_show/n6568_s4/I1</td>
</tr>
<tr>
<td>4.525</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C24[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n6568_s4/F</td>
</tr>
<tr>
<td>4.542</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[3][B]</td>
<td>menu_show/n6569_s5/I1</td>
</tr>
<tr>
<td>5.168</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n6569_s5/F</td>
</tr>
<tr>
<td>7.106</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td>menu_show/n6625_s/I0</td>
</tr>
<tr>
<td>8.151</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6625_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C37[2][B]</td>
<td>menu_show/n6624_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6624_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>menu_show/n6623_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n6623_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>menu_show/n6622_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n6622_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>menu_show/n6621_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n6621_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>menu_show/n6620_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n6620_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>menu_show/n6619_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6619_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td>menu_show/n6618_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6618_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[0][A]</td>
<td>menu_show/n6617_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n6617_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[0][B]</td>
<td>menu_show/n6616_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n6616_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>menu_show/n6615_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n6615_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][B]</td>
<td>menu_show/n6614_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n6614_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[2][A]</td>
<td>menu_show/n6613_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6613_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[2][B]</td>
<td>menu_show/n6612_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6612_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C40[0][A]</td>
<td>menu_show/n6611_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n6611_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C40[0][B]</td>
<td>menu_show/n6610_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n6610_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C40[1][A]</td>
<td>menu_show/n6609_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n6609_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C40[1][B]</td>
<td>menu_show/n6608_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n6608_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C40[2][A]</td>
<td>menu_show/n6607_s/CIN</td>
</tr>
<tr>
<td>9.177</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6607_s/COUT</td>
</tr>
<tr>
<td>9.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C40[2][B]</td>
<td>menu_show/n6606_s/CIN</td>
</tr>
<tr>
<td>9.234</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6606_s/COUT</td>
</tr>
<tr>
<td>9.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[0][A]</td>
<td>menu_show/n6605_s/CIN</td>
</tr>
<tr>
<td>9.291</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n6605_s/COUT</td>
</tr>
<tr>
<td>9.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>menu_show/n6604_s/CIN</td>
</tr>
<tr>
<td>9.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n6604_s/COUT</td>
</tr>
<tr>
<td>9.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>menu_show/n6603_s/CIN</td>
</tr>
<tr>
<td>9.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n6603_s/COUT</td>
</tr>
<tr>
<td>9.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>menu_show/n6602_s/CIN</td>
</tr>
<tr>
<td>9.462</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n6602_s/COUT</td>
</tr>
<tr>
<td>9.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>menu_show/n6601_s/CIN</td>
</tr>
<tr>
<td>9.519</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6601_s/COUT</td>
</tr>
<tr>
<td>9.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[2][B]</td>
<td>menu_show/n6600_s/CIN</td>
</tr>
<tr>
<td>9.576</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6600_s/COUT</td>
</tr>
<tr>
<td>9.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C42[0][A]</td>
<td>menu_show/n6599_s/CIN</td>
</tr>
<tr>
<td>9.633</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n6599_s/COUT</td>
</tr>
<tr>
<td>11.655</td>
<td>2.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td>menu_show/n7520_s29/I2</td>
</tr>
<tr>
<td>12.687</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n7520_s29/F</td>
</tr>
<tr>
<td>13.491</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[3][A]</td>
<td>menu_show/n7520_s18/I1</td>
</tr>
<tr>
<td>14.117</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n7520_s18/F</td>
</tr>
<tr>
<td>14.921</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>menu_show/n7520_s7/I2</td>
</tr>
<tr>
<td>15.547</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n7520_s7/F</td>
</tr>
<tr>
<td>17.496</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>menu_show/n7520_s1/I2</td>
</tr>
<tr>
<td>18.122</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n7520_s1/F</td>
</tr>
<tr>
<td>18.927</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td>menu_show/n7520_s0/I0</td>
</tr>
<tr>
<td>19.749</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n7520_s0/F</td>
</tr>
<tr>
<td>19.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" font-weight:bold;">menu_show/ascii_num_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td>menu_show/ascii_num_4_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C26[2][B]</td>
<td>menu_show/ascii_num_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.984, 44.457%; route: 9.517, 52.991%; tC2Q: 0.458, 2.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/cnt_ascii_num_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/ascii_num_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>menu_show/cnt_ascii_num_1_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">menu_show/cnt_ascii_num_1_s0/Q</td>
</tr>
<tr>
<td>3.426</td>
<td>1.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>menu_show/n6568_s4/I1</td>
</tr>
<tr>
<td>4.525</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C24[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n6568_s4/F</td>
</tr>
<tr>
<td>4.542</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[3][B]</td>
<td>menu_show/n6569_s5/I1</td>
</tr>
<tr>
<td>5.168</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n6569_s5/F</td>
</tr>
<tr>
<td>7.106</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td>menu_show/n6625_s/I0</td>
</tr>
<tr>
<td>8.151</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6625_s/COUT</td>
</tr>
<tr>
<td>8.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C37[2][B]</td>
<td>menu_show/n6624_s/CIN</td>
</tr>
<tr>
<td>8.208</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6624_s/COUT</td>
</tr>
<tr>
<td>8.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>menu_show/n6623_s/CIN</td>
</tr>
<tr>
<td>8.265</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n6623_s/COUT</td>
</tr>
<tr>
<td>8.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>menu_show/n6622_s/CIN</td>
</tr>
<tr>
<td>8.322</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n6622_s/COUT</td>
</tr>
<tr>
<td>8.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>menu_show/n6621_s/CIN</td>
</tr>
<tr>
<td>8.379</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n6621_s/COUT</td>
</tr>
<tr>
<td>8.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td>menu_show/n6620_s/CIN</td>
</tr>
<tr>
<td>8.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n6620_s/COUT</td>
</tr>
<tr>
<td>8.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td>menu_show/n6619_s/CIN</td>
</tr>
<tr>
<td>8.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6619_s/COUT</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td>menu_show/n6618_s/CIN</td>
</tr>
<tr>
<td>8.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6618_s/COUT</td>
</tr>
<tr>
<td>8.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[0][A]</td>
<td>menu_show/n6617_s/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n6617_s/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[0][B]</td>
<td>menu_show/n6616_s/CIN</td>
</tr>
<tr>
<td>8.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n6616_s/COUT</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>menu_show/n6615_s/CIN</td>
</tr>
<tr>
<td>8.721</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n6615_s/COUT</td>
</tr>
<tr>
<td>8.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][B]</td>
<td>menu_show/n6614_s/CIN</td>
</tr>
<tr>
<td>8.778</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n6614_s/COUT</td>
</tr>
<tr>
<td>8.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[2][A]</td>
<td>menu_show/n6613_s/CIN</td>
</tr>
<tr>
<td>8.835</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6613_s/COUT</td>
</tr>
<tr>
<td>8.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[2][B]</td>
<td>menu_show/n6612_s/CIN</td>
</tr>
<tr>
<td>8.892</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6612_s/COUT</td>
</tr>
<tr>
<td>8.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C40[0][A]</td>
<td>menu_show/n6611_s/CIN</td>
</tr>
<tr>
<td>8.949</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n6611_s/COUT</td>
</tr>
<tr>
<td>8.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C40[0][B]</td>
<td>menu_show/n6610_s/CIN</td>
</tr>
<tr>
<td>9.006</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n6610_s/COUT</td>
</tr>
<tr>
<td>9.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C40[1][A]</td>
<td>menu_show/n6609_s/CIN</td>
</tr>
<tr>
<td>9.063</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n6609_s/COUT</td>
</tr>
<tr>
<td>9.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C40[1][B]</td>
<td>menu_show/n6608_s/CIN</td>
</tr>
<tr>
<td>9.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n6608_s/COUT</td>
</tr>
<tr>
<td>9.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C40[2][A]</td>
<td>menu_show/n6607_s/CIN</td>
</tr>
<tr>
<td>9.177</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6607_s/COUT</td>
</tr>
<tr>
<td>9.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C40[2][B]</td>
<td>menu_show/n6606_s/CIN</td>
</tr>
<tr>
<td>9.234</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6606_s/COUT</td>
</tr>
<tr>
<td>9.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[0][A]</td>
<td>menu_show/n6605_s/CIN</td>
</tr>
<tr>
<td>9.291</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n6605_s/COUT</td>
</tr>
<tr>
<td>9.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[0][B]</td>
<td>menu_show/n6604_s/CIN</td>
</tr>
<tr>
<td>9.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n6604_s/COUT</td>
</tr>
<tr>
<td>9.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][A]</td>
<td>menu_show/n6603_s/CIN</td>
</tr>
<tr>
<td>9.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n6603_s/COUT</td>
</tr>
<tr>
<td>9.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[1][B]</td>
<td>menu_show/n6602_s/CIN</td>
</tr>
<tr>
<td>9.462</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n6602_s/COUT</td>
</tr>
<tr>
<td>9.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[2][A]</td>
<td>menu_show/n6601_s/CIN</td>
</tr>
<tr>
<td>9.519</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n6601_s/COUT</td>
</tr>
<tr>
<td>9.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C41[2][B]</td>
<td>menu_show/n6600_s/CIN</td>
</tr>
<tr>
<td>9.576</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n6600_s/COUT</td>
</tr>
<tr>
<td>9.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C42[0][A]</td>
<td>menu_show/n6599_s/CIN</td>
</tr>
<tr>
<td>9.633</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n6599_s/COUT</td>
</tr>
<tr>
<td>11.655</td>
<td>2.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td>menu_show/n7520_s29/I2</td>
</tr>
<tr>
<td>12.687</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n7520_s29/F</td>
</tr>
<tr>
<td>13.491</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[3][A]</td>
<td>menu_show/n7520_s18/I1</td>
</tr>
<tr>
<td>14.117</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C40[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n7520_s18/F</td>
</tr>
<tr>
<td>14.921</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>menu_show/n7520_s7/I2</td>
</tr>
<tr>
<td>15.547</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n7520_s7/F</td>
</tr>
<tr>
<td>17.012</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>menu_show/n7523_s1/I2</td>
</tr>
<tr>
<td>18.044</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n7523_s1/F</td>
</tr>
<tr>
<td>18.848</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>menu_show/n7523_s0/I0</td>
</tr>
<tr>
<td>19.474</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n7523_s0/F</td>
</tr>
<tr>
<td>19.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td style=" font-weight:bold;">menu_show/ascii_num_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>menu_show/ascii_num_1_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>menu_show/ascii_num_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.194, 46.335%; route: 9.032, 51.073%; tC2Q: 0.458, 2.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.657</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/cnt_ascii_num_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/background_color_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>menu_show/cnt_ascii_num_4_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R17C23[1][B]</td>
<td style=" font-weight:bold;">menu_show/cnt_ascii_num_4_s0/Q</td>
</tr>
<tr>
<td>4.245</td>
<td>1.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>menu_show/n53_s5/I0</td>
</tr>
<tr>
<td>5.306</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n53_s5/F</td>
</tr>
<tr>
<td>5.725</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C25[2][A]</td>
<td>menu_show/n122_s/I0</td>
</tr>
<tr>
<td>6.683</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C25[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n122_s/COUT</td>
</tr>
<tr>
<td>6.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C25[2][B]</td>
<td>menu_show/n121_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C25[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n121_s/SUM</td>
</tr>
<tr>
<td>7.630</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][B]</td>
<td>menu_show/n564_s9/I1</td>
</tr>
<tr>
<td>8.662</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C26[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n564_s9/F</td>
</tr>
<tr>
<td>9.483</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[3][B]</td>
<td>menu_show/n564_s7/I2</td>
</tr>
<tr>
<td>10.509</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C25[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n564_s7/F</td>
</tr>
<tr>
<td>10.934</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td>menu_show/n564_s5/I2</td>
</tr>
<tr>
<td>11.966</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n564_s5/F</td>
</tr>
<tr>
<td>11.971</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>menu_show/n562_s4/I1</td>
</tr>
<tr>
<td>12.793</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n562_s4/F</td>
</tr>
<tr>
<td>13.603</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>menu_show/n562_s3/I0</td>
</tr>
<tr>
<td>14.425</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n562_s3/F</td>
</tr>
<tr>
<td>14.920</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td>menu_show/n554_s1/I2</td>
</tr>
<tr>
<td>16.019</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n554_s1/F</td>
</tr>
<tr>
<td>16.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td style=" font-weight:bold;">menu_show/background_color_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td>menu_show/background_color_8_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[2][B]</td>
<td>menu_show/background_color_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.380, 58.895%; route: 5.390, 37.884%; tC2Q: 0.458, 3.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/cnt_ascii_num_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/background_color_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>menu_show/cnt_ascii_num_4_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R17C23[1][B]</td>
<td style=" font-weight:bold;">menu_show/cnt_ascii_num_4_s0/Q</td>
</tr>
<tr>
<td>4.245</td>
<td>1.997</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>menu_show/n53_s5/I0</td>
</tr>
<tr>
<td>5.306</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n53_s5/F</td>
</tr>
<tr>
<td>5.725</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C25[2][A]</td>
<td>menu_show/n122_s/I0</td>
</tr>
<tr>
<td>6.683</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C25[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n122_s/COUT</td>
</tr>
<tr>
<td>6.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C25[2][B]</td>
<td>menu_show/n121_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C25[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n121_s/SUM</td>
</tr>
<tr>
<td>7.630</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][B]</td>
<td>menu_show/n564_s9/I1</td>
</tr>
<tr>
<td>8.662</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C26[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n564_s9/F</td>
</tr>
<tr>
<td>9.483</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[3][B]</td>
<td>menu_show/n564_s7/I2</td>
</tr>
<tr>
<td>10.509</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C25[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n564_s7/F</td>
</tr>
<tr>
<td>10.934</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td>menu_show/n564_s5/I2</td>
</tr>
<tr>
<td>11.966</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n564_s5/F</td>
</tr>
<tr>
<td>11.971</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>menu_show/n562_s4/I1</td>
</tr>
<tr>
<td>12.793</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n562_s4/F</td>
</tr>
<tr>
<td>13.603</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>menu_show/n562_s3/I0</td>
</tr>
<tr>
<td>14.425</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C24[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n562_s3/F</td>
</tr>
<tr>
<td>14.920</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>menu_show/n562_s1/I1</td>
</tr>
<tr>
<td>15.952</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n562_s1/F</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">menu_show/background_color_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>menu_show/background_color_0_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>menu_show/background_color_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.313, 58.700%; route: 5.390, 38.063%; tC2Q: 0.458, 3.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_11_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/init_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>lcd_init_inst/cnt_s5_num_11_s3/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C21[2][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_11_s3/Q</td>
</tr>
<tr>
<td>2.757</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][A]</td>
<td>lcd_init_inst/n447_s3/I0</td>
</tr>
<tr>
<td>3.856</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[3][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n447_s3/F</td>
</tr>
<tr>
<td>6.301</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>lcd_init_inst/n409_s22/I3</td>
</tr>
<tr>
<td>7.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n409_s22/F</td>
</tr>
<tr>
<td>8.204</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>lcd_init_inst/n409_s11/I3</td>
</tr>
<tr>
<td>9.236</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n409_s11/F</td>
</tr>
<tr>
<td>11.189</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>lcd_init_inst/n409_s5/I1</td>
</tr>
<tr>
<td>12.011</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n409_s5/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>lcd_init_inst/n406_s3/I1</td>
</tr>
<tr>
<td>13.675</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n406_s3/F</td>
</tr>
<tr>
<td>14.810</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>lcd_init_inst/n406_s1/I1</td>
</tr>
<tr>
<td>15.909</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n406_s1/F</td>
</tr>
<tr>
<td>15.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/init_data_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>lcd_init_inst/init_data_4_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>lcd_init_inst/init_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.973, 42.303%; route: 7.688, 54.451%; tC2Q: 0.458, 3.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_177_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C39[1][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>4.053</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.875</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.248</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>7.832</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>8.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>10.743</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>menu_show/n3720_s1/I0</td>
</tr>
<tr>
<td>11.565</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n3720_s1/F</td>
</tr>
<tr>
<td>13.712</td>
<td>2.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>menu_show/n3751_s0/I2</td>
</tr>
<tr>
<td>14.811</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n3751_s0/F</td>
</tr>
<tr>
<td>14.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td style=" font-weight:bold;">menu_show/process_score_177_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>menu_show/process_score_177_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>menu_show/process_score_177_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.889, 45.227%; route: 6.674, 51.253%; tC2Q: 0.458, 3.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_11_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/init_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>lcd_init_inst/cnt_s5_num_11_s3/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C21[2][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_11_s3/Q</td>
</tr>
<tr>
<td>2.757</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][A]</td>
<td>lcd_init_inst/n447_s3/I0</td>
</tr>
<tr>
<td>3.856</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[3][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n447_s3/F</td>
</tr>
<tr>
<td>6.301</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>lcd_init_inst/n409_s22/I3</td>
</tr>
<tr>
<td>7.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n409_s22/F</td>
</tr>
<tr>
<td>8.204</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>lcd_init_inst/n409_s11/I3</td>
</tr>
<tr>
<td>9.236</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n409_s11/F</td>
</tr>
<tr>
<td>11.189</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>lcd_init_inst/n409_s5/I1</td>
</tr>
<tr>
<td>12.011</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n409_s5/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td>lcd_init_inst/n408_s15/I0</td>
</tr>
<tr>
<td>13.675</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n408_s15/F</td>
</tr>
<tr>
<td>13.681</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>lcd_init_inst/n408_s1/I2</td>
</tr>
<tr>
<td>14.713</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n408_s1/F</td>
</tr>
<tr>
<td>14.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/init_data_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>lcd_init_inst/init_data_2_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>lcd_init_inst/init_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.906, 45.702%; route: 6.559, 50.751%; tC2Q: 0.458, 3.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_96_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C39[1][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>4.053</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.875</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.248</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>7.832</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>8.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>10.279</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[1][A]</td>
<td>menu_show/n3710_s1/I0</td>
</tr>
<tr>
<td>10.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R16C31[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n3710_s1/F</td>
</tr>
<tr>
<td>13.554</td>
<td>2.649</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>menu_show/n3832_s0/I2</td>
</tr>
<tr>
<td>14.586</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n3832_s0/F</td>
</tr>
<tr>
<td>14.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" font-weight:bold;">menu_show/process_score_96_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>menu_show/process_score_96_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>menu_show/process_score_96_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.626, 43.967%; route: 6.712, 52.451%; tC2Q: 0.458, 3.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C39[1][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>4.053</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.875</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.248</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>7.832</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>8.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>10.279</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>menu_show/n3597_s0/I0</td>
</tr>
<tr>
<td>10.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s0/F</td>
</tr>
<tr>
<td>13.534</td>
<td>2.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td>menu_show/n3898_s0/I2</td>
</tr>
<tr>
<td>14.566</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n3898_s0/F</td>
</tr>
<tr>
<td>14.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td style=" font-weight:bold;">menu_show/process_score_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td>menu_show/process_score_30_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[2][B]</td>
<td>menu_show/process_score_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.626, 44.035%; route: 6.692, 52.377%; tC2Q: 0.458, 3.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_51_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C39[1][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>4.053</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.875</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.248</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>7.832</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>8.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>10.279</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>menu_show/n3597_s0/I0</td>
</tr>
<tr>
<td>10.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s0/F</td>
</tr>
<tr>
<td>13.534</td>
<td>2.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>menu_show/n3877_s0/I2</td>
</tr>
<tr>
<td>14.566</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n3877_s0/F</td>
</tr>
<tr>
<td>14.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" font-weight:bold;">menu_show/process_score_51_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>menu_show/process_score_51_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>menu_show/process_score_51_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.626, 44.035%; route: 6.692, 52.377%; tC2Q: 0.458, 3.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_148_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C39[1][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>4.053</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.875</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.248</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>7.832</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>8.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>10.279</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>menu_show/n3597_s0/I0</td>
</tr>
<tr>
<td>10.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s0/F</td>
</tr>
<tr>
<td>13.530</td>
<td>2.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>menu_show/n3780_s0/I2</td>
</tr>
<tr>
<td>14.562</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n3780_s0/F</td>
</tr>
<tr>
<td>14.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">menu_show/process_score_148_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>menu_show/process_score_148_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>menu_show/process_score_148_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.626, 44.051%; route: 6.687, 52.360%; tC2Q: 0.458, 3.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_226_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C39[1][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>4.053</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.875</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.248</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>7.832</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>8.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>10.279</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>menu_show/n3597_s0/I0</td>
</tr>
<tr>
<td>10.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s0/F</td>
</tr>
<tr>
<td>13.530</td>
<td>2.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td>menu_show/n3702_s0/I2</td>
</tr>
<tr>
<td>14.562</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n3702_s0/F</td>
</tr>
<tr>
<td>14.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td style=" font-weight:bold;">menu_show/process_score_226_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][B]</td>
<td>menu_show/process_score_226_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[2][B]</td>
<td>menu_show/process_score_226_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.626, 44.051%; route: 6.687, 52.360%; tC2Q: 0.458, 3.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_325_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C39[1][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>4.053</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.875</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.248</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>7.832</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>8.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>10.279</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>menu_show/n3597_s0/I0</td>
</tr>
<tr>
<td>10.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s0/F</td>
</tr>
<tr>
<td>13.530</td>
<td>2.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td>menu_show/n3603_s1/I0</td>
</tr>
<tr>
<td>14.562</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n3603_s1/F</td>
</tr>
<tr>
<td>14.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" font-weight:bold;">menu_show/process_score_325_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td>menu_show/process_score_325_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[1][B]</td>
<td>menu_show/process_score_325_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.626, 44.051%; route: 6.687, 52.360%; tC2Q: 0.458, 3.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_117_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C39[1][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>4.053</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.875</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.248</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>7.832</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>8.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>10.743</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>menu_show/n3720_s1/I0</td>
</tr>
<tr>
<td>11.565</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n3720_s1/F</td>
</tr>
<tr>
<td>13.529</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>menu_show/n3811_s0/I2</td>
</tr>
<tr>
<td>14.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n3811_s0/F</td>
</tr>
<tr>
<td>14.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" font-weight:bold;">menu_show/process_score_117_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>menu_show/process_score_117_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>menu_show/process_score_117_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.822, 45.587%; route: 6.491, 50.825%; tC2Q: 0.458, 3.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_11_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/init_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>lcd_init_inst/cnt_s5_num_11_s3/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C21[2][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_11_s3/Q</td>
</tr>
<tr>
<td>2.757</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][A]</td>
<td>lcd_init_inst/n447_s3/I0</td>
</tr>
<tr>
<td>3.856</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[3][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n447_s3/F</td>
</tr>
<tr>
<td>6.301</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>lcd_init_inst/n409_s22/I3</td>
</tr>
<tr>
<td>7.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n409_s22/F</td>
</tr>
<tr>
<td>8.204</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>lcd_init_inst/n409_s11/I3</td>
</tr>
<tr>
<td>9.236</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n409_s11/F</td>
</tr>
<tr>
<td>11.189</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>lcd_init_inst/n409_s5/I1</td>
</tr>
<tr>
<td>11.991</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n409_s5/F</td>
</tr>
<tr>
<td>12.418</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>lcd_init_inst/n409_s2/I0</td>
</tr>
<tr>
<td>13.517</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n409_s2/F</td>
</tr>
<tr>
<td>13.522</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>lcd_init_inst/n409_s1/I0</td>
</tr>
<tr>
<td>14.554</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n409_s1/F</td>
</tr>
<tr>
<td>14.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/init_data_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>lcd_init_inst/init_data_1_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>lcd_init_inst/init_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.163, 48.283%; route: 6.143, 48.126%; tC2Q: 0.458, 3.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_157_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C39[1][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>4.053</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.875</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.248</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>7.832</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>8.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>10.743</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>menu_show/n3720_s1/I0</td>
</tr>
<tr>
<td>11.565</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n3720_s1/F</td>
</tr>
<tr>
<td>13.699</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td>menu_show/n3771_s0/I2</td>
</tr>
<tr>
<td>14.521</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n3771_s0/F</td>
</tr>
<tr>
<td>14.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td style=" font-weight:bold;">menu_show/process_score_157_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td>menu_show/process_score_157_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C35[2][A]</td>
<td>menu_show/process_score_157_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.612, 44.080%; route: 6.661, 52.321%; tC2Q: 0.458, 3.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_166_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C39[1][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>4.053</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.875</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.248</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>7.832</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>8.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>10.743</td>
<td>1.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>menu_show/n3720_s1/I0</td>
</tr>
<tr>
<td>11.565</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n3720_s1/F</td>
</tr>
<tr>
<td>13.699</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>menu_show/n3762_s0/I2</td>
</tr>
<tr>
<td>14.521</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n3762_s0/F</td>
</tr>
<tr>
<td>14.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td style=" font-weight:bold;">menu_show/process_score_166_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>menu_show/process_score_166_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>menu_show/process_score_166_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.612, 44.080%; route: 6.661, 52.321%; tC2Q: 0.458, 3.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_11_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/init_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>lcd_init_inst/cnt_s5_num_11_s3/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C21[2][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_11_s3/Q</td>
</tr>
<tr>
<td>2.757</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][A]</td>
<td>lcd_init_inst/n447_s3/I0</td>
</tr>
<tr>
<td>3.856</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C21[3][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n447_s3/F</td>
</tr>
<tr>
<td>6.301</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>lcd_init_inst/n409_s22/I3</td>
</tr>
<tr>
<td>7.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n409_s22/F</td>
</tr>
<tr>
<td>8.204</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][B]</td>
<td>lcd_init_inst/n409_s11/I3</td>
</tr>
<tr>
<td>9.236</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C21[1][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n409_s11/F</td>
</tr>
<tr>
<td>11.189</td>
<td>1.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>lcd_init_inst/n409_s5/I1</td>
</tr>
<tr>
<td>12.011</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n409_s5/F</td>
</tr>
<tr>
<td>12.849</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>lcd_init_inst/n405_s4/I2</td>
</tr>
<tr>
<td>13.671</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n405_s4/F</td>
</tr>
<tr>
<td>13.676</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>lcd_init_inst/n405_s1/I3</td>
</tr>
<tr>
<td>14.498</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n405_s1/F</td>
</tr>
<tr>
<td>14.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/init_data_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>lcd_init_inst/init_data_5_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>lcd_init_inst/init_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.696, 44.821%; route: 6.554, 51.572%; tC2Q: 0.458, 3.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C39[1][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>4.053</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.875</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.248</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>7.832</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>8.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>10.279</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>menu_show/n3597_s0/I0</td>
</tr>
<tr>
<td>10.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s0/F</td>
</tr>
<tr>
<td>13.395</td>
<td>2.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td>menu_show/n3912_s0/I2</td>
</tr>
<tr>
<td>14.494</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td style=" background: #97FFFF;">menu_show/n3912_s0/F</td>
</tr>
<tr>
<td>14.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td style=" font-weight:bold;">menu_show/process_score_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td>menu_show/process_score_16_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C36[2][A]</td>
<td>menu_show/process_score_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.693, 44.811%; route: 6.553, 51.581%; tC2Q: 0.458, 3.608%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_267_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C39[1][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>4.053</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.875</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.248</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>7.832</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>8.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>10.279</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>menu_show/n3597_s0/I0</td>
</tr>
<tr>
<td>10.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s0/F</td>
</tr>
<tr>
<td>13.395</td>
<td>2.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td>menu_show/n3661_s0/I2</td>
</tr>
<tr>
<td>14.494</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n3661_s0/F</td>
</tr>
<tr>
<td>14.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td style=" font-weight:bold;">menu_show/process_score_267_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td>menu_show/process_score_267_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C36[2][B]</td>
<td>menu_show/process_score_267_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.693, 44.811%; route: 6.553, 51.581%; tC2Q: 0.458, 3.608%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_76_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C39[1][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>4.053</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.875</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.248</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>7.832</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>8.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>10.279</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>menu_show/n3597_s0/I0</td>
</tr>
<tr>
<td>10.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s0/F</td>
</tr>
<tr>
<td>13.386</td>
<td>2.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>menu_show/n3852_s0/I2</td>
</tr>
<tr>
<td>14.485</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n3852_s0/F</td>
</tr>
<tr>
<td>14.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" font-weight:bold;">menu_show/process_score_76_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>menu_show/process_score_76_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C36[1][B]</td>
<td>menu_show/process_score_76_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.693, 44.846%; route: 6.543, 51.544%; tC2Q: 0.458, 3.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_244_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C39[1][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>4.053</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.875</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.248</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>7.832</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>8.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>10.279</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>menu_show/n3597_s0/I0</td>
</tr>
<tr>
<td>10.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s0/F</td>
</tr>
<tr>
<td>13.386</td>
<td>2.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td>menu_show/n3684_s0/I2</td>
</tr>
<tr>
<td>14.485</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">menu_show/n3684_s0/F</td>
</tr>
<tr>
<td>14.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" font-weight:bold;">menu_show/process_score_244_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td>menu_show/process_score_244_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[1][B]</td>
<td>menu_show/process_score_244_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.693, 44.846%; route: 6.543, 51.544%; tC2Q: 0.458, 3.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_score_292_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>menu_show/process_len_0_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C39[1][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_0_s0/Q</td>
</tr>
<tr>
<td>4.053</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>menu_show/n655_s22/I0</td>
</tr>
<tr>
<td>4.875</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s22/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td>menu_show/n655_s21/I2</td>
</tr>
<tr>
<td>5.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s21/F</td>
</tr>
<tr>
<td>6.248</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[0][B]</td>
<td>menu_show/n655_s16/I0</td>
</tr>
<tr>
<td>7.206</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" background: #97FFFF;">menu_show/n655_s16/COUT</td>
</tr>
<tr>
<td>7.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C34[1][A]</td>
<td>menu_show/n655_s17/CIN</td>
</tr>
<tr>
<td>7.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n655_s17/COUT</td>
</tr>
<tr>
<td>7.832</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>menu_show/n3597_s3/I2</td>
</tr>
<tr>
<td>8.931</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s3/F</td>
</tr>
<tr>
<td>10.279</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[2][B]</td>
<td>menu_show/n3597_s0/I0</td>
</tr>
<tr>
<td>10.905</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R16C31[2][B]</td>
<td style=" background: #97FFFF;">menu_show/n3597_s0/F</td>
</tr>
<tr>
<td>13.386</td>
<td>2.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>menu_show/n3636_s0/I2</td>
</tr>
<tr>
<td>14.485</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n3636_s0/F</td>
</tr>
<tr>
<td>14.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" font-weight:bold;">menu_show/process_score_292_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>menu_show/process_score_292_s0/CLK</td>
</tr>
<tr>
<td>11.361</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>menu_show/process_score_292_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.693, 44.846%; route: 6.543, 51.544%; tC2Q: 0.458, 3.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/rom_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/ascii_prom/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>lcd_show_char_inst/rom_addr_11_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C18[1][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/rom_addr_11_s0/Q</td>
</tr>
<tr>
<td>2.298</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/ascii_prom/prom_inst_0/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>lcd_show_char_inst/ascii_prom/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.885</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>lcd_show_char_inst/ascii_prom/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/rom_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/ascii_prom/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>lcd_show_char_inst/rom_addr_7_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C17[2][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/rom_addr_7_s0/Q</td>
</tr>
<tr>
<td>2.302</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/ascii_prom/prom_inst_0/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>lcd_show_char_inst/ascii_prom/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.885</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>lcd_show_char_inst/ascii_prom/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.685%; tC2Q: 0.333, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/rom_addr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/ascii_prom/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>lcd_show_char_inst/rom_addr_10_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/rom_addr_10_s0/Q</td>
</tr>
<tr>
<td>2.565</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/ascii_prom/prom_inst_0/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>lcd_show_char_inst/ascii_prom/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.885</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>lcd_show_char_inst/ascii_prom/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>speaker_music/cnt_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>speaker_music/cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>speaker_music/cnt_16_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">speaker_music/cnt_16_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>speaker_music/n540_s2/I2</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">speaker_music/n540_s2/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">speaker_music/cnt_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>speaker_music/cnt_16_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>speaker_music/cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>speaker_music/cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>speaker_music/cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>speaker_music/cnt_18_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">speaker_music/cnt_18_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>speaker_music/n538_s2/I1</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">speaker_music/n538_s2/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">speaker_music/cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>speaker_music/cnt_18_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>speaker_music/cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>speaker_music/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>speaker_music/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>speaker_music/count_6_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">speaker_music/count_6_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>speaker_music/n561_s2/I0</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">speaker_music/n561_s2/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">speaker_music/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>speaker_music/count_6_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>speaker_music/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>speaker_music/count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>speaker_music/count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>speaker_music/count_9_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">speaker_music/count_9_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>speaker_music/n558_s2/I2</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">speaker_music/n558_s2/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">speaker_music/count_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>speaker_music/count_9_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>speaker_music/count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pmod_decoder/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>pmod_decoder/count_3_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C14[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/count_3_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>pmod_decoder/n532_s0/I1</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td style=" background: #97FFFF;">pmod_decoder/n532_s0/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>pmod_decoder/count_3_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>pmod_decoder/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/data_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_8_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>lcd_show_char_inst/data_8_s4/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_8_s4/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>lcd_show_char_inst/n537_s4/I2</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n537_s4/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_8_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>lcd_show_char_inst/data_8_s4/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>lcd_show_char_inst/data_8_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_2_s1/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>lcd_show_char_inst/n290_s1/I2</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n290_s1/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_inst/count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_inst/count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>lcd_write_inst/count_2_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/count_2_s1/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>lcd_write_inst/n47_s1/I2</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">lcd_write_inst/n47_s1/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>lcd_write_inst/count_2_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>lcd_write_inst/count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_inst/wclkcnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_inst/wclkcnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>lcd_write_inst/wclkcnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/wclkcnt_0_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>lcd_write_inst/n22_s1/I0</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">lcd_write_inst/n22_s1/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/wclkcnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>lcd_write_inst/wclkcnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>lcd_write_inst/wclkcnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_150ms_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_150ms_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>lcd_init_inst/cnt_150ms_20_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C18[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_20_s0/Q</td>
</tr>
<tr>
<td>2.066</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>lcd_init_inst/n104_s1/I3</td>
</tr>
<tr>
<td>2.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n104_s1/F</td>
</tr>
<tr>
<td>2.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>lcd_init_inst/cnt_150ms_20_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>lcd_init_inst/cnt_150ms_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>speaker_music/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>speaker_music/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>speaker_music/count_1_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">speaker_music/count_1_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>speaker_music/n566_s2/I0</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">speaker_music/n566_s2/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">speaker_music/count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>speaker_music/count_1_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>speaker_music/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>pmod_decoder/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>pmod_decoder/count_1_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/count_1_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>pmod_decoder/n534_s1/I1</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" background: #97FFFF;">pmod_decoder/n534_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">pmod_decoder/count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>pmod_decoder/count_1_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>pmod_decoder/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C17[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_length_num_3_s1/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>lcd_show_char_inst/n467_s1/I3</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n467_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_length_num_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_4_s1/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>lcd_show_char_inst/n288_s1/I0</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n288_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_rom_prepare_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_rom_prepare_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>lcd_show_char_inst/cnt_rom_prepare_0_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_rom_prepare_0_s1/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>lcd_show_char_inst/n145_s1/I1</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n145_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_rom_prepare_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>lcd_show_char_inst/cnt_rom_prepare_0_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>lcd_show_char_inst/cnt_rom_prepare_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/cnt1_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/cnt1_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>menu_show/cnt1_1_s4/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C24[1][A]</td>
<td style=" font-weight:bold;">menu_show/cnt1_1_s4/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>menu_show/n6288_s3/I0</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">menu_show/n6288_s3/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td style=" font-weight:bold;">menu_show/cnt1_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>menu_show/cnt1_1_s4/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>menu_show/cnt1_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>menu_show/process_len_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>menu_show/process_len_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>menu_show/process_len_5_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C33[0][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_5_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>menu_show/n3932_s1/I3</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">menu_show/n3932_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td style=" font-weight:bold;">menu_show/process_len_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>menu_show/process_len_5_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>menu_show/process_len_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_inst/count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_inst/count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>lcd_write_inst/count_1_s1/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/count_1_s1/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>lcd_write_inst/n48_s1/I1</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" background: #97FFFF;">lcd_write_inst/n48_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>lcd_write_inst/count_1_s1/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>lcd_write_inst/count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_17_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_17_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_17_s4/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_17_s4/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>lcd_init_inst/n445_s4/I1</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n445_s4/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_17_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_17_s4/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_17_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_150ms_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_150ms_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td>lcd_init_inst/cnt_150ms_3_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C23[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_3_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td>lcd_init_inst/n121_s1/I2</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n121_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td>lcd_init_inst/cnt_150ms_3_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C23[0][A]</td>
<td>lcd_init_inst/cnt_150ms_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_150ms_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_150ms_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td>lcd_init_inst/cnt_150ms_17_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C19[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_17_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td>lcd_init_inst/n107_s1/I2</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n107_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C19[1][A]</td>
<td>lcd_init_inst/cnt_150ms_17_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C19[1][A]</td>
<td>lcd_init_inst/cnt_150ms_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_150ms_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_150ms_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>lcd_init_inst/cnt_150ms_22_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C22[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_22_s0/Q</td>
</tr>
<tr>
<td>2.067</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>lcd_init_inst/n102_s1/I2</td>
</tr>
<tr>
<td>2.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n102_s1/F</td>
</tr>
<tr>
<td>2.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>lcd_init_inst/cnt_150ms_22_s0/CLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>lcd_init_inst/cnt_150ms_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S5_WR_FULLSCR_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S4_WR_INITC_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S4_WR_INITC_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>lcd_init_inst/state.S4_WR_INITC_s5/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>lcd_init_inst/state.S4_WR_INITC_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S2_WR_0X11_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S2_WR_0X11_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[2][A]</td>
<td>lcd_init_inst/state.S2_WR_0X11_s5/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C20[2][A]</td>
<td>lcd_init_inst/state.S2_WR_0X11_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S1_DELAY_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S1_DELAY_1_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td>lcd_init_inst/state.S1_DELAY_1_s5/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C20[0][B]</td>
<td>lcd_init_inst/state.S1_DELAY_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C22[2][B]</td>
<td>lcd_init_inst/cnt_s5_num_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_1_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>lcd_init_inst/cnt_s5_num_3_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>lcd_init_inst/cnt_s5_num_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_4_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_6_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_6_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C22[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_7_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_9_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_9_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_11_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_11_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>lcd_init_inst/cnt_s5_num_11_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>lcd_init_inst/cnt_s5_num_11_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_12_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_12_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_12_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_12_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_14_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_14_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_14_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_14_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_15_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_15_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_15_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_15_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_17_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_17_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_17_s4/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_17_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s4_num_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s4_num_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>lcd_init_inst/cnt_s4_num_0_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>lcd_init_inst/cnt_s4_num_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s4_num_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s4_num_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td>lcd_init_inst/cnt_s4_num_1_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[0][B]</td>
<td>lcd_init_inst/cnt_s4_num_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s4_num_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s4_num_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>lcd_init_inst/cnt_s4_num_4_s3/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>lcd_init_inst/cnt_s4_num_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s4_num_6_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s4_num_6_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>lcd_init_inst/cnt_s4_num_6_s4/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>lcd_init_inst/cnt_s4_num_6_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S0_DELAY_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S0_DELAY_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td>lcd_init_inst/state.S0_DELAY_0_s1/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C21[2][A]</td>
<td>lcd_init_inst/state.S0_DELAY_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.DONE_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.DONE_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>lcd_init_inst/state.DONE_s1/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>lcd_init_inst/state.DONE_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S3_DELAY_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S3_DELAY_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>lcd_init_inst/state.S3_DELAY_3_s1/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>lcd_init_inst/state.S3_DELAY_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>lcd_init_inst/cnt_s5_num_2_s1/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>lcd_init_inst/cnt_s5_num_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/DecodeOut_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.790</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>pmod_decoder/DecodeOut_3_s0/CLK</td>
</tr>
<tr>
<td>2.248</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/DecodeOut_3_s0/Q</td>
</tr>
<tr>
<td>3.092</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>mode_rst_s2/I3</td>
</tr>
<tr>
<td>4.191</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">mode_rst_s2/F</td>
</tr>
<tr>
<td>4.202</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I2</td>
</tr>
<tr>
<td>5.024</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>8.620</td>
<td>3.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>9.972</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.761</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>lcd_init_inst/cnt_s5_num_5_s1/CLK</td>
</tr>
<tr>
<td>11.718</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>lcd_init_inst/cnt_s5_num_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.972</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 28.124%; route: 4.451, 65.166%; tC2Q: 0.458, 6.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S5_WR_FULLSCR_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>lcd_init_inst/state.S5_WR_FULLSCR_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S4_WR_INITC_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S4_WR_INITC_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>lcd_init_inst/state.S4_WR_INITC_s5/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>lcd_init_inst/state.S4_WR_INITC_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S2_WR_0X11_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S2_WR_0X11_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[2][A]</td>
<td>lcd_init_inst/state.S2_WR_0X11_s5/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C20[2][A]</td>
<td>lcd_init_inst/state.S2_WR_0X11_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S1_DELAY_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S1_DELAY_1_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[0][B]</td>
<td>lcd_init_inst/state.S1_DELAY_1_s5/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C20[0][B]</td>
<td>lcd_init_inst/state.S1_DELAY_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C22[2][B]</td>
<td>lcd_init_inst/cnt_s5_num_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_1_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>lcd_init_inst/cnt_s5_num_3_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>lcd_init_inst/cnt_s5_num_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_4_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_6_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_6_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C22[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_7_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_9_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_9_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_11_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_11_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>lcd_init_inst/cnt_s5_num_11_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C21[2][B]</td>
<td>lcd_init_inst/cnt_s5_num_11_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_12_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_12_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_12_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C20[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_12_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_14_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_14_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_14_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_14_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_15_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_15_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_15_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_15_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_17_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_17_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_17_s4/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_17_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s4_num_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s4_num_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>lcd_init_inst/cnt_s4_num_0_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>lcd_init_inst/cnt_s4_num_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s4_num_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s4_num_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td>lcd_init_inst/cnt_s4_num_1_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C20[0][B]</td>
<td>lcd_init_inst/cnt_s4_num_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s4_num_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s4_num_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>lcd_init_inst/cnt_s4_num_4_s3/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>lcd_init_inst/cnt_s4_num_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s4_num_6_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s4_num_6_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>lcd_init_inst/cnt_s4_num_6_s4/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>lcd_init_inst/cnt_s4_num_6_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S0_DELAY_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S0_DELAY_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td>lcd_init_inst/state.S0_DELAY_0_s1/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C21[2][A]</td>
<td>lcd_init_inst/state.S0_DELAY_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.DONE_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.DONE_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>lcd_init_inst/state.DONE_s1/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>lcd_init_inst/state.DONE_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S3_DELAY_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S3_DELAY_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>lcd_init_inst/state.S3_DELAY_3_s1/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>lcd_init_inst/state.S3_DELAY_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>lcd_init_inst/cnt_s5_num_2_s1/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>lcd_init_inst/cnt_s5_num_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>pmod_decoder/IsPressed_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>pmod_decoder/IsPressed_s0/CLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">pmod_decoder/IsPressed_s0/Q</td>
</tr>
<tr>
<td>2.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>mode_rst_s1/I1</td>
</tr>
<tr>
<td>3.045</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">mode_rst_s1/F</td>
</tr>
<tr>
<td>5.155</td>
<td>2.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>657</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.731</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>lcd_init_inst/cnt_s5_num_5_s1/CLK</td>
</tr>
<tr>
<td>1.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>lcd_init_inst/cnt_s5_num_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 21.141%; route: 2.367, 69.125%; tC2Q: 0.333, 9.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>change_mode/pre_IsPressed_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.532</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.794</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>change_mode/pre_IsPressed_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.702</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>change_mode/pre_IsPressed_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_init_inst/cnt_150ms_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.532</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.794</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_init_inst/cnt_150ms_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.702</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_init_inst/cnt_150ms_22_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_init_inst/cnt_150ms_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.532</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.794</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_init_inst/cnt_150ms_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.702</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_init_inst/cnt_150ms_18_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_init_inst/cnt_150ms_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.532</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.794</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_init_inst/cnt_150ms_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.702</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_init_inst/cnt_150ms_10_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_init_inst/init_data_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.532</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.794</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_init_inst/init_data_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.702</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_init_inst/init_data_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_init_inst/cnt_s5_num_4_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.532</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.794</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_init_inst/cnt_s5_num_4_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.702</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_init_inst/cnt_s5_num_4_s3/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>menu_show/sample_score_252_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.532</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.794</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>menu_show/sample_score_252_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.702</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>menu_show/sample_score_252_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>menu_show/process_score_210_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.532</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.794</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>menu_show/process_score_210_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.702</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>menu_show/process_score_210_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_show_char_inst/state1_finish_flag_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.532</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.794</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_show_char_inst/state1_finish_flag_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.702</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_show_char_inst/state1_finish_flag_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_show_char_inst/cnt_set_windows_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.532</td>
<td>1.546</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.794</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_show_char_inst/cnt_set_windows_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.518</td>
<td>1.546</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.702</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_show_char_inst/cnt_set_windows_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>657</td>
<td>sys_clk</td>
<td>-10.123</td>
<td>0.262</td>
</tr>
<tr>
<td>338</td>
<td>process_len_6_5</td>
<td>3.472</td>
<td>1.813</td>
</tr>
<tr>
<td>330</td>
<td>n3605_6</td>
<td>-2.252</td>
<td>2.367</td>
</tr>
<tr>
<td>91</td>
<td>cnt_ascii_num[2]</td>
<td>-9.698</td>
<td>2.034</td>
</tr>
<tr>
<td>83</td>
<td>cnt_ascii_num[3]</td>
<td>-9.943</td>
<td>2.169</td>
</tr>
<tr>
<td>79</td>
<td>cnt_ascii_num[1]</td>
<td>-10.123</td>
<td>2.670</td>
</tr>
<tr>
<td>70</td>
<td>state.DONE</td>
<td>1.517</td>
<td>3.936</td>
</tr>
<tr>
<td>68</td>
<td>mode_rst</td>
<td>3.098</td>
<td>3.596</td>
</tr>
<tr>
<td>63</td>
<td>cnt_ascii_num[0]</td>
<td>-3.267</td>
<td>2.483</td>
</tr>
<tr>
<td>48</td>
<td>cnt_ascii_num[4]</td>
<td>-9.813</td>
<td>2.013</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C25</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C31</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C24</td>
<td>100.00%</td>
</tr>
<tr>
<td>R25C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R25C13</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
