{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 20:12:56 2016 " "Info: Processing started: Wed Jun 15 20:12:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off number -c number " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off number -c number" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "number.v(98) " "Warning (10263): Verilog HDL Event Control warning at number.v(98): event expression contains \"\|\" or \"\|\|\"" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 98 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "number.v 7 7 " "Warning: Using design file number.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 LFSR " "Info: Found entity 2: LFSR" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 bin_to_dec " "Info: Found entity 3: bin_to_dec" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 display1 " "Info: Found entity 4: display1" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 bin_to_dec1 " "Info: Found entity 5: bin_to_dec1" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 76 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 answer " "Info: Found entity 6: answer" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 83 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 number " "Info: Found entity 7: number" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 161 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "number.v(181) " "Critical Warning (10846): Verilog HDL Instantiation warning at number.v(181): instance has no name" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 181 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "number " "Info: Elaborating entity \"number\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dec number.v(172) " "Warning (10034): Output port \"dec\" at number.v(172) has no driver" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:s3 " "Info: Elaborating entity \"LFSR\" for hierarchy \"LFSR:s3\"" {  } { { "number.v" "s3" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 174 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_dec1 bin_to_dec1:w " "Info: Elaborating entity \"bin_to_dec1\" for hierarchy \"bin_to_dec1:w\"" {  } { { "number.v" "w" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 175 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 number.v(79) " "Warning (10230): Verilog HDL assignment warning at number.v(79): truncated value with size 8 to match size of target (4)" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 number.v(80) " "Warning (10230): Verilog HDL assignment warning at number.v(80): truncated value with size 8 to match size of target (4)" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:threeone " "Info: Elaborating entity \"display\" for hierarchy \"display:threeone\"" {  } { { "number.v" "threeone" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 179 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "answer answer:comb_3 " "Info: Elaborating entity \"answer\" for hierarchy \"answer:comb_3\"" {  } { { "number.v" "comb_3" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 number.v(106) " "Warning (10230): Verilog HDL assignment warning at number.v(106): truncated value with size 32 to match size of target (2)" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 number.v(110) " "Warning (10230): Verilog HDL assignment warning at number.v(110): truncated value with size 32 to match size of target (2)" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 number.v(117) " "Warning (10230): Verilog HDL assignment warning at number.v(117): truncated value with size 32 to match size of target (2)" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 number.v(121) " "Warning (10230): Verilog HDL assignment warning at number.v(121): truncated value with size 32 to match size of target (2)" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 number.v(127) " "Warning (10230): Verilog HDL assignment warning at number.v(127): truncated value with size 32 to match size of target (2)" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 number.v(131) " "Warning (10230): Verilog HDL assignment warning at number.v(131): truncated value with size 32 to match size of target (2)" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display1 display1:three " "Info: Elaborating entity \"display1\" for hierarchy \"display1:three\"" {  } { { "number.v" "three" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 182 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "number.v(64) " "Warning (10199): Verilog HDL Case Statement warning at number.v(64): case item expression never matches the case expression" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 64 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "number.v(65) " "Warning (10199): Verilog HDL Case Statement warning at number.v(65): case item expression never matches the case expression" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 65 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "number.v(66) " "Warning (10199): Verilog HDL Case Statement warning at number.v(66): case item expression never matches the case expression" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 66 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "number.v(67) " "Warning (10199): Verilog HDL Case Statement warning at number.v(67): case item expression never matches the case expression" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 67 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "number.v(68) " "Warning (10199): Verilog HDL Case Statement warning at number.v(68): case item expression never matches the case expression" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 68 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "number.v(69) " "Warning (10199): Verilog HDL Case Statement warning at number.v(69): case item expression never matches the case expression" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 69 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "number.v(70) " "Warning (10199): Verilog HDL Case Statement warning at number.v(70): case item expression never matches the case expression" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 70 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_to_dec1:w\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_to_dec1:w\|Mod0\"" {  } { { "number.v" "Mod0" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 80 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_to_dec1:w\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_to_dec1:w\|Div1\"" {  } { { "number.v" "Div1" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 79 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_to_dec1:w\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"bin_to_dec1:w\|lpm_divide:Mod0\"" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 80 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_to_dec1:w\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"bin_to_dec1:w\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 80 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d8m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_d8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d8m " "Info: Found entity 1: lpm_divide_d8m" {  } { { "db/lpm_divide_d8m.tdf" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/db/lpm_divide_d8m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Info: Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Info: Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_to_dec1:w\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"bin_to_dec1:w\|lpm_divide:Div1\"" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 79 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_to_dec1:w\|lpm_divide:Div1 " "Info: Instantiated megafunction \"bin_to_dec1:w\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 79 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_agm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_agm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_agm " "Info: Found entity 1: lpm_divide_agm" {  } { { "db/lpm_divide_agm.tdf" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/db/lpm_divide_agm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg\[0\] VCC " "Warning (13410): Pin \"seg\[0\]\" is stuck at VCC" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg\[6\] GND " "Warning (13410): Pin \"seg\[6\]\" is stuck at GND" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg\[8\] VCC " "Warning (13410): Pin \"seg\[8\]\" is stuck at VCC" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg\[14\] GND " "Warning (13410): Pin \"seg\[14\]\" is stuck at GND" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg\[16\] VCC " "Warning (13410): Pin \"seg\[16\]\" is stuck at VCC" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg\[24\] VCC " "Warning (13410): Pin \"seg\[24\]\" is stuck at VCC" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dec GND " "Warning (13410): Pin \"dec\" is stuck at GND" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sure " "Warning (15610): No output dependent on input pin \"sure\"" {  } { { "number.v" "" { Text "C:/Users/©û¬À/Desktop/final (2)/final/final/number.v" 164 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Info: Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Info: Implemented 37 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Info: Implemented 106 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 20:12:58 2016 " "Info: Processing ended: Wed Jun 15 20:12:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
