Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 0f354afce4db41cab3a7fcc0eac6bdd6 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'mem_debug_addr_i' [C:/Users/Hao/Desktop/vivado/lab10_final/lab10_final.srcs/sim_1/imports/lab10_final/testbench.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wa_dbg_i' [C:/Users/Hao/Desktop/vivado/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/datapath.v:92]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wd_dbg_i' [C:/Users/Hao/Desktop/vivado/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/datapath.v:93]
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 5 for port 'addra' [C:/Users/Hao/Desktop/vivado/lab10_final/lab10_final.srcs/sources_1/imports/lab10_final/top.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
