Analysis & Synthesis report for tta_fir
Wed Dec 04 22:49:42 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Dec 04 22:49:42 2024          ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; tta_fir                                    ;
; Top-level Entity Name              ; tta_fir                                    ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C25F324C6       ;                    ;
; Top-level entity name                                                      ; tta_fir            ; tta_fir            ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Dec 04 22:49:41 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tta_fir -c tta_fir
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file /projects/assp_project/fpga/fir/work/hdl_files/vhdl/toplevel_imem_mau_pkg.vhdl
    Info (12022): Found design unit 1: toplevel_imem_mau
Info (12021): Found 4 design units, including 1 entities, in source file /projects/assp_project/fpga/fir/work/hdl_files/vhdl/util_pkg.vhdl
    Info (12022): Found design unit 1: util
    Info (12022): Found design unit 2: util-body
    Info (12022): Found design unit 3: util_inverter-rtl
    Info (12023): Found entity 1: util_inverter
Info (12021): Found 1 design units, including 0 entities, in source file /projects/assp_project/fpga/fir/work/hdl_files/vhdl/toplevel_params_pkg.vhdl
    Info (12022): Found design unit 1: toplevel_params
Info (12021): Found 1 design units, including 0 entities, in source file /projects/assp_project/fpga/fir/work/hdl_files/vhdl/toplevel_globals_pkg.vhdl
    Info (12022): Found design unit 1: toplevel_globals
Info (12021): Found 2 design units, including 1 entities, in source file /projects/assp_project/fpga/fir/work/hdl_files/vhdl/toplevel.vhdl
    Info (12022): Found design unit 1: toplevel-structural
    Info (12023): Found entity 1: toplevel
Info (12021): Found 4 design units, including 1 entities, in source file /projects/assp_project/fpga/fir/work/hdl_files/vhdl/tce_util_pkg.vhdl
    Info (12022): Found design unit 1: tce_util
    Info (12022): Found design unit 2: tce_util-body
    Info (12022): Found design unit 3: tce_util_inverter-rtl
    Info (12023): Found entity 1: tce_util_inverter
Info (12021): Found 9 design units, including 3 entities, in source file /projects/assp_project/fpga/fir/work/hdl_files/vhdl/shl_shr.vhdl
    Info (12022): Found design unit 1: shl_shr_opcodes
    Info (12022): Found design unit 2: shl_shr_pkg
    Info (12022): Found design unit 3: shl_shr_pkg-body
    Info (12022): Found design unit 4: shl_shr_arith-comb
    Info (12022): Found design unit 5: fu_shl_shr_always_1-rtl
    Info (12022): Found design unit 6: fu_shl_shr_always_2-rtl
    Info (12023): Found entity 1: shl_shr_arith
    Info (12023): Found entity 2: fu_shl_shr_always_1
    Info (12023): Found entity 3: fu_shl_shr_always_2
Info (12021): Found 2 design units, including 1 entities, in source file /projects/assp_project/fpga/fir/work/hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_1.vhd
    Info (12022): Found design unit 1: rf_1wr_1rd_always_1_guarded_1-rtl
    Info (12023): Found entity 1: rf_1wr_1rd_always_1_guarded_1
Info (12021): Found 2 design units, including 1 entities, in source file /projects/assp_project/fpga/fir/work/hdl_files/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd
    Info (12022): Found design unit 1: rf_1wr_1rd_always_1_guarded_0-rtl
    Info (12023): Found entity 1: rf_1wr_1rd_always_1_guarded_0
Info (12021): Found 4 design units, including 2 entities, in source file /projects/assp_project/fpga/fir/work/hdl_files/vhdl/mul.vhdl
    Info (12022): Found design unit 1: mul_arith-comb
    Info (12022): Found design unit 2: fu_mul_always_2-rtl
    Info (12023): Found entity 1: mul_arith
    Info (12023): Found entity 2: fu_mul_always_2
Info (12021): Found 3 design units, including 1 entities, in source file /projects/assp_project/fpga/fir/work/hdl_files/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl
    Info (12022): Found design unit 1: ldw_ldq_ldh_stw_stq_sth_ldqu_ldhu_opcodes
    Info (12022): Found design unit 2: fu_lsu_with_bytemask_always_3-rtl
    Info (12023): Found entity 1: fu_lsu_with_bytemask_always_3
Info (12021): Found 2 design units, including 1 entities, in source file /projects/assp_project/fpga/fir/work/hdl_files/vhdl/fifo_stream_out_1.vhdl
    Info (12022): Found design unit 1: fifo_stream_out_1-rtl
    Info (12023): Found entity 1: fifo_stream_out_1
Info (12021): Found 2 design units, including 1 entities, in source file /projects/assp_project/fpga/fir/work/hdl_files/vhdl/fifo_stream_in_1.vhd
    Info (12022): Found design unit 1: fifo_stream_in_1-rtl
    Info (12023): Found entity 1: fifo_stream_in_1
Info (12021): Found 9 design units, including 4 entities, in source file /projects/assp_project/fpga/fir/work/hdl_files/vhdl/add_shl_shr_shru_sub.vhdl
    Info (12022): Found design unit 1: shl_shr_shru_arith-comb
    Info (12022): Found design unit 2: add_shl_shr_shru_sub_opcodes
    Info (12022): Found design unit 3: add_shl_shr_shru_sub_arith-comb
    Info (12022): Found design unit 4: fu_add_shl_shr_shru_sub_always_1-rtl
    Info (12022): Found design unit 5: fu_add_shl_shr_shru_sub_always_2-rtl
    Info (12023): Found entity 1: shl_shr_shru_arith
    Info (12023): Found entity 2: add_shl_shr_shru_sub_arith
    Info (12023): Found entity 3: fu_add_shl_shr_shru_sub_always_1
    Info (12023): Found entity 4: fu_add_shl_shr_shru_sub_always_2
Info (12021): Found 9 design units, including 3 entities, in source file /projects/assp_project/fpga/fir/work/hdl_files/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl
    Info (12022): Found design unit 1: opcodes_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor
    Info (12022): Found design unit 2: shl_shr_shru_pkg
    Info (12022): Found design unit 3: shl_shr_shru_pkg-body
    Info (12022): Found design unit 4: add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith-comb
    Info (12022): Found design unit 5: fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1-rtl
    Info (12022): Found design unit 6: fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_2-rtl
    Info (12023): Found entity 1: add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_arith
    Info (12023): Found entity 2: fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_1
    Info (12023): Found entity 3: fu_add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor_always_2
Info (12021): Found 2 design units, including 1 entities, in source file /projects/assp_project/fpga/fir/work/hdl_files/gcu_ic/output_socket_13_1.vhdl
    Info (12022): Found design unit 1: toplevel_output_socket_cons_13_1-output_socket_andor
    Info (12023): Found entity 1: toplevel_output_socket_cons_13_1
Info (12021): Found 2 design units, including 1 entities, in source file /projects/assp_project/fpga/fir/work/hdl_files/gcu_ic/output_socket_1_1.vhdl
    Info (12022): Found design unit 1: toplevel_output_socket_cons_1_1-output_socket_andor
    Info (12023): Found entity 1: toplevel_output_socket_cons_1_1
Info (12021): Found 2 design units, including 1 entities, in source file /projects/assp_project/fpga/fir/work/hdl_files/gcu_ic/input_socket_13.vhdl
    Info (12022): Found design unit 1: toplevel_input_socket_cons_13-input_socket
    Info (12023): Found entity 1: toplevel_input_socket_cons_13
Info (12021): Found 2 design units, including 1 entities, in source file /projects/assp_project/fpga/fir/work/hdl_files/gcu_ic/ifetch.vhdl
    Info (12022): Found design unit 1: toplevel_ifetch-rtl_andor
    Info (12023): Found entity 1: toplevel_ifetch
Info (12021): Found 2 design units, including 1 entities, in source file /projects/assp_project/fpga/fir/work/hdl_files/gcu_ic/idecompressor.vhdl
    Info (12022): Found design unit 1: toplevel_decompressor-structural
    Info (12023): Found entity 1: toplevel_decompressor
Info (12021): Found 2 design units, including 1 entities, in source file /projects/assp_project/fpga/fir/work/hdl_files/gcu_ic/ic.vhdl
    Info (12022): Found design unit 1: toplevel_interconn-comb_andor
    Info (12023): Found entity 1: toplevel_interconn
Info (12021): Found 1 design units, including 0 entities, in source file /projects/assp_project/fpga/fir/work/hdl_files/gcu_ic/gcu_opcodes_pkg.vhdl
    Info (12022): Found design unit 1: toplevel_gcu_opcodes
Info (12021): Found 2 design units, including 1 entities, in source file /projects/assp_project/fpga/fir/work/hdl_files/gcu_ic/decoder.vhdl
    Info (12022): Found design unit 1: toplevel_decoder-rtl_andor
    Info (12023): Found entity 1: toplevel_decoder
Info (12021): Found 1 design units, including 1 entities, in source file usedw_to_status.v
    Info (12023): Found entity 1: usedw_to_status
Info (12021): Found 2 design units, including 1 entities, in source file tiny_fifo.vhd
    Info (12022): Found design unit 1: tiny_fifo-SYN
    Info (12023): Found entity 1: tiny_fifo
Info (12021): Found 1 design units, including 1 entities, in source file stream_source_2.bdf
    Info (12023): Found entity 1: stream_source_2
Info (12021): Found 1 design units, including 1 entities, in source file stream_source_1.bdf
    Info (12023): Found entity 1: stream_source_1
Info (12021): Found 1 design units, including 1 entities, in source file start_trigger.v
    Info (12023): Found entity 1: start_trigger
Info (12021): Found 1 design units, including 1 entities, in source file pc_init.v
    Info (12023): Found entity 1: pc_init
Info (12021): Found 1 design units, including 1 entities, in source file fiforeader.v
    Info (12023): Found entity 1: fiforeader
Info (12021): Found 1 design units, including 1 entities, in source file data_src2.v
    Info (12023): Found entity 1: data_src2
Info (12021): Found 1 design units, including 1 entities, in source file data_src1.v
    Info (12023): Found entity 1: data_src1
Info (12021): Found 1 design units, including 1 entities, in source file checksum.v
    Info (12023): Found entity 1: checksum
Info (12021): Found 1 design units, including 1 entities, in source file addr_gen.v
    Info (12023): Found entity 1: addr_gen
Info (12021): Found 1 design units, including 1 entities, in source file tta_fir.bdf
    Info (12023): Found entity 1: tta_fir
Info (12127): Elaborating entity "tta_fir" for the top level hierarchy
Error (275024): Width mismatch in port "pc_init[6..0]" of instance "inst" and type toplevel -- source is ""zeros[7..0]" (ID pc_init:inst1)"
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings
    Error: Peak virtual memory: 4669 megabytes
    Error: Processing ended: Wed Dec 04 22:49:42 2024
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


