module shifter (
    input alufn[6],
    input a[16],  
    input b[16],
    output a_new[16]
  ) {

  always {
    case(alufn[1:0]){
    b00:
    a_new = a[15:0] << b[2:0]; //shift left
    b01:
    a_new = a[15:0] >> b[2:0]; //shift right
    b11:
    a_new = $signed(a[15:0])>>>b[2:0]; //signed right shift
      default:
      a_new = a;
    
   
  }
}
}