 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SYS_TOP_dft
Version: K-2015.06
Date   : Wed Aug 24 22:13:26 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_ALU/result_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/result_reg[15]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/result_reg[15]/Q (SDFFRQX1M)                     0.77       0.77 f
  U0_ALU/U194/Y (AOI221X2M)                               0.86       1.63 r
  U0_ALU/U193/Y (INVX2M)                                  0.33       1.96 f
  U0_ALU/result_reg[15]/D (SDFFRQX1M)                     0.00       1.96 f
  data arrival time                                                  1.96

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[15]/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.46      19.34
  data required time                                                19.34
  --------------------------------------------------------------------------
  data required time                                                19.34
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       17.38


  Startpoint: U0_ALU/result_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/result_reg[14]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/result_reg[14]/Q (SDFFRQX1M)                     0.77       0.77 f
  U0_ALU/U192/Y (AOI221X2M)                               0.86       1.63 r
  U0_ALU/U191/Y (INVX2M)                                  0.33       1.96 f
  U0_ALU/result_reg[14]/D (SDFFRQX1M)                     0.00       1.96 f
  data arrival time                                                  1.96

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[14]/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.46      19.34
  data required time                                                19.34
  --------------------------------------------------------------------------
  data required time                                                19.34
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       17.38


  Startpoint: U0_ALU/result_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/result_reg[13]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/result_reg[13]/Q (SDFFRQX1M)                     0.77       0.77 f
  U0_ALU/U190/Y (AOI221X2M)                               0.86       1.63 r
  U0_ALU/U189/Y (INVX2M)                                  0.33       1.96 f
  U0_ALU/result_reg[13]/D (SDFFRQX1M)                     0.00       1.96 f
  data arrival time                                                  1.96

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[13]/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.46      19.34
  data required time                                                19.34
  --------------------------------------------------------------------------
  data required time                                                19.34
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       17.38


  Startpoint: U0_ALU/result_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/result_reg[12]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/result_reg[12]/Q (SDFFRQX1M)                     0.77       0.77 f
  U0_ALU/U188/Y (AOI221X2M)                               0.86       1.63 r
  U0_ALU/U187/Y (INVX2M)                                  0.33       1.96 f
  U0_ALU/result_reg[12]/D (SDFFRQX1M)                     0.00       1.96 f
  data arrival time                                                  1.96

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[12]/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.46      19.34
  data required time                                                19.34
  --------------------------------------------------------------------------
  data required time                                                19.34
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       17.38


  Startpoint: U0_ALU/result_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/result_reg[11]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/result_reg[11]/Q (SDFFRQX1M)                     0.77       0.77 f
  U0_ALU/U186/Y (AOI221X2M)                               0.86       1.63 r
  U0_ALU/U185/Y (INVX2M)                                  0.33       1.96 f
  U0_ALU/result_reg[11]/D (SDFFRQX1M)                     0.00       1.96 f
  data arrival time                                                  1.96

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[11]/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.46      19.34
  data required time                                                19.34
  --------------------------------------------------------------------------
  data required time                                                19.34
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       17.38


  Startpoint: U0_ALU/result_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/result_reg[10]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/result_reg[10]/Q (SDFFRQX1M)                     0.77       0.77 f
  U0_ALU/U184/Y (AOI221X2M)                               0.86       1.63 r
  U0_ALU/U183/Y (INVX2M)                                  0.33       1.96 f
  U0_ALU/result_reg[10]/D (SDFFRQX1M)                     0.00       1.96 f
  data arrival time                                                  1.96

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[10]/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.46      19.34
  data required time                                                19.34
  --------------------------------------------------------------------------
  data required time                                                19.34
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       17.38


  Startpoint: U0_ALU/result_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[9]/CK (SDFFRQX1M)      0.00       0.00 r
  U0_ALU/result_reg[9]/Q (SDFFRQX1M)       0.77       0.77 f
  U0_ALU/U182/Y (AOI221X2M)                0.86       1.63 r
  U0_ALU/U181/Y (INVX2M)                   0.33       1.96 f
  U0_ALU/result_reg[9]/D (SDFFRQX1M)       0.00       1.96 f
  data arrival time                                   1.96

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U0_ALU/result_reg[9]/CK (SDFFRQX1M)      0.00      19.80 r
  library setup time                      -0.46      19.34
  data required time                                 19.34
  -----------------------------------------------------------
  data required time                                 19.34
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                        17.38


  Startpoint: U0_ALU/result_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/result_reg[14]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/result_reg[14]/Q (SDFFRQX1M)                     0.77       0.77 f
  U0_ALU/U257/Y (DLY1X1M)                                 0.83       1.60 f
  U0_ALU/result_reg[15]/SI (SDFFRQX1M)                    0.00       1.60 f
  data arrival time                                                  1.60

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[15]/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.63      19.17
  data required time                                                19.17
  --------------------------------------------------------------------------
  data required time                                                19.17
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                       17.57


  Startpoint: U0_ALU/result_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/result_reg[13]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/result_reg[13]/Q (SDFFRQX1M)                     0.77       0.77 f
  U0_ALU/U256/Y (DLY1X1M)                                 0.83       1.60 f
  U0_ALU/result_reg[14]/SI (SDFFRQX1M)                    0.00       1.60 f
  data arrival time                                                  1.60

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[14]/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.63      19.17
  data required time                                                19.17
  --------------------------------------------------------------------------
  data required time                                                19.17
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                       17.57


  Startpoint: U0_ALU/result_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/result_reg[12]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/result_reg[12]/Q (SDFFRQX1M)                     0.77       0.77 f
  U0_ALU/U255/Y (DLY1X1M)                                 0.83       1.60 f
  U0_ALU/result_reg[13]/SI (SDFFRQX1M)                    0.00       1.60 f
  data arrival time                                                  1.60

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[13]/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.63      19.17
  data required time                                                19.17
  --------------------------------------------------------------------------
  data required time                                                19.17
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                       17.57


  Startpoint: U0_ALU/result_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/result_reg[11]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/result_reg[11]/Q (SDFFRQX1M)                     0.77       0.77 f
  U0_ALU/U254/Y (DLY1X1M)                                 0.83       1.60 f
  U0_ALU/result_reg[12]/SI (SDFFRQX1M)                    0.00       1.60 f
  data arrival time                                                  1.60

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[12]/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.63      19.17
  data required time                                                19.17
  --------------------------------------------------------------------------
  data required time                                                19.17
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                       17.57


  Startpoint: U0_ALU/result_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/result_reg[10]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/result_reg[10]/Q (SDFFRQX1M)                     0.77       0.77 f
  U0_ALU/U253/Y (DLY1X1M)                                 0.83       1.60 f
  U0_ALU/result_reg[11]/SI (SDFFRQX1M)                    0.00       1.60 f
  data arrival time                                                  1.60

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[11]/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.63      19.17
  data required time                                                19.17
  --------------------------------------------------------------------------
  data required time                                                19.17
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                       17.57


  Startpoint: U0_ALU/result_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/result_reg[9]/CK (SDFFRQX1M)                     0.00       0.00 r
  U0_ALU/result_reg[9]/Q (SDFFRQX1M)                      0.77       0.77 f
  U0_ALU/U252/Y (DLY1X1M)                                 0.83       1.60 f
  U0_ALU/result_reg[10]/SI (SDFFRQX1M)                    0.00       1.60 f
  data arrival time                                                  1.60

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/result_reg[10]/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.63      19.17
  data required time                                                19.17
  --------------------------------------------------------------------------
  data required time                                                19.17
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                       17.57


  Startpoint: U0_ALU/result_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[8]/CK (SDFFRQX1M)      0.00       0.00 r
  U0_ALU/result_reg[8]/Q (SDFFRQX1M)       0.76       0.76 f
  U0_ALU/U251/Y (DLY1X1M)                  0.83       1.59 f
  U0_ALU/result_reg[9]/SI (SDFFRQX1M)      0.00       1.59 f
  data arrival time                                   1.59

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U0_ALU/result_reg[9]/CK (SDFFRQX1M)      0.00      19.80 r
  library setup time                      -0.63      19.17
  data required time                                 19.17
  -----------------------------------------------------------
  data required time                                 19.17
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        17.58


  Startpoint: U0_ALU/result_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[5]/CK (SDFFRQX1M)      0.00       0.00 r
  U0_ALU/result_reg[5]/Q (SDFFRQX1M)       0.76       0.76 f
  U0_ALU/U249/Y (DLY1X1M)                  0.82       1.58 f
  U0_ALU/result_reg[6]/SI (SDFFRQX1M)      0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U0_ALU/result_reg[6]/CK (SDFFRQX1M)      0.00      19.80 r
  library setup time                      -0.63      19.17
  data required time                                 19.17
  -----------------------------------------------------------
  data required time                                 19.17
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                        17.59


  Startpoint: U0_ALU/result_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[4]/CK (SDFFRQX1M)      0.00       0.00 r
  U0_ALU/result_reg[4]/Q (SDFFRQX1M)       0.76       0.76 f
  U0_ALU/U248/Y (DLY1X1M)                  0.82       1.58 f
  U0_ALU/result_reg[5]/SI (SDFFRQX1M)      0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U0_ALU/result_reg[5]/CK (SDFFRQX1M)      0.00      19.80 r
  library setup time                      -0.63      19.17
  data required time                                 19.17
  -----------------------------------------------------------
  data required time                                 19.17
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                        17.59


  Startpoint: U0_ALU/result_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[3]/CK (SDFFRQX1M)      0.00       0.00 r
  U0_ALU/result_reg[3]/Q (SDFFRQX1M)       0.76       0.76 f
  U0_ALU/U247/Y (DLY1X1M)                  0.82       1.58 f
  U0_ALU/result_reg[4]/SI (SDFFRQX1M)      0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U0_ALU/result_reg[4]/CK (SDFFRQX1M)      0.00      19.80 r
  library setup time                      -0.63      19.17
  data required time                                 19.17
  -----------------------------------------------------------
  data required time                                 19.17
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                        17.59


  Startpoint: U0_ALU/result_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[2]/CK (SDFFRQX1M)      0.00       0.00 r
  U0_ALU/result_reg[2]/Q (SDFFRQX1M)       0.76       0.76 f
  U0_ALU/U246/Y (DLY1X1M)                  0.82       1.58 f
  U0_ALU/result_reg[3]/SI (SDFFRQX1M)      0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U0_ALU/result_reg[3]/CK (SDFFRQX1M)      0.00      19.80 r
  library setup time                      -0.63      19.17
  data required time                                 19.17
  -----------------------------------------------------------
  data required time                                 19.17
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                        17.59


  Startpoint: U0_ALU/result_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[6]/CK (SDFFRQX1M)      0.00       0.00 r
  U0_ALU/result_reg[6]/Q (SDFFRQX1M)       0.76       0.76 f
  U0_ALU/U250/Y (DLY1X1M)                  0.82       1.58 f
  U0_ALU/result_reg[7]/SI (SDFFRQX1M)      0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U0_ALU/result_reg[7]/CK (SDFFRQX1M)      0.00      19.80 r
  library setup time                      -0.63      19.17
  data required time                                 19.17
  -----------------------------------------------------------
  data required time                                 19.17
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                        17.59


  Startpoint: U0_ALU/result_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[1]/CK (SDFFRQX1M)      0.00       0.00 r
  U0_ALU/result_reg[1]/Q (SDFFRQX1M)       0.76       0.76 f
  U0_ALU/U245/Y (DLY1X1M)                  0.82       1.58 f
  U0_ALU/result_reg[2]/SI (SDFFRQX1M)      0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U0_ALU/result_reg[2]/CK (SDFFRQX1M)      0.00      19.80 r
  library setup time                      -0.63      19.17
  data required time                                 19.17
  -----------------------------------------------------------
  data required time                                 19.17
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                        17.59


  Startpoint: U0_ALU/result_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[0]/CK (SDFFRQX1M)      0.00       0.00 r
  U0_ALU/result_reg[0]/Q (SDFFRQX1M)       0.76       0.76 f
  U0_ALU/U244/Y (DLY1X1M)                  0.82       1.58 f
  U0_ALU/result_reg[1]/SI (SDFFRQX1M)      0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U0_ALU/result_reg[1]/CK (SDFFRQX1M)      0.00      19.80 r
  library setup time                      -0.63      19.17
  data required time                                 19.17
  -----------------------------------------------------------
  data required time                                 19.17
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                        17.59


  Startpoint: U0_ALU/result_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[7]/CK (SDFFRQX1M)      0.00       0.00 r
  U0_ALU/result_reg[7]/Q (SDFFRQX1M)       0.76       0.76 f
  U0_ALU/U243/Y (DLY1X1M)                  0.82       1.58 f
  U0_ALU/result_reg[8]/SI (SDFFRQX1M)      0.00       1.58 f
  data arrival time                                   1.58

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U0_ALU/result_reg[8]/CK (SDFFRQX1M)      0.00      19.80 r
  library setup time                      -0.63      19.17
  data required time                                 19.17
  -----------------------------------------------------------
  data required time                                 19.17
  data arrival time                                  -1.58
  -----------------------------------------------------------
  slack (MET)                                        17.59


  Startpoint: U0_ALU/result_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/result_reg[15]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/result_reg[15]/Q (SDFFRQX1M)                     0.77       0.77 f
  U0_ALU/U258/Y (DLY1X1M)                                 0.83       1.60 f
  U0_ALU/valid_reg/SI (SDFFRHQX1M)                        0.00       1.60 f
  data arrival time                                                  1.60

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/valid_reg/CK (SDFFRHQX1M)                        0.00      19.80 r
  library setup time                                     -0.53      19.27
  data required time                                                19.27
  --------------------------------------------------------------------------
  data required time                                                19.27
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                       17.67


  Startpoint: U0_ALU/result_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[7]/CK (SDFFRQX1M)      0.00       0.00 r
  U0_ALU/result_reg[7]/Q (SDFFRQX1M)       0.76       0.76 f
  U0_ALU/U218/Y (AO21XLM)                  0.71       1.46 f
  U0_ALU/result_reg[7]/D (SDFFRQX1M)       0.00       1.46 f
  data arrival time                                   1.46

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U0_ALU/result_reg[7]/CK (SDFFRQX1M)      0.00      19.80 r
  library setup time                      -0.49      19.31
  data required time                                 19.31
  -----------------------------------------------------------
  data required time                                 19.31
  data arrival time                                  -1.46
  -----------------------------------------------------------
  slack (MET)                                        17.85


  Startpoint: U0_ALU/result_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[1]/CK (SDFFRQX1M)      0.00       0.00 r
  U0_ALU/result_reg[1]/Q (SDFFRQX1M)       0.76       0.76 f
  U0_ALU/U178/Y (OAI2BB2X1M)               0.65       1.41 f
  U0_ALU/result_reg[1]/D (SDFFRQX1M)       0.00       1.41 f
  data arrival time                                   1.41

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U0_ALU/result_reg[1]/CK (SDFFRQX1M)      0.00      19.80 r
  library setup time                      -0.51      19.29
  data required time                                 19.29
  -----------------------------------------------------------
  data required time                                 19.29
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                        17.88


  Startpoint: U0_ALU/result_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[0]/CK (SDFFRQX1M)      0.00       0.00 r
  U0_ALU/result_reg[0]/Q (SDFFRQX1M)       0.76       0.76 f
  U0_ALU/U174/Y (OAI2BB2X1M)               0.65       1.41 f
  U0_ALU/result_reg[0]/D (SDFFRQX1M)       0.00       1.41 f
  data arrival time                                   1.41

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U0_ALU/result_reg[0]/CK (SDFFRQX1M)      0.00      19.80 r
  library setup time                      -0.51      19.29
  data required time                                 19.29
  -----------------------------------------------------------
  data required time                                 19.29
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                        17.88


  Startpoint: U0_ALU/result_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[6]/CK (SDFFRQX1M)      0.00       0.00 r
  U0_ALU/result_reg[6]/Q (SDFFRQX1M)       0.76       0.76 f
  U0_ALU/U211/Y (AO22X1M)                  0.67       1.43 f
  U0_ALU/result_reg[6]/D (SDFFRQX1M)       0.00       1.43 f
  data arrival time                                   1.43

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U0_ALU/result_reg[6]/CK (SDFFRQX1M)      0.00      19.80 r
  library setup time                      -0.46      19.34
  data required time                                 19.34
  -----------------------------------------------------------
  data required time                                 19.34
  data arrival time                                  -1.43
  -----------------------------------------------------------
  slack (MET)                                        17.91


  Startpoint: U0_ALU/result_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[5]/CK (SDFFRQX1M)      0.00       0.00 r
  U0_ALU/result_reg[5]/Q (SDFFRQX1M)       0.76       0.76 f
  U0_ALU/U207/Y (AO22X1M)                  0.67       1.43 f
  U0_ALU/result_reg[5]/D (SDFFRQX1M)       0.00       1.43 f
  data arrival time                                   1.43

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U0_ALU/result_reg[5]/CK (SDFFRQX1M)      0.00      19.80 r
  library setup time                      -0.46      19.34
  data required time                                 19.34
  -----------------------------------------------------------
  data required time                                 19.34
  data arrival time                                  -1.43
  -----------------------------------------------------------
  slack (MET)                                        17.91


  Startpoint: U0_ALU/result_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[4]/CK (SDFFRQX1M)      0.00       0.00 r
  U0_ALU/result_reg[4]/Q (SDFFRQX1M)       0.76       0.76 f
  U0_ALU/U203/Y (AO22X1M)                  0.67       1.43 f
  U0_ALU/result_reg[4]/D (SDFFRQX1M)       0.00       1.43 f
  data arrival time                                   1.43

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U0_ALU/result_reg[4]/CK (SDFFRQX1M)      0.00      19.80 r
  library setup time                      -0.46      19.34
  data required time                                 19.34
  -----------------------------------------------------------
  data required time                                 19.34
  data arrival time                                  -1.43
  -----------------------------------------------------------
  slack (MET)                                        17.91


  Startpoint: U0_ALU/result_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[3]/CK (SDFFRQX1M)      0.00       0.00 r
  U0_ALU/result_reg[3]/Q (SDFFRQX1M)       0.76       0.76 f
  U0_ALU/U199/Y (AO22X1M)                  0.67       1.43 f
  U0_ALU/result_reg[3]/D (SDFFRQX1M)       0.00       1.43 f
  data arrival time                                   1.43

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U0_ALU/result_reg[3]/CK (SDFFRQX1M)      0.00      19.80 r
  library setup time                      -0.46      19.34
  data required time                                 19.34
  -----------------------------------------------------------
  data required time                                 19.34
  data arrival time                                  -1.43
  -----------------------------------------------------------
  slack (MET)                                        17.91


  Startpoint: U0_ALU/result_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[2]/CK (SDFFRQX1M)      0.00       0.00 r
  U0_ALU/result_reg[2]/Q (SDFFRQX1M)       0.76       0.76 f
  U0_ALU/U195/Y (AO22X1M)                  0.67       1.43 f
  U0_ALU/result_reg[2]/D (SDFFRQX1M)       0.00       1.43 f
  data arrival time                                   1.43

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U0_ALU/result_reg[2]/CK (SDFFRQX1M)      0.00      19.80 r
  library setup time                      -0.46      19.34
  data required time                                 19.34
  -----------------------------------------------------------
  data required time                                 19.34
  data arrival time                                  -1.43
  -----------------------------------------------------------
  slack (MET)                                        17.91


  Startpoint: U0_ALU/result_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/result_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP_dft        tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/result_reg[8]/CK (SDFFRQX1M)      0.00       0.00 r
  U0_ALU/result_reg[8]/Q (SDFFRQX1M)       0.76       0.76 f
  U0_ALU/U215/Y (AO22X1M)                  0.67       1.43 f
  U0_ALU/result_reg[8]/D (SDFFRQX1M)       0.00       1.43 f
  data arrival time                                   1.43

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  U0_ALU/result_reg[8]/CK (SDFFRQX1M)      0.00      19.80 r
  library setup time                      -0.46      19.34
  data required time                                 19.34
  -----------------------------------------------------------
  data required time                                 19.34
  data arrival time                                  -1.43
  -----------------------------------------------------------
  slack (MET)                                        17.91


1
