

================================================================
== Vivado HLS Report for 'gauss_blur'
================================================================
* Date:           Tue Nov 30 11:55:04 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        course_prj
* Solution:       sol8
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   | 6.00 ns | 6.875 ns |   0.10 ns  |
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2076643|  2076643| 14.277 ms | 14.277 ms |  2076643|  2076643|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |       33|       33|        11|          -|          -|        3|    no    |
        | + Loop 1.1  |        9|        9|         3|          -|          -|        3|    no    |
        |- L2_L1      |  2076607|  2076607|         8|          1|          1|  2076601|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 14 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 6 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_2_2_read_as = alloca i8"   --->   Operation 15 'alloca' 'kernel_2_2_read_as' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_2_1_read_as = alloca i8"   --->   Operation 16 'alloca' 'kernel_2_1_read_as' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_2_0_read_as = alloca i8"   --->   Operation 17 'alloca' 'kernel_2_0_read_as' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_0_0_read_as = alloca i8"   --->   Operation 18 'alloca' 'kernel_0_0_read_as' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_0_1_read_as = alloca i8"   --->   Operation 19 'alloca' 'kernel_0_1_read_as' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_0_2_read_as = alloca i8"   --->   Operation 20 'alloca' 'kernel_0_2_read_as' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_1_0_read_as = alloca i8"   --->   Operation 21 'alloca' 'kernel_1_0_read_as' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_1_1_read_as = alloca i8"   --->   Operation 22 'alloca' 'kernel_1_1_read_as' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_1_2_read_as = alloca i8"   --->   Operation 23 'alloca' 'kernel_1_2_read_as' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inImage) nounwind, !map !13"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %gauss_kernel) nounwind, !map !20"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outImage) nounwind, !map !26"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @gauss_blur_str) nounwind"   --->   Operation 27 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%part_buffer_0 = alloca [1080 x i8], align 16" [./source/course_prj.c:44]   --->   Operation 28 'alloca' 'part_buffer_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%part_buffer_1 = alloca [1080 x i8], align 16" [./source/course_prj.c:44]   --->   Operation 29 'alloca' 'part_buffer_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inImage, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [./source/course_prj.c:33]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outImage, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [./source/course_prj.c:33]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.66ns)   --->   "br label %.loopexit" [./source/course_prj.c:38]   --->   Operation 32 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 33 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.93ns)   --->   "%icmp_ln38 = icmp eq i2 %i_0, -1" [./source/course_prj.c:38]   --->   Operation 34 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%i = add i2 %i_0, 1" [./source/course_prj.c:38]   --->   Operation 36 'add' 'i' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %.preheader.preheader, label %.preheader5.preheader" [./source/course_prj.c:38]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i2 %i_0 to i5" [./source/course_prj.c:40]   --->   Operation 38 'zext' 'zext_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0, i2 0)" [./source/course_prj.c:40]   --->   Operation 39 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i4 %tmp to i5" [./source/course_prj.c:40]   --->   Operation 40 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.77ns)   --->   "%sub_ln40 = sub i5 %zext_ln40_1, %zext_ln40" [./source/course_prj.c:40]   --->   Operation 41 'sub' 'sub_ln40' <Predicate = (!icmp_ln38)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.66ns)   --->   "br label %.preheader5" [./source/course_prj.c:39]   --->   Operation 42 'br' <Predicate = (!icmp_ln38)> <Delay = 1.66>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%window_0_0 = alloca i8"   --->   Operation 43 'alloca' 'window_0_0' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%window_1_0 = alloca i8"   --->   Operation 44 'alloca' 'window_1_0' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%window_2_0 = alloca i8"   --->   Operation 45 'alloca' 'window_2_0' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%window_0_1 = alloca i8"   --->   Operation 46 'alloca' 'window_0_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%window_1_1 = alloca i8"   --->   Operation 47 'alloca' 'window_1_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%window_2_1 = alloca i8"   --->   Operation 48 'alloca' 'window_2_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%kernel_2_2_read_as_1 = load i8* %kernel_2_2_read_as" [./source/course_prj.c:46]   --->   Operation 49 'load' 'kernel_2_2_read_as_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_2_1_read_as_1 = load i8* %kernel_2_1_read_as" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 50 'load' 'kernel_2_1_read_as_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_2_0_read_as_1 = load i8* %kernel_2_0_read_as" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 51 'load' 'kernel_2_0_read_as_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_0_0_read_as_1 = load i8* %kernel_0_0_read_as" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 52 'load' 'kernel_0_0_read_as_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_0_1_read_as_1 = load i8* %kernel_0_1_read_as" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 53 'load' 'kernel_0_1_read_as_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_0_2_read_as_1 = load i8* %kernel_0_2_read_as" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 54 'load' 'kernel_0_2_read_as_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_1_0_read_as_1 = load i8* %kernel_1_0_read_as" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 55 'load' 'kernel_1_0_read_as_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_1_1_read_as_1 = load i8* %kernel_1_1_read_as" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 56 'load' 'kernel_1_1_read_as_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_1_2_read_as_1 = load i8* %kernel_1_2_read_as" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 57 'load' 'kernel_1_2_read_as_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i8 %kernel_0_0_read_as_1 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 58 'zext' 'zext_ln16' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i8 %kernel_0_1_read_as_1 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 59 'zext' 'zext_ln16_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i8 %kernel_0_2_read_as_1 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 60 'zext' 'zext_ln16_2' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i8 %kernel_1_0_read_as_1 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 61 'zext' 'zext_ln16_3' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln16_4 = zext i8 %kernel_1_1_read_as_1 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 62 'zext' 'zext_ln16_4' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln16_5 = zext i8 %kernel_1_2_read_as_1 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 63 'zext' 'zext_ln16_5' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln16_6 = zext i8 %kernel_2_0_read_as_1 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 64 'zext' 'zext_ln16_6' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln16_7 = zext i8 %kernel_2_1_read_as_1 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 65 'zext' 'zext_ln16_7' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i8 %kernel_2_2_read_as_1 to i16" [./source/course_prj.c:46]   --->   Operation 66 'zext' 'zext_ln46' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.66ns)   --->   "br label %2" [./source/course_prj.c:46]   --->   Operation 67 'br' <Predicate = (icmp_ln38)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 4.01>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %.preheader5.preheader ], [ %j, %.preheader5.backedge ]"   --->   Operation 68 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.93ns)   --->   "%icmp_ln39 = icmp eq i2 %j_0, -1" [./source/course_prj.c:39]   --->   Operation 69 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 70 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.58ns)   --->   "%j = add i2 %j_0, 1" [./source/course_prj.c:39]   --->   Operation 71 'add' 'j' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %.loopexit.loopexit, label %1" [./source/course_prj.c:39]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i2 %j_0 to i5" [./source/course_prj.c:40]   --->   Operation 73 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.86ns)   --->   "%add_ln40 = add i5 %sub_ln40, %zext_ln40_2" [./source/course_prj.c:40]   --->   Operation 74 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i5 %add_ln40 to i64" [./source/course_prj.c:40]   --->   Operation 75 'sext' 'sext_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%gauss_kernel_addr = getelementptr [9 x i8]* %gauss_kernel, i64 0, i64 %sext_ln40" [./source/course_prj.c:40]   --->   Operation 76 'getelementptr' 'gauss_kernel_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (2.15ns)   --->   "%kernel_2_0 = load i8* %gauss_kernel_addr, align 1" [./source/course_prj.c:40]   --->   Operation 77 'load' 'kernel_2_0' <Predicate = (!icmp_ln39)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 78 'br' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 79 [1/2] (2.15ns)   --->   "%kernel_2_0 = load i8* %gauss_kernel_addr, align 1" [./source/course_prj.c:40]   --->   Operation 79 'load' 'kernel_2_0' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 80 [1/1] (1.18ns)   --->   "switch i2 %i_0, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]" [./source/course_prj.c:40]   --->   Operation 80 'switch' <Predicate = true> <Delay = 1.18>
ST_4 : Operation 81 [1/1] (1.18ns)   --->   "switch i2 %j_0, label %branch8 [
    i2 0, label %branch1..preheader5.backedge_crit_edge
    i2 1, label %branch7
  ]" [./source/course_prj.c:40]   --->   Operation 81 'switch' <Predicate = (i_0 == 1)> <Delay = 1.18>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_1_1_read_as" [./source/course_prj.c:40]   --->   Operation 82 'store' <Predicate = (i_0 == 1 & j_0 == 1)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 83 'br' <Predicate = (i_0 == 1 & j_0 == 1)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_1_0_read_as" [./source/course_prj.c:40]   --->   Operation 84 'store' <Predicate = (i_0 == 1 & j_0 == 0)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 85 'br' <Predicate = (i_0 == 1 & j_0 == 0)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_1_2_read_as" [./source/course_prj.c:40]   --->   Operation 86 'store' <Predicate = (i_0 == 1 & j_0 != 0 & j_0 != 1)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 87 'br' <Predicate = (i_0 == 1 & j_0 != 0 & j_0 != 1)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.18ns)   --->   "switch i2 %j_0, label %branch5 [
    i2 0, label %branch0..preheader5.backedge_crit_edge
    i2 1, label %branch4
  ]" [./source/course_prj.c:40]   --->   Operation 88 'switch' <Predicate = (i_0 == 0)> <Delay = 1.18>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_0_1_read_as" [./source/course_prj.c:40]   --->   Operation 89 'store' <Predicate = (i_0 == 0 & j_0 == 1)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 90 'br' <Predicate = (i_0 == 0 & j_0 == 1)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_0_0_read_as" [./source/course_prj.c:40]   --->   Operation 91 'store' <Predicate = (i_0 == 0 & j_0 == 0)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 92 'br' <Predicate = (i_0 == 0 & j_0 == 0)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_0_2_read_as" [./source/course_prj.c:40]   --->   Operation 93 'store' <Predicate = (i_0 == 0 & j_0 != 0 & j_0 != 1)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 94 'br' <Predicate = (i_0 == 0 & j_0 != 0 & j_0 != 1)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (1.18ns)   --->   "switch i2 %j_0, label %branch11 [
    i2 0, label %branch2..preheader5.backedge_crit_edge
    i2 1, label %branch10
  ]" [./source/course_prj.c:40]   --->   Operation 95 'switch' <Predicate = (i_0 != 0 & i_0 != 1)> <Delay = 1.18>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_2_1_read_as" [./source/course_prj.c:40]   --->   Operation 96 'store' <Predicate = (i_0 != 0 & i_0 != 1 & j_0 == 1)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 97 'br' <Predicate = (i_0 != 0 & i_0 != 1 & j_0 == 1)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_2_0_read_as" [./source/course_prj.c:40]   --->   Operation 98 'store' <Predicate = (i_0 != 0 & i_0 != 1 & j_0 == 0)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 99 'br' <Predicate = (i_0 != 0 & i_0 != 1 & j_0 == 0)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "store i8 %kernel_2_0, i8* %kernel_2_2_read_as" [./source/course_prj.c:40]   --->   Operation 100 'store' <Predicate = (i_0 != 0 & i_0 != 1 & j_0 != 0 & j_0 != 1)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader5.backedge" [./source/course_prj.c:40]   --->   Operation 101 'br' <Predicate = (i_0 != 0 & i_0 != 1 & j_0 != 0 & j_0 != 1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 5.52>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i21 [ 0, %.preheader.preheader ], [ %add_ln46, %L1_end ]" [./source/course_prj.c:46]   --->   Operation 103 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%row_0 = phi i11 [ 0, %.preheader.preheader ], [ %select_ln46_5, %L1_end ]" [./source/course_prj.c:46]   --->   Operation 104 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%col_0 = phi i11 [ 0, %.preheader.preheader ], [ %col, %L1_end ]"   --->   Operation 105 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i11 %row_0 to i12" [./source/course_prj.c:46]   --->   Operation 106 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (2.12ns)   --->   "%outrow = add i12 %zext_ln46_1, -1" [./source/course_prj.c:69]   --->   Operation 107 'add' 'outrow' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (1.92ns)   --->   "%icmp_ln73 = icmp eq i12 %outrow, 0" [./source/course_prj.c:73]   --->   Operation 108 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (1.92ns)   --->   "%icmp_ln73_1 = icmp eq i12 %outrow, 1919" [./source/course_prj.c:73]   --->   Operation 109 'icmp' 'icmp_ln73_1' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (2.39ns)   --->   "%icmp_ln46 = icmp eq i21 %indvar_flatten, -20551" [./source/course_prj.c:46]   --->   Operation 110 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (2.31ns)   --->   "%add_ln46 = add i21 %indvar_flatten, 1" [./source/course_prj.c:46]   --->   Operation 111 'add' 'add_ln46' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (2.12ns)   --->   "%row = add i11 %row_0, 1" [./source/course_prj.c:46]   --->   Operation 112 'add' 'row' <Predicate = (!icmp_ln46)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (1.81ns)   --->   "%icmp_ln47 = icmp eq i11 %col_0, -967" [./source/course_prj.c:47]   --->   Operation 113 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.90ns)   --->   "%select_ln46 = select i1 %icmp_ln47, i11 0, i11 %col_0" [./source/course_prj.c:46]   --->   Operation 114 'select' 'select_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.90> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i11 %row to i12" [./source/course_prj.c:46]   --->   Operation 115 'zext' 'zext_ln46_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (1.81ns)   --->   "%icmp_ln50 = icmp ult i11 %row, -128" [./source/course_prj.c:50]   --->   Operation 116 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln46)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (1.81ns)   --->   "%icmp_ln50_2 = icmp ult i11 %row_0, -128" [./source/course_prj.c:50]   --->   Operation 117 'icmp' 'icmp_ln50_2' <Predicate = (!icmp_ln46)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln50)   --->   "%select_ln46_1 = select i1 %icmp_ln47, i1 %icmp_ln50, i1 %icmp_ln50_2" [./source/course_prj.c:46]   --->   Operation 118 'select' 'select_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (1.81ns)   --->   "%icmp_ln68 = icmp ne i11 %row, 0" [./source/course_prj.c:68]   --->   Operation 119 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln46)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (1.81ns)   --->   "%icmp_ln68_2 = icmp ne i11 %row_0, 0" [./source/course_prj.c:68]   --->   Operation 120 'icmp' 'icmp_ln68_2' <Predicate = (!icmp_ln46)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.99ns)   --->   "%select_ln46_2 = select i1 %icmp_ln47, i1 %icmp_ln68, i1 %icmp_ln68_2" [./source/course_prj.c:46]   --->   Operation 121 'select' 'select_ln46_2' <Predicate = (!icmp_ln46)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (2.12ns)   --->   "%add_ln69_1 = add i12 %zext_ln46_2, -1" [./source/course_prj.c:69]   --->   Operation 122 'add' 'add_ln69_1' <Predicate = (!icmp_ln46)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.90ns)   --->   "%select_ln46_5 = select i1 %icmp_ln47, i11 %row, i11 %row_0" [./source/course_prj.c:46]   --->   Operation 123 'select' 'select_ln46_5' <Predicate = (!icmp_ln46)> <Delay = 0.90> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str6) nounwind" [./source/course_prj.c:47]   --->   Operation 124 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (1.81ns)   --->   "%icmp_ln50_1 = icmp ult i11 %select_ln46, -968" [./source/course_prj.c:50]   --->   Operation 125 'icmp' 'icmp_ln50_1' <Predicate = (!icmp_ln46)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln50 = and i1 %select_ln46_1, %icmp_ln50_1" [./source/course_prj.c:50]   --->   Operation 126 'and' 'and_ln50' <Predicate = (!icmp_ln46)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50_1, label %4, label %._crit_edge6" [./source/course_prj.c:61]   --->   Operation 127 'br' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str6, i32 %tmp_1) nounwind" [./source/course_prj.c:80]   --->   Operation 128 'specregionend' 'empty_7' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (2.12ns)   --->   "%col = add i11 %select_ln46, 1" [./source/course_prj.c:47]   --->   Operation 129 'add' 'col' <Predicate = (!icmp_ln46)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 130 'br' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 6.87>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%window_0_0_load = load i8* %window_0_0" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 131 'load' 'window_0_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%window_1_0_load = load i8* %window_1_0" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 132 'load' 'window_1_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%window_2_0_load = load i8* %window_2_0" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 133 'load' 'window_2_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%window_0_1_1 = load i8* %window_0_1"   --->   Operation 134 'load' 'window_0_1_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%window_1_1_1 = load i8* %window_1_1"   --->   Operation 135 'load' 'window_1_1_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%window_2_1_1 = load i8* %window_2_1"   --->   Operation 136 'load' 'window_2_1_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "store i8 %window_2_1_1, i8* %window_2_0"   --->   Operation 137 'store' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "store i8 %window_1_1_1, i8* %window_1_0"   --->   Operation 138 'store' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "store i8 %window_0_1_1, i8* %window_0_0"   --->   Operation 139 'store' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %9, label %L1_begin" [./source/course_prj.c:46]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L2_L1_str)"   --->   Operation 141 'specloopname' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2076601, i64 2076601, i64 2076601) nounwind"   --->   Operation 142 'speclooptripcount' 'empty_8' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (1.92ns)   --->   "%icmp_ln73_4 = icmp eq i12 %add_ln69_1, 0" [./source/course_prj.c:73]   --->   Operation 143 'icmp' 'icmp_ln73_4' <Predicate = (!icmp_ln46 & icmp_ln47)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.99ns)   --->   "%select_ln46_3 = select i1 %icmp_ln47, i1 %icmp_ln73_4, i1 %icmp_ln73" [./source/course_prj.c:46]   --->   Operation 144 'select' 'select_ln46_3' <Predicate = (!icmp_ln46)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (1.92ns)   --->   "%icmp_ln73_5 = icmp eq i12 %add_ln69_1, 1919" [./source/course_prj.c:73]   --->   Operation 145 'icmp' 'icmp_ln73_5' <Predicate = (!icmp_ln46 & icmp_ln47)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.99ns)   --->   "%select_ln46_4 = select i1 %icmp_ln47, i1 %icmp_ln73_5, i1 %icmp_ln73_1" [./source/course_prj.c:46]   --->   Operation 146 'select' 'select_ln46_4' <Predicate = (!icmp_ln46)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str6) nounwind" [./source/course_prj.c:47]   --->   Operation 147 'specloopname' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [./source/course_prj.c:48]   --->   Operation 148 'specpipeline' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (1.66ns)   --->   "br i1 %and_ln50, label %3, label %._crit_edge" [./source/course_prj.c:50]   --->   Operation 149 'br' <Predicate = (!icmp_ln46)> <Delay = 1.66>
ST_7 : Operation 150 [1/1] (2.95ns)   --->   "%pixel = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %inImage) nounwind" [./source/course_prj.c:51]   --->   Operation 150 'read' 'pixel' <Predicate = (!icmp_ln46 & and_ln50)> <Delay = 2.95> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 151 [1/1] (1.66ns)   --->   "br label %._crit_edge" [./source/course_prj.c:52]   --->   Operation 151 'br' <Predicate = (!icmp_ln46 & and_ln50)> <Delay = 1.66>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%window_2_2 = phi i8 [ %pixel, %3 ], [ 0, %L1_begin ]"   --->   Operation 152 'phi' 'window_2_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i11 %select_ln46 to i64" [./source/course_prj.c:62]   --->   Operation 153 'zext' 'zext_ln62' <Predicate = (!icmp_ln46 & icmp_ln50_1)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%part_buffer_0_addr = getelementptr [1080 x i8]* %part_buffer_0, i64 0, i64 %zext_ln62" [./source/course_prj.c:62]   --->   Operation 154 'getelementptr' 'part_buffer_0_addr' <Predicate = (!icmp_ln46 & icmp_ln50_1)> <Delay = 0.00>
ST_7 : Operation 155 [2/2] (3.25ns)   --->   "%window_0_2 = load i8* %part_buffer_0_addr, align 1" [./source/course_prj.c:62]   --->   Operation 155 'load' 'window_0_2' <Predicate = (!icmp_ln46 & icmp_ln50_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%part_buffer_1_addr = getelementptr [1080 x i8]* %part_buffer_1, i64 0, i64 %zext_ln62" [./source/course_prj.c:63]   --->   Operation 156 'getelementptr' 'part_buffer_1_addr' <Predicate = (!icmp_ln46 & icmp_ln50_1)> <Delay = 0.00>
ST_7 : Operation 157 [2/2] (3.25ns)   --->   "%window_1_2 = load i8* %part_buffer_1_addr, align 1" [./source/course_prj.c:63]   --->   Operation 157 'load' 'window_1_2' <Predicate = (!icmp_ln46 & icmp_ln50_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "store i8 %window_2_2, i8* %window_2_1" [./source/course_prj.c:65]   --->   Operation 158 'store' <Predicate = (!icmp_ln46 & icmp_ln50_1)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (1.81ns)   --->   "%icmp_ln68_1 = icmp ne i11 %select_ln46, 0" [./source/course_prj.c:68]   --->   Operation 159 'icmp' 'icmp_ln68_1' <Predicate = (!icmp_ln46)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.97ns)   --->   "%and_ln68 = and i1 %select_ln46_2, %icmp_ln68_1" [./source/course_prj.c:68]   --->   Operation 160 'and' 'and_ln68' <Predicate = (!icmp_ln46)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %and_ln68, label %5, label %L1_end" [./source/course_prj.c:68]   --->   Operation 161 'br' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (2.12ns)   --->   "%outcol = add i11 %select_ln46, -1" [./source/course_prj.c:70]   --->   Operation 162 'add' 'outcol' <Predicate = (!icmp_ln46 & and_ln68)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (1.81ns)   --->   "%icmp_ln73_2 = icmp eq i11 %outcol, 0" [./source/course_prj.c:73]   --->   Operation 163 'icmp' 'icmp_ln73_2' <Predicate = (!icmp_ln46 & and_ln68)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (1.81ns)   --->   "%icmp_ln73_3 = icmp eq i11 %outcol, -969" [./source/course_prj.c:73]   --->   Operation 164 'icmp' 'icmp_ln73_3' <Predicate = (!icmp_ln46 & and_ln68)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_2)   --->   "%or_ln73 = or i1 %select_ln46_3, %icmp_ln73_2" [./source/course_prj.c:73]   --->   Operation 165 'or' 'or_ln73' <Predicate = (!icmp_ln46 & and_ln68)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_2)   --->   "%or_ln73_1 = or i1 %select_ln46_4, %icmp_ln73_3" [./source/course_prj.c:73]   --->   Operation 166 'or' 'or_ln73_1' <Predicate = (!icmp_ln46 & and_ln68)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln73_2 = or i1 %or_ln73_1, %or_ln73" [./source/course_prj.c:73]   --->   Operation 167 'or' 'or_ln73_2' <Predicate = (!icmp_ln46 & and_ln68)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %or_ln73_2, label %6, label %7" [./source/course_prj.c:73]   --->   Operation 168 'br' <Predicate = (!icmp_ln46 & and_ln68)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln16_8 = zext i8 %window_0_0_load to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 169 'zext' 'zext_ln16_8' <Predicate = (!icmp_ln46 & and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_7 : Operation 170 [3/3] (1.45ns) (grouped into DSP with root node add_ln16_3)   --->   "%mul_ln16 = mul i16 %zext_ln16_8, %zext_ln16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 170 'mul' 'mul_ln16' <Predicate = (!icmp_ln46 & and_ln68 & !or_ln73_2)> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln16_22 = zext i8 %window_2_1_1 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 171 'zext' 'zext_ln16_22' <Predicate = (!icmp_ln46 & and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_7 : Operation 172 [3/3] (1.45ns) (grouped into DSP with root node add_ln16)   --->   "%mul_ln16_7 = mul i16 %zext_ln16_22, %zext_ln16_7" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 172 'mul' 'mul_ln16_7' <Predicate = (!icmp_ln46 & and_ln68 & !or_ln73_2)> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "br label %L1_end" [./source/course_prj.c:78]   --->   Operation 173 'br' <Predicate = (!icmp_ln46 & and_ln68)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 4.37>
ST_8 : Operation 174 [1/2] (3.25ns)   --->   "%window_0_2 = load i8* %part_buffer_0_addr, align 1" [./source/course_prj.c:62]   --->   Operation 174 'load' 'window_0_2' <Predicate = (icmp_ln50_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_8 : Operation 175 [1/2] (3.25ns)   --->   "%window_1_2 = load i8* %part_buffer_1_addr, align 1" [./source/course_prj.c:63]   --->   Operation 175 'load' 'window_1_2' <Predicate = (icmp_ln50_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_8 : Operation 176 [1/1] (3.25ns)   --->   "store i8 %window_2_2, i8* %part_buffer_1_addr, align 1" [./source/course_prj.c:64]   --->   Operation 176 'store' <Predicate = (icmp_ln50_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "store i8 %window_1_2, i8* %window_1_1" [./source/course_prj.c:65]   --->   Operation 177 'store' <Predicate = (icmp_ln50_1)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "store i8 %window_0_2, i8* %window_0_1" [./source/course_prj.c:65]   --->   Operation 178 'store' <Predicate = (icmp_ln50_1)> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%window_2_1_load = load i8* %window_2_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 179 'load' 'window_2_1_load' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_8 : Operation 180 [2/3] (1.45ns) (grouped into DSP with root node add_ln16_3)   --->   "%mul_ln16 = mul i16 %zext_ln16_8, %zext_ln16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 180 'mul' 'mul_ln16' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln16_10 = zext i8 %window_0_1_1 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 181 'zext' 'zext_ln16_10' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (4.37ns)   --->   "%mul_ln16_1 = mul i16 %zext_ln16_10, %zext_ln16_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 182 'mul' 'mul_ln16_1' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln16_16 = zext i8 %window_1_1_1 to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 183 'zext' 'zext_ln16_16' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_8 : Operation 184 [3/3] (1.45ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16_4 = mul i16 %zext_ln16_16, %zext_ln16_4" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 184 'mul' 'mul_ln16_4' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln16_20 = zext i8 %window_2_0_load to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 185 'zext' 'zext_ln16_20' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (4.37ns)   --->   "%mul_ln16_6 = mul i16 %zext_ln16_20, %zext_ln16_6" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 186 'mul' 'mul_ln16_6' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [2/3] (1.45ns) (grouped into DSP with root node add_ln16)   --->   "%mul_ln16_7 = mul i16 %zext_ln16_22, %zext_ln16_7" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 187 'mul' 'mul_ln16_7' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln16_24 = zext i8 %window_2_1_load to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 188 'zext' 'zext_ln16_24' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_8 : Operation 189 [3/3] (1.45ns) (grouped into DSP with root node add_ln16_4)   --->   "%mul_ln16_8 = mul i16 %zext_ln16_24, %zext_ln46" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 189 'mul' 'mul_ln16_8' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 5> <Delay = 4.37>
ST_9 : Operation 190 [1/1] (3.25ns)   --->   "store i8 %window_1_2, i8* %part_buffer_0_addr, align 1" [./source/course_prj.c:63]   --->   Operation 190 'store' <Predicate = (icmp_ln50_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "br label %._crit_edge6" [./source/course_prj.c:65]   --->   Operation 191 'br' <Predicate = (icmp_ln50_1)> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%window_0_1_load = load i8* %window_0_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 192 'load' 'window_0_1_load' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%window_1_1_load = load i8* %window_1_1" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 193 'load' 'window_1_1_load' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_9 : Operation 194 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_3)   --->   "%mul_ln16 = mul i16 %zext_ln16_8, %zext_ln16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 194 'mul' 'mul_ln16' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 195 [1/1] (0.00ns) (grouped into DSP with root node add_ln16_3)   --->   "%zext_ln16_9 = zext i16 %mul_ln16 to i17" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 195 'zext' 'zext_ln16_9' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln16_11 = zext i16 %mul_ln16_1 to i17" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 196 'zext' 'zext_ln16_11' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln16_12 = zext i8 %window_0_1_load to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 197 'zext' 'zext_ln16_12' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (4.37ns)   --->   "%mul_ln16_2 = mul i16 %zext_ln16_12, %zext_ln16_2" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 198 'mul' 'mul_ln16_2' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln16_14 = zext i8 %window_1_0_load to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 199 'zext' 'zext_ln16_14' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_9 : Operation 200 [3/3] (1.45ns) (grouped into DSP with root node add_ln16_5)   --->   "%mul_ln16_3 = mul i16 %zext_ln16_14, %zext_ln16_3" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 200 'mul' 'mul_ln16_3' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 201 [2/3] (1.45ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16_4 = mul i16 %zext_ln16_16, %zext_ln16_4" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 201 'mul' 'mul_ln16_4' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln16_18 = zext i8 %window_1_1_load to i16" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 202 'zext' 'zext_ln16_18' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (4.37ns)   --->   "%mul_ln16_5 = mul i16 %zext_ln16_18, %zext_ln16_5" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 203 'mul' 'mul_ln16_5' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln16_21 = zext i16 %mul_ln16_6 to i17" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 204 'zext' 'zext_ln16_21' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_9 : Operation 205 [1/3] (0.00ns) (grouped into DSP with root node add_ln16)   --->   "%mul_ln16_7 = mul i16 %zext_ln16_22, %zext_ln16_7" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 205 'mul' 'mul_ln16_7' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 206 [1/1] (0.00ns) (grouped into DSP with root node add_ln16)   --->   "%zext_ln16_23 = zext i16 %mul_ln16_7 to i17" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 206 'zext' 'zext_ln16_23' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_9 : Operation 207 [2/3] (1.45ns) (grouped into DSP with root node add_ln16_4)   --->   "%mul_ln16_8 = mul i16 %zext_ln16_24, %zext_ln46" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 207 'mul' 'mul_ln16_8' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 208 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln16 = add i17 %zext_ln16_21, %zext_ln16_23" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 208 'add' 'add_ln16' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 209 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln16_3 = add i17 %zext_ln16_11, %zext_ln16_9" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 209 'add' 'add_ln16_3' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 6> <Delay = 3.82>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln16_13 = zext i16 %mul_ln16_2 to i17" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 210 'zext' 'zext_ln16_13' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_10 : Operation 211 [2/3] (1.45ns) (grouped into DSP with root node add_ln16_5)   --->   "%mul_ln16_3 = mul i16 %zext_ln16_14, %zext_ln16_3" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 211 'mul' 'mul_ln16_3' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 212 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16_4 = mul i16 %zext_ln16_16, %zext_ln16_4" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 212 'mul' 'mul_ln16_4' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 213 [1/1] (0.00ns) (grouped into DSP with root node add_ln16_1)   --->   "%zext_ln16_17 = zext i16 %mul_ln16_4 to i17" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 213 'zext' 'zext_ln16_17' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln16_19 = zext i16 %mul_ln16_5 to i17" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 214 'zext' 'zext_ln16_19' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_10 : Operation 215 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_4)   --->   "%mul_ln16_8 = mul i16 %zext_ln16_24, %zext_ln46" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 215 'mul' 'mul_ln16_8' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 216 [1/1] (0.00ns) (grouped into DSP with root node add_ln16_4)   --->   "%zext_ln16_25 = zext i16 %mul_ln16_8 to i17" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 216 'zext' 'zext_ln16_25' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln16_1 = add i17 %zext_ln16_19, %zext_ln16_17" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 217 'add' 'add_ln16_1' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 218 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln16_4 = add i17 %zext_ln16_13, %zext_ln16_25" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 218 'add' 'add_ln16_4' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 7> <Delay = 3.82>
ST_11 : Operation 219 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_5)   --->   "%mul_ln16_3 = mul i16 %zext_ln16_14, %zext_ln16_3" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 219 'mul' 'mul_ln16_3' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 220 [1/1] (0.00ns) (grouped into DSP with root node add_ln16_5)   --->   "%zext_ln16_15 = zext i16 %mul_ln16_3 to i18" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 220 'zext' 'zext_ln16_15' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln16_26 = zext i17 %add_ln16 to i18" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 221 'zext' 'zext_ln16_26' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln16_27 = zext i17 %add_ln16_1 to i18" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 222 'zext' 'zext_ln16_27' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (2.18ns)   --->   "%add_ln16_2 = add i18 %zext_ln16_27, %zext_ln16_26" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 223 'add' 'add_ln16_2' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln16_30 = zext i17 %add_ln16_4 to i18" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 224 'zext' 'zext_ln16_30' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln16_5 = add i18 %zext_ln16_30, %zext_ln16_15" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 225 'add' 'add_ln16_5' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 8> <Delay = 4.46>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln16_28 = zext i18 %add_ln16_2 to i20" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 226 'zext' 'zext_ln16_28' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln16_29 = zext i17 %add_ln16_3 to i19" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 227 'zext' 'zext_ln16_29' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln16_31 = zext i18 %add_ln16_5 to i19" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 228 'zext' 'zext_ln16_31' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (2.21ns)   --->   "%add_ln16_6 = add i19 %zext_ln16_31, %zext_ln16_29" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 229 'add' 'add_ln16_6' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 2.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln16_32 = zext i19 %add_ln16_6 to i20" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 230 'zext' 'zext_ln16_32' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (2.25ns)   --->   "%add_ln16_7 = add i20 %zext_ln16_32, %zext_ln16_28" [./source/course_prj.c:16->./source/course_prj.c:76]   --->   Operation 231 'add' 'add_ln16_7' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %add_ln16_7, i32 4, i32 11)" [./source/course_prj.c:21->./source/course_prj.c:76]   --->   Operation 232 'partselect' 'trunc_ln' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 2.95>
ST_13 : Operation 233 [1/1] (2.95ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %outImage, i8 %trunc_ln) nounwind" [./source/course_prj.c:76]   --->   Operation 233 'write' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 2.95> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 234 'br' <Predicate = (and_ln68 & !or_ln73_2)> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (2.95ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %outImage, i8 0) nounwind" [./source/course_prj.c:74]   --->   Operation 235 'write' <Predicate = (and_ln68 & or_ln73_2)> <Delay = 2.95> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "br label %8" [./source/course_prj.c:75]   --->   Operation 236 'br' <Predicate = (and_ln68 & or_ln73_2)> <Delay = 0.00>

State 14 <SV = 4> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "ret void" [./source/course_prj.c:83]   --->   Operation 237 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6ns, clock uncertainty: 0.1ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./source/course_prj.c:38) [23]  (1.66 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln38', ./source/course_prj.c:38) [24]  (0.937 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 4.01ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./source/course_prj.c:39) [35]  (0 ns)
	'add' operation ('add_ln40', ./source/course_prj.c:40) [42]  (1.86 ns)
	'getelementptr' operation ('gauss_kernel_addr', ./source/course_prj.c:40) [44]  (0 ns)
	'load' operation ('kernel[2][0]', ./source/course_prj.c:40) on array 'gauss_kernel' [45]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'load' operation ('kernel[2][0]', ./source/course_prj.c:40) on array 'gauss_kernel' [45]  (2.15 ns)
	'store' operation ('store_ln40', ./source/course_prj.c:40) of variable 'kernel[2][0]', ./source/course_prj.c:40 on local variable 'kernel[0][1]' [61]  (0 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 5.53ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', ./source/course_prj.c:47) [113]  (0 ns)
	'icmp' operation ('icmp_ln47', ./source/course_prj.c:47) [134]  (1.81 ns)
	'select' operation ('select_ln46', ./source/course_prj.c:46) [135]  (0.905 ns)
	'icmp' operation ('icmp_ln50_1', ./source/course_prj.c:50) [152]  (1.81 ns)
	'and' operation ('and_ln50', ./source/course_prj.c:50) [153]  (0.993 ns)

 <State 7>: 6.88ns
The critical path consists of the following:
	'add' operation ('outcol', ./source/course_prj.c:70) [178]  (2.13 ns)
	'icmp' operation ('icmp_ln73_2', ./source/course_prj.c:73) [179]  (1.81 ns)
	'or' operation ('or_ln73', ./source/course_prj.c:73) [181]  (0 ns)
	'or' operation ('or_ln73_2', ./source/course_prj.c:73) [183]  (0.978 ns)
	blocking operation 1.96 ns on control path)

 <State 8>: 4.37ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_1', ./source/course_prj.c:16->./source/course_prj.c:76) [193]  (4.37 ns)

 <State 9>: 4.37ns
The critical path consists of the following:
	'load' operation ('window_0_1_load', ./source/course_prj.c:16->./source/course_prj.c:76) on local variable 'window[0][1]' [186]  (0 ns)
	'mul' operation ('mul_ln16_2', ./source/course_prj.c:16->./source/course_prj.c:76) [196]  (4.37 ns)

 <State 10>: 3.82ns
The critical path consists of the following:
	'add' operation of DSP[224] ('add_ln16_4', ./source/course_prj.c:16->./source/course_prj.c:76) [224]  (3.82 ns)

 <State 11>: 3.82ns
The critical path consists of the following:
	'mul' operation of DSP[226] ('mul_ln16_3', ./source/course_prj.c:16->./source/course_prj.c:76) [199]  (0 ns)
	'add' operation of DSP[226] ('add_ln16_5', ./source/course_prj.c:16->./source/course_prj.c:76) [226]  (3.82 ns)

 <State 12>: 4.47ns
The critical path consists of the following:
	'add' operation ('add_ln16_6', ./source/course_prj.c:16->./source/course_prj.c:76) [228]  (2.22 ns)
	'add' operation ('add_ln16_7', ./source/course_prj.c:16->./source/course_prj.c:76) [230]  (2.25 ns)

 <State 13>: 2.95ns
The critical path consists of the following:
	fifo write on port 'outImage' (./source/course_prj.c:76) [232]  (2.95 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
