# MyCpu
This is a simple 3-stage RISC-V CPU with Cache implementation which is capable of process all types of RISC-V instructions. Data hazards, control hazards are all taken care of, and the CPU will not wait when branching.![pipeline diagram](https://user-images.githubusercontent.com/89960862/192886805-73d5945c-6d30-4609-a29e-930640efa77c.png)
The pipeline diagram is shown above 
