block/DMA:
  description: Direct memory access.
  items:
  - name: ISR
    description: DMA interrupt status register (DMA_ISR).
    byte_offset: 0
    access: Read
    fieldset: IXR
  - name: IFCR
    description: DMA interrupt flag clear register (DMA_IFCR).
    byte_offset: 4
    access: Write
    fieldset: IXR
  - name: ST
    description: 'Stream cluster: S?CR, S?NDTR, S?M0AR, S?PAR and S?MAR registers'
    array:
      len: 3
      stride: 20
    byte_offset: 8
    block: ST
block/ST:
  description: 'Stream cluster: S?CR, S?NDTR, S?M0AR, S?PAR and S?MAR registers'
  items:
  - name: CR
    description: DMA channel x configuration register (DMA_CCR).
    byte_offset: 0
    fieldset: CR
  - name: NDTR
    description: DMA channel x number of data register.
    byte_offset: 4
  - name: PAR
    description: DMA channel x peripheral address register.
    byte_offset: 8
  - name: MAR
    description: DMA channel x memory address register.
    byte_offset: 12
fieldset/CR:
  description: DMA channel configuration register (DMA_CCR).
  fields:
  - name: EN
    description: Channel enable.
    bit_offset: 0
    bit_size: 1
  - name: TCIE
    description: Transfer complete interrupt enable.
    bit_offset: 1
    bit_size: 1
  - name: HTIE
    description: Half Transfer interrupt enable.
    bit_offset: 2
    bit_size: 1
  - name: TEIE
    description: Transfer error interrupt enable.
    bit_offset: 3
    bit_size: 1
  - name: DIR
    description: Data transfer direction.
    bit_offset: 4
    bit_size: 1
    enum: DIR
  - name: CIRC
    description: Circular mode.
    bit_offset: 5
    bit_size: 1
  - name: PINC
    description: Peripheral increment mode.
    bit_offset: 6
    bit_size: 1
  - name: MINC
    description: Memory increment mode.
    bit_offset: 7
    bit_size: 1
  - name: PSIZE
    description: Peripheral size.
    bit_offset: 8
    bit_size: 2
    enum: SIZE
  - name: MSIZE
    description: Memory size.
    bit_offset: 10
    bit_size: 2
    enum: SIZE
  - name: PL
    description: Channel Priority level.
    bit_offset: 12
    bit_size: 2
    enum: PL
  - name: MEM2MEM
    description: Memory to memory mode.
    bit_offset: 14
    bit_size: 1
fieldset/IXR:
  description: DMA interrupt register.
  fields:
  - name: GIF
    description: Channel 1 Global interrupt flag.
    bit_offset: 0
    bit_size: 1
    array:
      offsets:
      - 0
      - 4
      - 8
  - name: TCIF
    description: Channel x Transfer Complete. flag.
    bit_offset: 0
    bit_size: 1
    array:
      offsets:
      - 1
      - 5
      - 9
  - name: HTIF
    description: Channel x Half Transfer Complete. flag.
    bit_offset: 0
    bit_size: 1
    array:
      offsets:
      - 2
      - 6
      - 10
  - name: TEIF
    description: Channel x Transfer Error. flag.
    bit_offset: 0
    bit_size: 1
    array:
      offsets:
      - 3
      - 7
      - 11

enum/PL:
  bit_size: 2
  variants:
  - name: Low
    description: Low
    value: 0
  - name: Medium
    description: Medium
    value: 1
  - name: High
    description: High
    value: 2
  - name: VeryHigh
    description: Very high
    value: 3
enum/SIZE:
  bit_size: 2
  variants:
  - name: Bits8
    description: Byte (8-bit)
    value: 0
  - name: Bits16
    description: Half-word (16-bit)
    value: 1
  - name: Bits32
    description: Word (32-bit)
    value: 2
enum/DIR:
  bit_size: 1
  variants:
  - name: PeripheralToMemory
    description: Peripheral-to-memory
    value: 0
  - name: MemoryToPeripheral
    description: Memory-to-peripheral
    value: 1
  # - name: MemoryToMemory
  #   description: Memory-to-memory
  #   value: 2