Yoav Almog , Roni Rosner , Naftali Schwartz , Ari Schmorak, Specialized Dynamic Optimizations for High-Performance Energy-Efficient Microarchitecture, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.137, March 20-24, 2004, Palo Alto, California
Vasanth Bala , Evelyn Duesterwald , Sanjeev Banerjia, Dynamo: a transparent dynamic optimization system, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, p.1-12, June 18-21, 2000, Vancouver, British Columbia, Canada[doi>10.1145/349299.349303]
Leonid Baraz , Tevi Devor , Orna Etzion , Shalom Goldenberg , Alex Skaletsky , Yun Wang , Yigel Zemach, IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium®-based systems, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.191, December 03-05, 2003
M. Baron. 2005. Cortex-A8: High speed, low power. Microprocessor Report 11, 14, 1--6.
Aart J. C. Bik , Milind Girkar , Paul M. Grey , Xinmin Tian, Automatic intra-register vectorization for the Intel architecture, International Journal of Parallel Programming, v.30 n.2, p.65-98, April 2002[doi>10.1023/A:1014230429447]
Matthias Boettcher , Bashir M. Al-Hashimi , Mbou Eyole , Giacomo Gabrielli , Alastair Reid, Advanced SIMD: extending the reach of contemporary SIMD architectures, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Darrell Boggs, Gary Brown, Nathan Tuck, and K. S. Venkatraman. 2015. Denver: Nvidia's First 64-bit ARM Processor. In IEEE Micro,35, 2, 46--55.
Aleksandar Branković , Kyriakos Stavrou , Enric Gibert , Antonio González, Warm-Up Simulation Methodology for HW/SW Co-Designed Processors, Proceedings of Annual IEEE/ACM International Symposium on Code Generation and Optimization, February 15-19, 2014, Orlando, FL, USA[doi>10.1145/2544137.2544142]
Aleksandar Branković , Kyriakos Stavrou , Enric Gibert , Antonio González, Performance analysis and predictability of the software layer in dynamic binary translators/optimizers, Proceedings of the ACM International Conference on Computing Frontiers, May 14-16, 2013, Ischia, Italy[doi>10.1145/2482767.2482786]
Derek Bruening , Timothy Garnett , Saman Amarasinghe, An infrastructure for adaptive dynamic optimization, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California, USA
D. Callahan , J. Dongarra , D. Levine, Vectorizing compilers: a test suite and results, Proceedings of the 1988 ACM/IEEE conference on Supercomputing, p.98-105, November 12-17, 1988, Orlando, Florida, USA
Nathan Clark , Amir Hormati , Sami Yehia , Scott Mahlke , Krisztian Flautner, Liquid SIMD: Abstracting SIMD Hardware using Lightweight Dynamic Mapping, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.216-227, February 10-14, 2007[doi>10.1109/HPCA.2007.346199]
Paul D'Arcy and Scott Beach. 1999. StarCore SC140: A new DSP architecture for portable devices. In Wireless Symposium. Motorola.
James C. Dehnert , Brian K. Grant , John P. Banning , Richard Johnson , Thomas Kistler , Alexander Klaiber , Jim Mattson, The Transmeta Code Morphing™ Software: using speculation, recovery, and adaptive retranslation to address real-life challenges, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California, USA
Keith Diefendorff , Pradeep K. Dubey , Ron Hochsprung , Hunter Scales, AltiVec Extension to PowerPC Accelerates Media Processing, IEEE Micro, v.20 n.2, p.85-95, March 2000[doi>10.1109/40.848475]
Kemal Ebcioğlu , Erik R. Altman, DAISY: dynamic compilation for 100% architectural compatibility, Proceedings of the 24th annual international symposium on Computer architecture, p.26-37, June 01-04, 1997, Denver, Colorado, USA[doi>10.1145/264107.264126]
Sara El-Shobaky , Ahmed El-Mahdy , Ahmed El-Nahas, Automatic vectorization using dynamic compilation and tree pattern matching technique in Jikes RVM, Proceedings of the 4th workshop on the Implementation, Compilation, Optimization of Object-Oriented Languages and Programming Systems, p.63-69, July 06-06, 2009, Genova, Italy[doi>10.1145/1565824.1565833]
Venkatraman Govindaraju , Chen-Han Ho , Karthikeyan Sankaralingam, Dynamically Specialized Datapaths for energy efficient computing, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.503-514, February 12-16, 2011
Venkatraman Govindaraju , Tony Nowatzki , Karthikeyan Sankaralingam, Breaking SIMD shackles with an exposed flexible microarchitecture and the access execute PDG, Proceedings of the 22nd international conference on Parallel architectures and compilation techniques, October 07-07, 2013, Edinburgh, Scotland, UK
Bolei Guo , Youfeng Wu , Cheng Wang , Matthew J. Bridges , Guilherme Ottoni , Neil Vachharajani , Jonathan Chang , David I. August, Selective runtime memory disambiguation in a dynamic binary translator, Proceedings of the 15th international conference on Compiler Construction, March 30-31, 2006, Vienna, Austria[doi>10.1007/11688839_6]
Justin Holewinski , Ragavendar Ramamurthi , Mahesh Ravishankar , Naznin Fauzia , Louis-Noël Pouchet , Atanas Rountev , P. Sadayappan, Dynamic trace-based analysis of vectorization potential of applications, Proceedings of the 33rd ACM SIGPLAN Conference on Programming Language Design and Implementation, June 11-16, 2012, Beijing, China[doi>10.1145/2254064.2254108]
Intel Corporation, Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1--3. Last accessed on 2015.
Intel's HW/SW co-designed processor project: http://www.eetimes.com/document.asp?doc_id&equals;1266396, last accessed on 2015.
Intel® Xeon Phi™ Coprocessor: http://www.intel.com/content/www/us/en/processors/xeon/xeon-phi-detail.html, last accessed on 2015.
J. A. Kahle , M. N. Day , H. P. Hofstee , C. R. Johns , T. R. Maeurer , D. Shippy, Introduction to the cell multiprocessor, IBM Journal of Research and Development, v.49 n.4/5, p.589-604, July 2005
Stefan Kral, Franz Franchetti, Juergen Lorenz, and Christoph W. Ueberhuber. 2003. SIMD vectorization of straight line FFT code. In Proceedings of the Euro-Par’03 Conference on Parallel and Distributed Computing LNCS 2790, 251--260.
A. Klaiber. 2000. The Technology Behind the Crusoe Processors. White paper, January 2000.
Rakesh Kumar, Alejandro Martínez, and Antonio González. 2013. Speculative dynamic vectorization to assist static vectorization in a HW/SW co-designed environment. In Proceedings of 20th International Conference on High Performance Computing (HiPC’13), Bangalore, India, December 18--21.
Rakesh Kumar, Alejandro Martínez, and Antonio González. 2013. Vectorizing for wider vector units in a HW/SW co-designed environment. In Proceedings of International Conference on High Performance Computing and Communications (HPCC’13), November 13--15.
Samuel Larsen , Saman Amarasinghe, Exploiting superword level parallelism with multimedia instruction sets, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, p.145-156, June 18-21, 2000, Vancouver, British Columbia, Canada[doi>10.1145/349299.349320]
Ruby B. Lee, Subword Parallelism with MAX-2, IEEE Micro, v.16 n.4, p.51-59, August 1996[doi>10.1109/40.526925]
Jianhui Li , Qi Zhang , Shu Xu , Bo Huang, Optimizing Dynamic Binary Translation for SIMD Instructions, Proceedings of the International Symposium on Code Generation and Optimization, p.269-280, March 26-29, 2006[doi>10.1109/CGO.2006.27]
Marc Lupon , Enric Gibert , Grigorios Magklis , Sridhar Samudrala , Raúl Martínez , Kyriakos Stavrou , David R. Ditzel, Speculative hardware/software co-designed floating-point multiply-add fusion, Proceedings of the 19th international conference on Architectural support for programming languages and operating systems, March 01-05, 2014, Salt Lake City, Utah, USA[doi>10.1145/2541940.2541978]
Saeed Maleki , Yaoqing Gao , Maria J. Garzarán , Tommy Wong , David A. Padua, An Evaluation of Vectorizing Compilers, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.372-382, October 10-14, 2011[doi>10.1109/PACT.2011.68]
Steven S. Muchnick, Advanced compiler design and implementation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998
D. Naishlos. 2004. Autovectorization in GCC. In The 2004 GCC Developers’ Summit, 105--118.
Naveen Neelakantam , David R. Ditzel , Craig Zilles, A real system evaluation of hardware atomicity for software speculation, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736026]
Jiutao Nie , Buqi Cheng , Shisheng Li , Ligang Wang , Xiao-Feng Li, Vectorization for Java, Proceedings of the 2010 IFIP international conference on Network and parallel computing, September 13-15, 2010, Zhengzhou, China
Dorit Nuzman , Sergei Dyshel , Erven Rohou , Ira Rosen , Kevin Williams , David Yuste , Albert Cohen , Ayal Zaks, Vapor SIMD: Auto-vectorize once, run everywhere, Proceedings of the 9th Annual IEEE/ACM International Symposium on Code Generation and Optimization, p.151-160, April 02-06, 2011
Alex Pajuelo , Antonio González , Mateo Valero, Speculative dynamic vectorization, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Sanjay J. Patel , Steven S. Lumetta, rePLay: A Hardware Framework for Dynamic Optimization, IEEE Transactions on Computers, v.50 n.6, p.590-608, June 2001[doi>10.1109/12.931895]
Demos Pavlou, Aleksandar Brankovic, Rakesh Kumar, Maria Gregori, Kyriakos Stavrou, Enric Gibert, and Antonio Gonzalez. 2011. DARCO: Infrastructure for research on HW/SW co-designed virtual machines. In Proceedings of the 4th Workshop on Architectural and Microarchitectural Support for Binary Translation (AMAS-BT’11), held in conjunction with the 38th International Symposium on Computer Architecture (ISCA-38), June 4, 2011. http://arco.e.ac.upc.edu/wiki/images/d/df/Pavlou_amasbt11.pdf.
Demos Pavlou , Enric Gibert , Fernando Latorre , Antonio Gonzalez, DDGacc: boosting dynamic DDG-based binary optimizations through specialized hardware support, Proceedings of the 8th ACM SIGPLAN/SIGOPS conference on Virtual Execution Environments, March 03-04, 2012, London, England, UK[doi>10.1145/2151024.2151046]
Lawrence Rauchwerger , David Padua, The LRPD test: speculative run-time parallelization of loops with privatization and reduction parallelization, Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation, p.218-232, June 18-21, 1995, La Jolla, California, USA[doi>10.1145/207110.207148]
Roni Rosner , Yoav Almog , Micha Moffie , Naftali Schwartz , Avi Mendelson, Power Awareness through Selective Dynamically Optimized Traces, Proceedings of the 31st annual international symposium on Computer architecture, p.162, June 19-23, 2004, München, Germany
Sumedh Sathaye, Paul Ledak, Jay Leblanc, Stephen Kosonocky, Michael Gschwind, Jason Fritts, Arthur Bright, Erik Altman, and Craig Agricola. 1999. BOA: Targeting multi-gigahertz with binary translation. In Proceedings of the 1999 Workshop on Binary Translation, IEEE Computer Society Technical Committee on Computer Architecture Newsletter, 2--11.
Jaewook Shin , Mary Hall , Jacqueline Chame, Superword-Level Parallelism in the Presence of Control Flow, Proceedings of the international symposium on Code generation and optimization, p.165-175, March 20-23, 2005[doi>10.1109/CGO.2005.33]
Jim Smith , Ravi Nair, Virtual Machines: Versatile Platforms for Systems and Processes (The Morgan Kaufmann Series in Computer Architecture and Design), Morgan Kaufmann Publishers Inc., San Francisco, CA, 2005
Manu Sporny, Gray Carper, and Jonathan Turner. 2002. The Playstation 2 Linux Kit Handbook.
Standard Performance Evaluation Corporation. SPEC CPU2006 Benchmarks: http://www.spec.org/cpu2006/, last accessed on 2006.
UTDSP Benchmarks: www.eecg.toronto.edu/∼corinna/, last accessed on 1998.
Sriram Vajapeyam , P. J. Joseph , Tulika Mitra, Dynamic vectorization: a mechanism for exploiting far-flung ILP in ordinary programs, Proceedings of the 26th annual international symposium on Computer architecture, p.16-27, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/300979.300981]
Cheng Wang , Marcelo Cintra , Youfeng Wu, Acceldroid: Co-designed acceleration of Android bytecode, Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation and Optimization (CGO), p.1-10, February 23-27, 2013[doi>10.1109/CGO.2013.6494980]
Thomas Y. Yeh , Petros Faloutsos , Sanjay J. Patel , Glenn Reinman, ParallAX: an architecture for real-time physics, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250691]
